<stg><name>parseEvents</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="2" to="23">
<condition id="130">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="2" to="3">
<condition id="151">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="3" to="4">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="4" to="5">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="5" to="6">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="6" to="7">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="7" to="8">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="8" to="9">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="9" to="10">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="10" to="11">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="11" to="12">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="12" to="13">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="13" to="14">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="14" to="15">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="15" to="16">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="16" to="17">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="17" to="18">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="18" to="19">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="19" to="20">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="20" to="21">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="21" to="22">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="22" to="2">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %data) nounwind, !map !100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %eventsArraySize) nounwind, !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %eventSlice) nounwind, !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @parseEvents_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %eventsArraySize_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventsArraySize) nounwind

]]></Node>
<StgValue><ssdm name="eventsArraySize_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="720" op_2_bw="720" op_3_bw="720" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge:5  call void (...)* @_ssdm_op_SpecMemCore([240 x i720]* @glPLSlices_V_0, [240 x i720]* @glPLSlices_V_1, [240 x i720]* @glPLSlices_V_2, [1 x i8]* @p_str, [12 x i8]* @p_str11, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:6  call void (...)* @_ssdm_op_SpecInterface(i64* %data, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:7  call void (...)* @_ssdm_op_SpecInterface(i32* %eventSlice, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2">
<![CDATA[
._crit_edge:8  %glPLActiveSliceIdx_V_1 = load i2* @glPLActiveSliceIdx_V, align 1

]]></Node>
<StgValue><ssdm name="glPLActiveSliceIdx_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:9  %tmp = icmp eq i2 %glPLActiveSliceIdx_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:10  %p_glPLActiveSliceIdx_s = select i1 %tmp, i2 1, i2 %glPLActiveSliceIdx_V_1

]]></Node>
<StgValue><ssdm name="p_glPLActiveSliceIdx_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:11  %tmp_2 = icmp eq i2 %p_glPLActiveSliceIdx_s, 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:12  %glPLActiveSliceIdx_V_2 = select i1 %tmp_2, i2 -2, i2 %p_glPLActiveSliceIdx_s

]]></Node>
<StgValue><ssdm name="glPLActiveSliceIdx_V_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2">
<![CDATA[
._crit_edge:13  %tmp_3 = trunc i2 %glPLActiveSliceIdx_V_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:14  %tmp_4 = icmp eq i2 %glPLActiveSliceIdx_V_2, -2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:15  %tmp1 = or i1 %tmp, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:16  %p_glPLActiveSliceIdx_1 = or i1 %tmp1, %tmp_2

]]></Node>
<StgValue><ssdm name="p_glPLActiveSliceIdx_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:17  %glPLActiveSliceIdx_V_4 = select i1 %tmp_4, i2 0, i2 -2

]]></Node>
<StgValue><ssdm name="glPLActiveSliceIdx_V_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:18  %tmp_9 = or i1 %tmp_4, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:19  %p_glPLActiveSliceIdx_2 = select i1 %tmp_9, i2 %glPLActiveSliceIdx_V_4, i2 1

]]></Node>
<StgValue><ssdm name="p_glPLActiveSliceIdx_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:20  %not_tmp_4 = xor i1 %tmp_4, true

]]></Node>
<StgValue><ssdm name="not_tmp_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:21  %p_glPLActiveSliceIdx_3 = and i1 %tmp_3, %not_tmp_4

]]></Node>
<StgValue><ssdm name="p_glPLActiveSliceIdx_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:22  br i1 %p_glPLActiveSliceIdx_1, label %mergeST, label %._crit_edge195.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="p_glPLActiveSliceIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
mergeST:0  store i2 %p_glPLActiveSliceIdx_2, i2* @glPLActiveSliceIdx_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="p_glPLActiveSliceIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge195.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge195.new:0  %i_op_assign = alloca i16

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge195.new:1  %tmp_3_cast = select i1 %p_glPLActiveSliceIdx_3, i9 240, i9 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge195.new:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %p_07_rec = phi i31 [ 0, %._crit_edge195.new ], [ %i, %accumulateHW.exit_ifconv ]

]]></Node>
<StgValue><ssdm name="p_07_rec"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="31">
<![CDATA[
:1  %i_cast = zext i31 %p_07_rec to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_5 = icmp slt i32 %i_cast, %eventsArraySize_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i = add i31 %p_07_rec, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5, label %1, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
accumulateHW.exit_ifconv:1  %tmp_10 = icmp eq i31 %p_07_rec, 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_6 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %data) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %x = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp_6, i32 17, i32 31)

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:7  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_6, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_11, label %2, label %accumulateHW.exit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="19" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_s = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp_6, i32 2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
accumulateHW.exit_ifconv:3  %tmp_14 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %tmp_6, i32 2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
accumulateHW.exit_ifconv:6  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_6, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="15">
<![CDATA[
:6  %x_cast = zext i15 %x to i16

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="18" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="15">
<![CDATA[
:3  %zext_cast = zext i15 %x to i32

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %mul = mul i32 43691, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %newIndex1_cast = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %mul, i32 17, i32 25)

]]></Node>
<StgValue><ssdm name="newIndex1_cast"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_8 = add i9 %tmp_3_cast, %newIndex1_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
accumulateHW.exit_ifconv:0  %i_op_assign_load = load i16* %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="16">
<![CDATA[
accumulateHW.exit_ifconv:2  %tmp_15_cast = zext i16 %i_op_assign_load to i25

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
accumulateHW.exit_ifconv:4  %tmp_16 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_14, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="25" op_0_bw="23">
<![CDATA[
accumulateHW.exit_ifconv:5  %tmp_21_cast = zext i23 %tmp_16 to i25

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16">
<![CDATA[
accumulateHW.exit_ifconv:7  %sum_load = load i16* @sum, align 2

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="16">
<![CDATA[
accumulateHW.exit_ifconv:8  %tmp_23_cast = sext i16 %sum_load to i25

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
accumulateHW.exit_ifconv:9  %tmp_17 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %tmp_31, i16 %x_cast)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="25" op_0_bw="17">
<![CDATA[
accumulateHW.exit_ifconv:10  %tmp_20_cast = zext i17 %tmp_17 to i25

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
accumulateHW.exit_ifconv:11  %tmp2 = add i25 %tmp_21_cast, %tmp_23_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
accumulateHW.exit_ifconv:12  %tmp_19 = add i25 %tmp2, %tmp_20_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
accumulateHW.exit_ifconv:13  %storemerge = select i1 %tmp_10, i25 %tmp_15_cast, i25 %tmp_19

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="25">
<![CDATA[
accumulateHW.exit_ifconv:14  %storemerge_cast = sext i25 %storemerge to i32

]]></Node>
<StgValue><ssdm name="storemerge_cast"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
accumulateHW.exit_ifconv:15  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %eventSlice, i32 %storemerge_cast) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
accumulateHW.exit_ifconv:16  %localCnt = add i16 %i_op_assign_load, 1

]]></Node>
<StgValue><ssdm name="localCnt"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
accumulateHW.exit_ifconv:21  store i16 %localCnt, i16* %i_op_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="17" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="16" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="15" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="14" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="13" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="12" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="93" st_id="11" stage="11" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="94" st_id="12" stage="10" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="95" st_id="13" stage="9" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="96" st_id="14" stage="8" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="7" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="98" st_id="16" stage="6" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="99" st_id="17" stage="5" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="100" st_id="18" stage="4" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="101" st_id="19" stage="3" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="102" st_id="20" stage="2" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="103" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="9">
<![CDATA[
:7  %tmp_8_cast = sext i9 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="104" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="720" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %glPLSlices_V_0_addr = getelementptr [240 x i720]* @glPLSlices_V_0, i64 0, i64 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_addr"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="720" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %glPLSlices_V_1_addr = getelementptr [240 x i720]* @glPLSlices_V_1, i64 0, i64 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_addr"/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="720" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %glPLSlices_V_2_addr = getelementptr [240 x i720]* @glPLSlices_V_2, i64 0, i64 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_addr"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="720" op_0_bw="8">
<![CDATA[
:11  %glPLSlices_V_0_load = load i720* %glPLSlices_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="720" op_0_bw="8">
<![CDATA[
:12  %glPLSlices_V_1_load = load i720* %glPLSlices_V_1_addr, align 16

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="720" op_0_bw="8">
<![CDATA[
:13  %glPLSlices_V_2_load = load i720* %glPLSlices_V_2_addr, align 16

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="110" st_id="21" stage="1" lat="19">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %arrayNo = urem i15 %x, 3

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="111" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="15">
<![CDATA[
:1  %arrayNo_cast3 = zext i15 %arrayNo to i16

]]></Node>
<StgValue><ssdm name="arrayNo_cast3"/></StgValue>
</operation>

<operation id="112" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="15">
<![CDATA[
:2  %tmp_12 = trunc i15 %arrayNo to i3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="113" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="720" op_0_bw="8">
<![CDATA[
:11  %glPLSlices_V_0_load = load i720* %glPLSlices_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="glPLSlices_V_0_load"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="720" op_0_bw="8">
<![CDATA[
:12  %glPLSlices_V_1_load = load i720* %glPLSlices_V_1_addr, align 16

]]></Node>
<StgValue><ssdm name="glPLSlices_V_1_load"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="720" op_0_bw="8">
<![CDATA[
:13  %glPLSlices_V_2_load = load i720* %glPLSlices_V_2_addr, align 16

]]></Node>
<StgValue><ssdm name="glPLSlices_V_2_load"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="720" op_0_bw="720" op_1_bw="720" op_2_bw="720" op_3_bw="720" op_4_bw="16">
<![CDATA[
:14  %tmpData_V = call i720 @_ssdm_op_Mux.ap_auto.3i720.i16(i720 %glPLSlices_V_0_load, i720 %glPLSlices_V_1_load, i720 %glPLSlices_V_2_load, i16 %arrayNo_cast3) nounwind

]]></Node>
<StgValue><ssdm name="tmpData_V"/></StgValue>
</operation>

<operation id="117" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
:16  %tmp_7 = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_s, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="17">
<![CDATA[
:17  %tmp_14_cast = zext i17 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="720" op_2_bw="32">
<![CDATA[
:18  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %tmp_14_cast)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:19  %index_assign_1_s = or i17 %tmp_7, 1

]]></Node>
<StgValue><ssdm name="index_assign_1_s"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="17">
<![CDATA[
:20  %index_assign_1_cast = zext i17 %index_assign_1_s to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_cast"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="720" op_2_bw="32">
<![CDATA[
:21  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %index_assign_1_cast)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:22  %index_assign_1_1 = or i17 %tmp_7, 2

]]></Node>
<StgValue><ssdm name="index_assign_1_1"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="17">
<![CDATA[
:23  %index_assign_1_1_cas = zext i17 %index_assign_1_1 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_1_cas"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="720" op_2_bw="32">
<![CDATA[
:24  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %index_assign_1_1_cas)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:25  %index_assign_1_2 = or i17 %tmp_7, 3

]]></Node>
<StgValue><ssdm name="index_assign_1_2"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="17">
<![CDATA[
:26  %index_assign_1_2_cas = zext i17 %index_assign_1_2 to i32

]]></Node>
<StgValue><ssdm name="index_assign_1_2_cas"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="720" op_2_bw="32">
<![CDATA[
:27  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V, i32 %index_assign_1_2_cas)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:28  %p_Result_4_3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_20, i1 %tmp_18, i1 %tmp_15, i1 %tmp_13)

]]></Node>
<StgValue><ssdm name="p_Result_4_3"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:29  %tmpTmpData_V = add i4 1, %p_Result_4_3

]]></Node>
<StgValue><ssdm name="tmpTmpData_V"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4">
<![CDATA[
:30  %tmp_23 = trunc i4 %tmpTmpData_V to i1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="1">
<![CDATA[
:31  %p_Repl2_1 = zext i1 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="720" op_0_bw="720" op_1_bw="720" op_2_bw="32" op_3_bw="64">
<![CDATA[
:32  %tmp_24 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmpData_V, i32 %tmp_14_cast, i64 %p_Repl2_1)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:33  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="1">
<![CDATA[
:34  %p_Repl2_1_1 = zext i1 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_1_1"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="720" op_0_bw="720" op_1_bw="720" op_2_bw="32" op_3_bw="64">
<![CDATA[
:35  %tmp_26 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmp_24, i32 %index_assign_1_cast, i64 %p_Repl2_1_1)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:36  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="1">
<![CDATA[
:37  %p_Repl2_1_2 = zext i1 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_1_2"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="720" op_0_bw="720" op_1_bw="720" op_2_bw="32" op_3_bw="64">
<![CDATA[
:38  %tmp_28 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmp_26, i32 %index_assign_1_1_cas, i64 %p_Repl2_1_2)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:39  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="1">
<![CDATA[
:40  %p_Repl2_1_3 = zext i1 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_1_3"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="720" op_0_bw="720" op_1_bw="720" op_2_bw="32" op_3_bw="64">
<![CDATA[
:41  %tmp_30 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %tmp_28, i32 %index_assign_1_2_cas, i64 %p_Repl2_1_3)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
:42  switch i3 %tmp_12, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="146" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 10000, i32 5000, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="720" op_1_bw="8">
<![CDATA[
branch1:0  store i720 %tmp_30, i720* %glPLSlices_V_1_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="720" op_1_bw="8">
<![CDATA[
branch0:0  store i720 %tmp_30, i720* %glPLSlices_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="!0"/>
<literal name="tmp_12" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="720" op_1_bw="8">
<![CDATA[
branch2:0  store i720 %tmp_30, i720* %glPLSlices_V_2_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_12" val="!0"/>
<literal name="tmp_12" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %accumulateHW.exit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
accumulateHW.exit_ifconv:17  %glCnt_load = load i16* @glCnt, align 2

]]></Node>
<StgValue><ssdm name="glCnt_load"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
accumulateHW.exit_ifconv:18  %tmp_21 = add i16 %glCnt_load, 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
accumulateHW.exit_ifconv:19  store i16 %tmp_21, i16* @glCnt, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
accumulateHW.exit_ifconv:20  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
accumulateHW.exit_ifconv:22  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
