-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity get_last_centroids is
port (
    centroids_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    centroids_ce0 : OUT STD_LOGIC;
    centroids_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    centroids_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    centroids_we0 : OUT STD_LOGIC;
    centroids_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    centroids_ce1 : OUT STD_LOGIC;
    centroids_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    centroids_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    centroids_we1 : OUT STD_LOGIC;
    selected_line : IN STD_LOGIC_VECTOR (2 downto 0);
    last_c_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    last_c_2_ce0 : OUT STD_LOGIC;
    last_c_2_d0 : OUT STD_LOGIC_VECTOR (47 downto 0);
    last_c_2_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
    last_c_2_we0 : OUT STD_LOGIC;
    last_c_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    last_c_2_ce1 : OUT STD_LOGIC;
    last_c_2_d1 : OUT STD_LOGIC_VECTOR (47 downto 0);
    last_c_2_q1 : IN STD_LOGIC_VECTOR (47 downto 0);
    last_c_2_we1 : OUT STD_LOGIC;
    seg_index_start : IN STD_LOGIC_VECTOR (3 downto 0);
    size : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    size_ap_vld : IN STD_LOGIC;
    seg_index_start_ap_vld : IN STD_LOGIC;
    selected_line_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of get_last_centroids is 
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal get_last_centroids_L_U0_ap_start : STD_LOGIC;
    signal get_last_centroids_L_U0_ap_done : STD_LOGIC;
    signal get_last_centroids_L_U0_ap_continue : STD_LOGIC;
    signal get_last_centroids_L_U0_ap_idle : STD_LOGIC;
    signal get_last_centroids_L_U0_ap_ready : STD_LOGIC;
    signal get_last_centroids_L_U0_centroids_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal get_last_centroids_L_U0_centroids_ce0 : STD_LOGIC;
    signal get_last_centroids_L_U0_last_c_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal get_last_centroids_L_U0_last_c_2_ce0 : STD_LOGIC;
    signal get_last_centroids_L_U0_last_c_2_we0 : STD_LOGIC;
    signal get_last_centroids_L_U0_last_c_2_d0 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal get_last_centroids_L_U0_start_full_n : STD_LOGIC;
    signal get_last_centroids_L_U0_start_write : STD_LOGIC;

    component get_last_centroids_L IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        size : IN STD_LOGIC_VECTOR (3 downto 0);
        seg_index_start : IN STD_LOGIC_VECTOR (3 downto 0);
        selected_line : IN STD_LOGIC_VECTOR (2 downto 0);
        centroids_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        centroids_ce0 : OUT STD_LOGIC;
        centroids_q0 : IN STD_LOGIC_VECTOR (47 downto 0);
        last_c_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        last_c_2_ce0 : OUT STD_LOGIC;
        last_c_2_we0 : OUT STD_LOGIC;
        last_c_2_d0 : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;



begin
    get_last_centroids_L_U0 : component get_last_centroids_L
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => get_last_centroids_L_U0_ap_start,
        ap_done => get_last_centroids_L_U0_ap_done,
        ap_continue => get_last_centroids_L_U0_ap_continue,
        ap_idle => get_last_centroids_L_U0_ap_idle,
        ap_ready => get_last_centroids_L_U0_ap_ready,
        size => size,
        seg_index_start => seg_index_start,
        selected_line => selected_line,
        centroids_address0 => get_last_centroids_L_U0_centroids_address0,
        centroids_ce0 => get_last_centroids_L_U0_centroids_ce0,
        centroids_q0 => centroids_q0,
        last_c_2_address0 => get_last_centroids_L_U0_last_c_2_address0,
        last_c_2_ce0 => get_last_centroids_L_U0_last_c_2_ce0,
        last_c_2_we0 => get_last_centroids_L_U0_last_c_2_we0,
        last_c_2_d0 => get_last_centroids_L_U0_last_c_2_d0);




    ap_done <= get_last_centroids_L_U0_ap_done;
    ap_idle <= get_last_centroids_L_U0_ap_idle;
    ap_ready <= get_last_centroids_L_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= get_last_centroids_L_U0_ap_done;
    ap_sync_ready <= get_last_centroids_L_U0_ap_ready;
    centroids_address0 <= get_last_centroids_L_U0_centroids_address0;
    centroids_address1 <= ap_const_lv7_0;
    centroids_ce0 <= get_last_centroids_L_U0_centroids_ce0;
    centroids_ce1 <= ap_const_logic_0;
    centroids_d0 <= ap_const_lv48_0;
    centroids_d1 <= ap_const_lv48_0;
    centroids_we0 <= ap_const_logic_0;
    centroids_we1 <= ap_const_logic_0;
    get_last_centroids_L_U0_ap_continue <= ap_continue;
    get_last_centroids_L_U0_ap_start <= ap_start;
    get_last_centroids_L_U0_start_full_n <= ap_const_logic_1;
    get_last_centroids_L_U0_start_write <= ap_const_logic_0;
    last_c_2_address0 <= get_last_centroids_L_U0_last_c_2_address0;
    last_c_2_address1 <= ap_const_lv2_0;
    last_c_2_ce0 <= get_last_centroids_L_U0_last_c_2_ce0;
    last_c_2_ce1 <= ap_const_logic_0;
    last_c_2_d0 <= get_last_centroids_L_U0_last_c_2_d0;
    last_c_2_d1 <= ap_const_lv48_0;
    last_c_2_we0 <= get_last_centroids_L_U0_last_c_2_we0;
    last_c_2_we1 <= ap_const_logic_0;
end behav;
