{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 19:46:54 2013 " "Info: Processing started: Thu Sep 12 19:46:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serialassincrona -c serialassincrona " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off serialassincrona -c serialassincrona" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../../../../../Desktop/lpm_divide0.qip " "Warning: Tcl Script File ../../../../../../Desktop/lpm_divide0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../../../../../Desktop/lpm_divide0.qip " "Info: set_global_assignment -name QIP_FILE ../../../../../../Desktop/lpm_divide0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_uc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file deslocador_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_uc-yay " "Info: Found design unit 1: deslocador_uc-yay" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_uc " "Info: Found entity 1: deslocador_uc" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divfreq_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfreq_gen-arch_d " "Info: Found design unit 1: divfreq_gen-arch_d" {  } { { "divfreq_gen.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/divfreq_gen.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divfreq_gen " "Info: Found entity 1: divfreq_gen" {  } { { "divfreq_gen.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/divfreq_gen.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorparidade.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file geradorparidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 geradorparidade-yay " "Info: Found design unit 1: geradorparidade-yay" {  } { { "geradorparidade.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/geradorparidade.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 geradorparidade " "Info: Found entity 1: geradorparidade" {  } { { "geradorparidade.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/geradorparidade.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INV1-yay " "Info: Found design unit 1: INV1-yay" {  } { { "INV1.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/INV1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INV1 " "Info: Found entity 1: INV1" {  } { { "INV1.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/INV1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file oux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUX2-yay " "Info: Found design unit 1: OUX2-yay" {  } { { "OUX2.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/OUX2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OUX2 " "Info: Found entity 1: OUX2" {  } { { "OUX2.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/OUX2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialassincrona.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file serialassincrona.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 serialassincrona " "Info: Found entity 1: serialassincrona" {  } { { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "serialassincrona " "Info: Elaborating entity \"serialassincrona\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74165 74165:inst2 " "Info: Elaborating entity \"74165\" for hierarchy \"74165:inst2\"" {  } { { "serialassincrona.bdf" "inst2" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 112 680 800 336 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74165:inst2 " "Info: Elaborated megafunction instantiation \"74165:inst2\"" {  } { { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 112 680 800 336 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_uc deslocador_uc:inst4 " "Info: Elaborating entity \"deslocador_uc\" for hierarchy \"deslocador_uc:inst4\"" {  } { { "serialassincrona.bdf" "inst4" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 16 448 544 112 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst6 " "Info: Elaborating entity \"74163\" for hierarchy \"74163:inst6\"" {  } { { "serialassincrona.bdf" "inst6" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -80 256 376 104 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst6 " "Info: Elaborated megafunction instantiation \"74163:inst6\"" {  } { { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -80 256 376 104 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst6\|f74163:sub " "Info: Elaborating entity \"f74163\" for hierarchy \"74163:inst6\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst6\|f74163:sub 74163:inst6 " "Info: Elaborated megafunction instantiation \"74163:inst6\|f74163:sub\", which is child of megafunction instantiation \"74163:inst6\"" {  } { { "74163.tdf" "" { Text "c:/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -80 256 376 104 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorparidade geradorparidade:inst " "Info: Elaborating entity \"geradorparidade\" for hierarchy \"geradorparidade:inst\"" {  } { { "serialassincrona.bdf" "inst" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 264 368 464 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUX2 geradorparidade:inst\|OUX2:X1 " "Info: Elaborating entity \"OUX2\" for hierarchy \"geradorparidade:inst\|OUX2:X1\"" {  } { { "geradorparidade.vhd" "X1" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/geradorparidade.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INV1 geradorparidade:inst\|INV1:I1 " "Info: Elaborating entity \"INV1\" for hierarchy \"geradorparidade:inst\|INV1:I1\"" {  } { { "geradorparidade.vhd" "I1" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/geradorparidade.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "5 " "Info: Ignored 5 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "5 " "Info: Ignored 5 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "deslocador_uc:inst4\|sreg.esp " "Info: Register \"deslocador_uc:inst4\|sreg.esp\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Info: Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Info: Implemented 34 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 19:47:01 2013 " "Info: Processing ended: Thu Sep 12 19:47:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 19:47:06 2013 " "Info: Processing started: Thu Sep 12 19:47:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "serialassincrona EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design serialassincrona" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Critical Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSERIAL " "Info: Pin DSERIAL not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { DSERIAL } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 200 936 1112 216 "DSERIAL" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSERIAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK2 " "Info: Pin CLOCK2 not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { CLOCK2 } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 632 920 1096 648 "CLOCK2" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Info: Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { CLOCK } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PARTIDA " "Info: Pin PARTIDA not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { PARTIDA } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0 " "Info: Pin B0 not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { B0 } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 240 88 256 256 "B0" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1 " "Info: Pin B1 not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { B1 } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 224 88 256 240 "B1" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2 " "Info: Pin B2 not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { B2 } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 208 88 256 224 "B2" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3 " "Info: Pin B3 not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { B3 } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 192 88 256 208 "B3" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4 " "Info: Pin B4 not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { B4 } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 176 88 256 192 "B4" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5 " "Info: Pin B5 not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { B5 } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 160 88 256 176 "B5" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6 " "Info: Pin B6 not assigned to an exact location on the device" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { B6 } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 392 88 256 408 "B6" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLOCK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK2 " "Info: Destination node CLOCK2" {  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { CLOCK2 } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 632 920 1096 648 "CLOCK2" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/bin/pin_planner.ppl" { CLOCK } } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 8 2 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 8 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.772 ns register register " "Info: Estimated most critical path is register to register delay of 1.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deslocador_uc:inst4\|sreg.a 1 REG LAB_X30_Y4 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y4; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.746 ns) 1.772 ns 74165:inst2\|84 2 REG LAB_X23_Y6 1 " "Info: 2: + IC(1.026 ns) + CELL(0.746 ns) = 1.772 ns; Loc. = LAB_X23_Y6; Fanout = 1; REG Node = '74165:inst2\|84'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|84 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/quartus/libraries/others/maxplus2/74165.bdf" { { 936 704 768 1016 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 42.10 % ) " "Info: Total cell delay = 0.746 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 57.90 % ) " "Info: Total interconnect delay = 1.026 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|84 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSERIAL 0 " "Info: Pin \"DSERIAL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLOCK2 0 " "Info: Pin \"CLOCK2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 19:47:19 2013 " "Info: Processing ended: Thu Sep 12 19:47:19 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 19:47:27 2013 " "Info: Processing started: Thu Sep 12 19:47:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 19:47:33 2013 " "Info: Processing ended: Thu Sep 12 19:47:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 19:47:39 2013 " "Info: Processing started: Thu Sep 12 19:47:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register deslocador_uc:inst4\|sreg.a 74165:inst2\|84 500.0 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 500.0 MHz between source register \"deslocador_uc:inst4\|sreg.a\" and destination register \"74165:inst2\|84\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.690 ns + Longest register register " "Info: + Longest register to register delay is 1.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deslocador_uc:inst4\|sreg.a 1 REG LCFF_X30_Y4_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.746 ns) 1.690 ns 74165:inst2\|84 2 REG LCFF_X23_Y6_N1 1 " "Info: 2: + IC(0.944 ns) + CELL(0.746 ns) = 1.690 ns; Loc. = LCFF_X23_Y6_N1; Fanout = 1; REG Node = '74165:inst2\|84'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|84 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/quartus/libraries/others/maxplus2/74165.bdf" { { 936 704 768 1016 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 44.14 % ) " "Info: Total cell delay = 0.746 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 55.86 % ) " "Info: Total interconnect delay = 0.944 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "1.690 ns" { deslocador_uc:inst4|sreg.a {} 74165:inst2|84 {} } { 0.000ns 0.944ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.475 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns 74165:inst2\|84 3 REG LCFF_X23_Y6_N1 1 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X23_Y6_N1; Fanout = 1; REG Node = '74165:inst2\|84'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { CLOCK~clkctrl 74165:inst2|84 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/quartus/libraries/others/maxplus2/74165.bdf" { { 936 704 768 1016 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLOCK CLOCK~clkctrl 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} 74165:inst2|84 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.481 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X30_Y4_N7 18 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLOCK CLOCK~clkctrl 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} 74165:inst2|84 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "74165.bdf" "" { Schematic "c:/quartus/libraries/others/maxplus2/74165.bdf" { { 936 704 768 1016 "84" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { deslocador_uc:inst4|sreg.a 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "1.690 ns" { deslocador_uc:inst4|sreg.a {} 74165:inst2|84 {} } { 0.000ns 0.944ns } { 0.000ns 0.746ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLOCK CLOCK~clkctrl 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} 74165:inst2|84 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74165:inst2|84 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "" { 74165:inst2|84 {} } {  } {  } "" } } { "74165.bdf" "" { Schematic "c:/quartus/libraries/others/maxplus2/74165.bdf" { { 936 704 768 1016 "84" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "deslocador_uc:inst4\|sreg.init PARTIDA CLOCK 2.804 ns register " "Info: tsu for register \"deslocador_uc:inst4\|sreg.init\" (data pin = \"PARTIDA\", clock pin = \"CLOCK\") is 2.804 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.195 ns + Longest pin register " "Info: + Longest pin to register delay is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns PARTIDA 1 PIN PIN_Y7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 2; PIN Node = 'PARTIDA'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.827 ns) + CELL(0.366 ns) 5.040 ns deslocador_uc:inst4\|snext.init~0 2 COMB LCCOMB_X30_Y4_N24 1 " "Info: 2: + IC(3.827 ns) + CELL(0.366 ns) = 5.040 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|snext.init~0'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "4.193 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.195 ns deslocador_uc:inst4\|sreg.init 3 REG LCFF_X30_Y4_N25 18 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.195 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.init'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.368 ns ( 26.33 % ) " "Info: Total cell delay = 1.368 ns ( 26.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.827 ns ( 73.67 % ) " "Info: Total interconnect delay = 3.827 ns ( 73.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|snext.init~0 {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 3.827ns 0.000ns } { 0.000ns 0.847ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns deslocador_uc:inst4\|sreg.init 3 REG LCFF_X30_Y4_N25 18 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N25; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.init'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|snext.init~0 {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 3.827ns 0.000ns } { 0.000ns 0.847ns 0.366ns 0.155ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK DSERIAL deslocador_uc:inst4\|sreg.a 8.109 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"DSERIAL\" through register \"deslocador_uc:inst4\|sreg.a\" is 8.109 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.481 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X30_Y4_N7 18 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.534 ns + Longest register pin " "Info: + Longest register to pin delay is 5.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deslocador_uc:inst4\|sreg.a 1 REG LCFF_X30_Y4_N7 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.053 ns) 0.874 ns inst5 2 COMB LCCOMB_X27_Y6_N16 1 " "Info: 2: + IC(0.821 ns) + CELL(0.053 ns) = 0.874 ns; Loc. = LCCOMB_X27_Y6_N16; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { deslocador_uc:inst4|sreg.a inst5 } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 184 840 904 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.708 ns) + CELL(1.952 ns) 5.534 ns DSERIAL 3 PIN PIN_E12 0 " "Info: 3: + IC(2.708 ns) + CELL(1.952 ns) = 5.534 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'DSERIAL'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "4.660 ns" { inst5 DSERIAL } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 200 936 1112 216 "DSERIAL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.005 ns ( 36.23 % ) " "Info: Total cell delay = 2.005 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.529 ns ( 63.77 % ) " "Info: Total interconnect delay = 3.529 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { deslocador_uc:inst4|sreg.a inst5 DSERIAL } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.534 ns" { deslocador_uc:inst4|sreg.a {} inst5 {} DSERIAL {} } { 0.000ns 0.821ns 2.708ns } { 0.000ns 0.053ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.534 ns" { deslocador_uc:inst4|sreg.a inst5 DSERIAL } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.534 ns" { deslocador_uc:inst4|sreg.a {} inst5 {} DSERIAL {} } { 0.000ns 0.821ns 2.708ns } { 0.000ns 0.053ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLOCK CLOCK2 6.612 ns Longest " "Info: Longest tpd from source pin \"CLOCK\" to destination pin \"CLOCK2\" is 6.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.614 ns) + CELL(2.144 ns) 6.612 ns CLOCK2 2 PIN PIN_N22 0 " "Info: 2: + IC(3.614 ns) + CELL(2.144 ns) = 6.612 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'CLOCK2'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.758 ns" { CLOCK CLOCK2 } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 632 920 1096 648 "CLOCK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 45.34 % ) " "Info: Total cell delay = 2.998 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.614 ns ( 54.66 % ) " "Info: Total interconnect delay = 3.614 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "6.612 ns" { CLOCK CLOCK2 } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "6.612 ns" { CLOCK {} CLOCK~combout {} CLOCK2 {} } { 0.000ns 0.000ns 3.614ns } { 0.000ns 0.854ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "deslocador_uc:inst4\|sreg.a PARTIDA CLOCK -2.564 ns register " "Info: th for register \"deslocador_uc:inst4\|sreg.a\" (data pin = \"PARTIDA\", clock pin = \"CLOCK\") is -2.564 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.481 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X30_Y4_N7 18 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.194 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns PARTIDA 1 PIN PIN_Y7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 2; PIN Node = 'PARTIDA'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.826 ns) + CELL(0.366 ns) 5.039 ns deslocador_uc:inst4\|Selector0~1 2 COMB LCCOMB_X30_Y4_N6 1 " "Info: 2: + IC(3.826 ns) + CELL(0.366 ns) = 5.039 ns; Loc. = LCCOMB_X30_Y4_N6; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|Selector0~1'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "4.192 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.194 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X30_Y4_N7 18 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.194 ns; Loc. = LCFF_X30_Y4_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/Users/mick/Documents/labdig/exp3/Exp7Old/Serial Assincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.368 ns ( 26.34 % ) " "Info: Total cell delay = 1.368 ns ( 26.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.826 ns ( 73.66 % ) " "Info: Total interconnect delay = 3.826 ns ( 73.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 3.826ns 0.000ns } { 0.000ns 0.847ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK CLOCK~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 3.826ns 0.000ns } { 0.000ns 0.847ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 19:47:43 2013 " "Info: Processing ended: Thu Sep 12 19:47:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
