$date
	Fri Jun 20 02:26:40 2025
$end

$version
	Synopsys VCS version V-2023.12_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 8d05b3276543cb9e $end


$scope module clkgen_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 8 # divider [7:0] $end
$var reg 1 $ TIP $end
$var reg 1 % GO $end
$var reg 1 & CS $end
$var reg 1 ' CPOL $end
$var wire 1 ( clk_out $end

$scope module dut $end
$var wire 1 ! sys_clk $end
$var wire 1 " rst $end
$var wire 8 # divider [7:0] $end
$var wire 1 $ TIP $end
$var wire 1 % GO $end
$var wire 1 & CS $end
$var wire 1 ' CPOL $end
$var reg 1 ( clk_out $end
$var reg 8 ) count [7:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0'
1&
0%
0$
0!
0(
1"
b00000000 )
b00001000 #
$end
#5
1!
#10
0!
#15
1!
#20
0"
0!
#25
1!
#30
0!
#35
1!
#40
0&
1%
1$
0!
#45
1!
b00000001 )
#50
0%
0!
#55
1!
b00000010 )
#60
0!
#65
1!
b00000011 )
#70
0!
#75
1!
b00000000 )
1(
#80
0!
#85
1!
b00000001 )
#90
0!
#95
1!
b00000010 )
#100
0!
#105
1!
b00000011 )
#110
0!
#115
1!
b00000000 )
0(
#120
0!
#125
1!
b00000001 )
#130
0!
#135
1!
b00000010 )
#140
0!
#145
1!
b00000011 )
#150
0!
#155
1!
b00000000 )
1(
#160
0!
#165
1!
b00000001 )
#170
0!
#175
1!
b00000010 )
#180
0!
#185
1!
b00000011 )
#190
0!
#195
1!
b00000000 )
0(
#200
0!
#205
1!
b00000001 )
#210
0!
#215
1!
b00000010 )
#220
0!
#225
1!
b00000011 )
#230
0!
#235
1!
b00000000 )
1(
#240
0!
#245
1!
b00000001 )
#250
0$
1&
0!
#255
1!
b00000000 )
0(
#260
0!
#265
1!
#270
0!
#275
1!
#280
0!
#285
1!
#290
0!
#295
1!
