Analysis & Synthesis report for Ver2
Tue Feb 13 11:54:04 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_audioCFG_autoUpdateSM:inst27|sm_audioCFG_current
 12. State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst|sm_audioReset_current
 13. State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState
 14. State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState
 15. State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25|sm_byteSequenceCurrentState
 16. State Machine - |Lab5|wb_processor:inst7|wb_cpu_io:inst5|state
 17. State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver
 18. State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 19. State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 20. State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller
 21. State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize
 22. State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch
 31. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 32. Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 33. Source assignments for wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated
 34. Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram
 35. Source assignments for wb_processor:inst7|wb_cpu_mem:inst1|altsyncram:Mux1_rtl_0|altsyncram_plv:auto_generated
 36. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd
 37. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm
 38. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init
 39. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 40. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 41. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
 42. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out
 43. Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO
 44. Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2
 46. Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst8
 47. Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst9
 48. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9
 49. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10
 50. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_constantToBusBinary:inst
 51. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component
 52. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25
 53. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8
 54. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer
 55. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes
 56. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst
 57. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3
 58. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26
 59. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_block_constantToBusBinary:inst24
 60. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busEqual:inst25
 61. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13
 62. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6
 63. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst2
 64. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst
 65. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst1
 66. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst4
 67. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst5
 68. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst3
 69. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst1
 70. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst2
 71. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst3
 72. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst5
 73. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst6
 74. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst7
 75. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12
 76. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6
 77. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst2
 78. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst
 79. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst1
 80. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst4
 81. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst5
 82. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst3
 83. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19
 84. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst9
 85. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst10
 86. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst11
 87. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10
 88. Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9
 89. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component
 90. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component
 91. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1
 92. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2
 93. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24
 94. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9
 95. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst
 96. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8
 97. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst
 98. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component
 99. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component
100. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component
101. Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component
102. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10
103. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9
104. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component
105. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2
106. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component
107. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component
108. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9
109. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component
110. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component
111. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component
112. Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component
113. Parameter Settings for Inferred Entity Instance: wb_processor:inst7|wb_cpu_mem:inst1|altsyncram:Mux1_rtl_0
114. scfifo Parameter Settings by Entity Instance
115. altsyncram Parameter Settings by Entity Instance
116. altpll Parameter Settings by Entity Instance
117. lpm_shiftreg Parameter Settings by Entity Instance
118. lpm_mult Parameter Settings by Entity Instance
119. Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes"
120. Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer"
121. Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
122. Port Connectivity Checks: "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm"
123. Port Connectivity Checks: "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch"
124. Post-Synthesis Netlist Statistics for Top Partition
125. Elapsed Time Per Partition
126. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                              ;
+------------------------------------+------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 13 11:54:03 2018                ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Revision Name                      ; Ver2                                                 ;
; Top-level Entity Name              ; Lab5                                                 ;
; Family                             ; Cyclone IV E                                         ;
; Total logic elements               ; 4,051                                                ;
;     Total combinational functions  ; 3,618                                                ;
;     Dedicated logic registers      ; 2,100                                                ;
; Total registers                    ; 2100                                                 ;
; Total pins                         ; 128                                                  ;
; Total virtual pins                 ; 0                                                    ;
; Total memory bits                  ; 363,712                                              ;
; Embedded Multiplier 9-bit elements ; 6                                                    ;
; Total PLLs                         ; 1                                                    ;
+------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Lab5               ; Ver2               ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Maximum processors allowed for parallel compilation                        ; All                ; 1                  ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; debounce.vhd                                                       ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd                                                       ;             ;
; Lab5.bdf                                                           ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/Lab5.bdf                                                           ;             ;
; wb_processor.bdf                                                   ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_processor.bdf                                                   ;             ;
; wb_cpu_package.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_package.vhd                                                 ;             ;
; wb_cpu_regfile.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd                                                 ;             ;
; wb_cpu_alu.vhd                                                     ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd                                                     ;             ;
; wb_cpu_control.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd                                                 ;             ;
; wb_cpu_io.vhd                                                      ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd                                                      ;             ;
; wb_cpu_mem.vhd                                                     ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd                                                     ;             ;
; wb_cpu_programcounter.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd                                          ;             ;
; mul_fsm.vhd                                                        ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd                                                        ;             ;
; wb_hexTo7segAll.vhd                                                ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd                                                ;             ;
; wb_hexTo7segOne.vhd                                                ; yes             ; User VHDL File                                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd                                                ;             ;
; wb_niosprocessor.vhd                                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd                                               ;             ;
; a_reg_pio.vhd                                                      ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/a_reg_pio.vhd                                                      ;             ;
; b_reg_pio.vhd                                                      ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/b_reg_pio.vhd                                                      ;             ;
; dbg_pc.vhd                                                         ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_pc.vhd                                                         ;             ;
; dbg_reg.vhd                                                        ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_reg.vhd                                                        ;             ;
; dbg_reg_set.vhd                                                    ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_reg_set.vhd                                                    ;             ;
; character_lcd.v                                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/character_lcd.v                                                    ;             ;
; altera_up_character_lcd_communication.v                            ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_character_lcd_communication.v                            ;             ;
; altera_up_character_lcd_initialization.v                           ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_character_lcd_initialization.v                           ;             ;
; cpu.vhd                                                            ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd                                                            ;             ;
; cpu_test_bench.vhd                                                 ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_test_bench.vhd                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                           ;             ;
; db/altsyncram_udd1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_udd1.tdf                                             ;             ;
; db/altsyncram_i2g1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_i2g1.tdf                                             ;             ;
; cpu_ic_tag_ram.mif                                                 ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_ic_tag_ram.mif                                                 ;             ;
; db/altsyncram_lrf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_lrf1.tdf                                             ;             ;
; cpu_rf_ram_a.mif                                                   ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_rf_ram_a.mif                                                   ;             ;
; db/altsyncram_mrf1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_mrf1.tdf                                             ;             ;
; cpu_rf_ram_b.mif                                                   ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_rf_ram_b.mif                                                   ;             ;
; db/altsyncram_f572.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_f572.tdf                                             ;             ;
; cpu_ociram_default_contents.mif                                    ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_ociram_default_contents.mif                                    ;             ;
; db/altsyncram_0a02.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf                                             ;             ;
; cpu_jtag_debug_module_wrapper.vhd                                  ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd                                  ;             ;
; cpu_jtag_debug_module_tck.vhd                                      ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_tck.vhd                                      ;             ;
; cpu_jtag_debug_module_sysclk.vhd                                   ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_sysclk.vhd                                   ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                      ;             ;
; jtag_uart.vhd                                                      ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd                                                      ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                             ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                          ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                           ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                           ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                           ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                           ;             ;
; db/scfifo_jr21.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/scfifo_jr21.tdf                                                 ;             ;
; db/a_dpfifo_l011.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_l011.tdf                                               ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_fefifo_7cf.tdf                                                ;             ;
; db/cntr_do7.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_do7.tdf                                                    ;             ;
; db/altsyncram_nio1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_nio1.tdf                                             ;             ;
; db/cntr_1ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_1ob.tdf                                                    ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                    ;             ;
; altera_sld_agent_endpoint.vhd                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                          ;             ;
; altera_fabric_endpoint.vhd                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                             ;             ;
; onchip_mem.vhd                                                     ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd                                                     ;             ;
; db/altsyncram_aqb1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_aqb1.tdf                                             ;             ;
; onchip_mem.hex                                                     ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex                                                     ;             ;
; db/decode_jsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/decode_jsa.tdf                                                  ;             ;
; db/mux_gob.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_gob.tdf                                                     ;             ;
; ps2_keyboard.vhd                                                   ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/ps2_keyboard.vhd                                                   ;             ;
; altera_up_avalon_ps2.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v                                             ;             ;
; altera_up_ps2.v                                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2.v                                                    ;             ;
; altera_up_ps2_data_in.v                                            ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2_data_in.v                                            ;             ;
; altera_up_ps2_command_out.v                                        ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2_command_out.v                                        ;             ;
; db/scfifo_f041.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/scfifo_f041.tdf                                                 ;             ;
; db/a_dpfifo_2o31.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf                                               ;             ;
; db/altsyncram_7bh1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_7bh1.tdf                                             ;             ;
; db/cmpr_ls8.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cmpr_ls8.tdf                                                    ;             ;
; db/cntr_0ab.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_0ab.tdf                                                    ;             ;
; db/cntr_da7.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_da7.tdf                                                    ;             ;
; db/cntr_1ab.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_1ab.tdf                                                    ;             ;
; sys_clk_timer.vhd                                                  ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sys_clk_timer.vhd                                                  ;             ;
; sysid.vhd                                                          ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sysid.vhd                                                          ;             ;
; wb_clkgenerator.bdf                                                ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgenerator.bdf                                                ;             ;
; wb_clkgeneratorpll.vhd                                             ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd                                             ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                             ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                        ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                      ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                      ;             ;
; wb_block_oneshotdowncounter.vhd                                    ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_oneshotdowncounter.vhd                                    ;             ;
; busmux.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf                                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                           ;             ;
; db/mux_erc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_erc.tdf                                                     ;             ;
; 21mux.bdf                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/21mux.bdf                                            ;             ;
; wb_audio_advinterface.bdf                                          ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_advinterface.bdf                                          ;             ;
; wb_audio_basicinterface.bdf                                        ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_basicinterface.bdf                                        ;             ;
; wb_audiostream_interface.bdf                                       ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_interface.bdf                                       ;             ;
; wb_block_serdes.vhd                                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_serdes.vhd                                                ;             ;
; wb_block_constanttobusbinary.vhd                                   ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_constanttobusbinary.vhd                                   ;             ;
; wb_audiostream_stereotomono.bdf                                    ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_stereotomono.bdf                                    ;             ;
; wb_audiostream_channeladder.vhd                                    ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd                                    ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                        ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc                                            ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc                                           ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                ;             ;
; db/wb_audiostream_channeladder_add_sub.v                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/wb_audiostream_channeladder_add_sub.v                           ;             ;
; wb_audiocfg_cfgctrl.bdf                                            ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrl.bdf                                            ;             ;
; wb_audiocfg_cfgctrlupdatesm.vhd                                    ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlupdatesm.vhd                                    ;             ;
; wb_audiocfg_twowiremaster.vhd                                      ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_twowiremaster.vhd                                      ;             ;
; wb_audiocfg_cfgctrlregisterbank.vhd                                ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd                                ;             ;
; wb_audiocfg_autoconfigonreset.vhd                                  ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoconfigonreset.vhd                                  ;             ;
; wb_audiocfg_autoupdate.bdf                                         ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdate.bdf                                         ;             ;
; wb_audiocfg_autoupdatesm.vhd                                       ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdatesm.vhd                                       ;             ;
; wb_block_busequal.bdf                                              ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busequal.bdf                                              ;             ;
; wb_block_2-1mux.bdf                                                ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_2-1mux.bdf                                                ;             ;
; wb_block_busmux_8-1.bdf                                            ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busmux_8-1.bdf                                            ;             ;
; db/mux_arc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_arc.tdf                                                     ;             ;
; db/mux_frc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_frc.tdf                                                     ;             ;
; db/mux_brc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_brc.tdf                                                     ;             ;
; wb_audio_bypassmux.bdf                                             ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audio_bypassmux.bdf                                             ;             ;
; db/mux_7rc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_7rc.tdf                                                     ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_tsc.tdf                                                     ;             ;
; studentdesign.bdf                                                  ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/studentdesign.bdf                                                  ;             ;
; mul.bdf                                                            ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul.bdf                                                            ;             ;
; mul_control.bdf                                                    ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_control.bdf                                                    ;             ;
; wb_mul_dvctrl.bdf                                                  ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_dvctrl.bdf                                                  ;             ;
; wb_mul_zero_det.bdf                                                ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_zero_det.bdf                                                ;             ;
; wb_mul_dcnt4.bdf                                                   ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_dcnt4.bdf                                                   ;             ;
; lpm_counter0.vhd                                                   ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd                                                   ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                ;             ;
; db/cntr_13j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_13j.tdf                                                    ;             ;
; wb_mul_shiftreg16right.bdf                                         ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_shiftreg16right.bdf                                         ;             ;
; lpm_shiftreg0.vhd                                                  ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd                                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                       ;             ;
; mul_data_path.bdf                                                  ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_data_path.bdf                                                  ;             ;
; wb_mul_outputselector.bdf                                          ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_outputselector.bdf                                          ;             ;
; wb_acomp_twocomplbitclipping.bdf                                   ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_twocomplbitclipping.bdf                                   ;             ;
; wb_block_busand.bdf                                                ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busand.bdf                                                ;             ;
; wb_block_busor.bdf                                                 ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_busor.bdf                                                 ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_rsc.tdf                                                     ;             ;
; lpm_dff0.vhd                                                       ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd                                                       ;             ;
; lpm_ff.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ff.tdf                                             ;             ;
; lpm_add_sub0.vhd                                                   ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd                                                   ;             ;
; db/add_sub_55i.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/add_sub_55i.tdf                                                 ;             ;
; wb_mul_shiftreg32left.bdf                                          ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_shiftreg32left.bdf                                          ;             ;
; lpm_shiftreg1.vhd                                                  ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd                                                  ;             ;
; wb_mul_extend16.bdf                                                ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_mul_extend16.bdf                                                ;             ;
; fact.bdf                                                           ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/fact.bdf                                                           ;             ;
; wb_filt_bypassmux.bdf                                              ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_filt_bypassmux.bdf                                              ;             ;
; factstm.bdf                                                        ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/factstm.bdf                                                        ;             ;
; wb_acomp_factorfinder.bdf                                          ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factorfinder.bdf                                          ;             ;
; wb_acomp_factcount.vhd                                             ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd                                             ;             ;
; db/cntr_lhj.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_lhj.tdf                                                    ;             ;
; wb_acomp_binsearchreg.bdf                                          ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_binsearchreg.bdf                                          ;             ;
; wb_block_decoder.vhd                                               ; yes             ; Auto-Found VHDL File                                  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_decoder.vhd                                               ;             ;
; wb_acomp_factcompare.vhd                                           ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd                                           ;             ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf                                        ;             ;
; comptree.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/comptree.inc                                           ;             ;
; db/cmpr_vgj.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cmpr_vgj.tdf                                                    ;             ;
; wb_acomp_factormult.vhd                                            ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd                                            ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                           ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                           ;             ;
; db/mult_ofn.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mult_ofn.tdf                                                    ;             ;
; wb_acomp_envshape.bdf                                              ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshape.bdf                                              ;             ;
; 2-1-mux.bdf                                                        ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/2-1-mux.bdf                                                        ;             ;
; wb_acomp_envcomp.vhd                                               ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd                                               ;             ;
; db/cmpr_ing.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cmpr_ing.tdf                                                    ;             ;
; wb_acomp_valuereducer.bdf                                          ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_valuereducer.bdf                                          ;             ;
; wb_acomp_envshapesub.vhd                                           ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd                                           ;             ;
; db/add_sub_6ai.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/add_sub_6ai.tdf                                                 ;             ;
; wb_acomp_envshapemult.vhd                                          ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd                                          ;             ;
; db/mult_mfn.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mult_mfn.tdf                                                    ;             ;
; lpm_decode0.vhd                                                    ; yes             ; Auto-Found Wizard-Generated File                      ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd                                                    ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                             ;             ;
; db/decode_ucf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/decode_ucf.tdf                                                  ;             ;
; edgedetector.bdf                                                   ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/edgedetector.bdf                                                   ;             ;
; abs.bdf                                                            ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/abs.bdf                                                            ;             ;
; krets_12.bdf                                                       ; yes             ; Auto-Found Block Diagram/Schematic File               ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/krets_12.bdf                                                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                            ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                         ;             ;
; db/altsyncram_plv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_plv.tdf                                              ;             ;
; Lab5.Lab50.rtl.mif                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/Lab5.Lab50.rtl.mif                                              ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,051                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 3618                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 1853                                                                         ;
;     -- 3 input functions                    ; 1064                                                                         ;
;     -- <=2 input functions                  ; 701                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 3053                                                                         ;
;     -- arithmetic mode                      ; 565                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 2100                                                                         ;
;     -- Dedicated logic registers            ; 2100                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 128                                                                          ;
; Total memory bits                           ; 363712                                                                       ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 6                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1948                                                                         ;
; Total fan-out                               ; 24308                                                                        ;
; Average fan-out                             ; 3.89                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |Lab5                                                                                                                                   ; 3618 (3)            ; 2100 (0)                  ; 363712      ; 6            ; 0       ; 3         ; 128  ; 0            ; |Lab5                                                                                                                                                                                                                                                                                                                                            ; Lab5                                           ; work         ;
;    |21mux:inst6|                                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|21mux:inst6                                                                                                                                                                                                                                                                                                                                ; 21mux                                          ; work         ;
;    |DeBounce:inst10|                                                                                                                    ; 50 (50)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DeBounce:inst10                                                                                                                                                                                                                                                                                                                            ; DeBounce                                       ; work         ;
;    |DeBounce:inst3|                                                                                                                     ; 50 (50)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DeBounce:inst3                                                                                                                                                                                                                                                                                                                             ; DeBounce                                       ; work         ;
;    |DeBounce:inst9|                                                                                                                     ; 50 (50)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|DeBounce:inst9                                                                                                                                                                                                                                                                                                                             ; DeBounce                                       ; work         ;
;    |StudentDesign:inst1|                                                                                                                ; 410 (0)             ; 173 (0)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab5|StudentDesign:inst1                                                                                                                                                                                                                                                                                                                        ; StudentDesign                                  ; work         ;
;       |ABS:inst|                                                                                                                        ; 31 (1)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|ABS:inst                                                                                                                                                                                                                                                                                                               ; ABS                                            ; work         ;
;          |Krets_12:inst1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|ABS:inst|Krets_12:inst1                                                                                                                                                                                                                                                                                                ; Krets_12                                       ; work         ;
;          |Krets_12:inst2|                                                                                                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|ABS:inst|Krets_12:inst2                                                                                                                                                                                                                                                                                                ; Krets_12                                       ; work         ;
;          |Krets_12:inst3|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|ABS:inst|Krets_12:inst3                                                                                                                                                                                                                                                                                                ; Krets_12                                       ; work         ;
;          |Krets_12:inst|                                                                                                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|ABS:inst|Krets_12:inst                                                                                                                                                                                                                                                                                                 ; Krets_12                                       ; work         ;
;       |fact:inst5|                                                                                                                      ; 206 (0)             ; 82 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5                                                                                                                                                                                                                                                                                                             ; fact                                           ; work         ;
;          |edgeDetector:inst|                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|edgeDetector:inst                                                                                                                                                                                                                                                                                           ; edgeDetector                                   ; work         ;
;          |factSTM:inst1|                                                                                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|factSTM:inst1                                                                                                                                                                                                                                                                                               ; factSTM                                        ; work         ;
;          |wb_aComp_envShape:inst8|                                                                                                      ; 136 (16)            ; 40 (40)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8                                                                                                                                                                                                                                                                                     ; wb_aComp_envShape                              ; work         ;
;             |2-1-mux:inst9|                                                                                                             ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9                                                                                                                                                                                                                                                                       ; 2-1-mux                                        ; work         ;
;             |wb_aComp_envComp:inst|                                                                                                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst                                                                                                                                                                                                                                                               ; wb_aComp_envComp                               ; work         ;
;                |lpm_compare:lpm_compare_component|                                                                                      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component                                                                                                                                                                                                                             ; lpm_compare                                    ; work         ;
;                   |cmpr_ing:auto_generated|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_ing:auto_generated                                                                                                                                                                                                     ; cmpr_ing                                       ; work         ;
;             |wb_aComp_valueReducer:inst1|                                                                                               ; 95 (16)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1                                                                                                                                                                                                                                                         ; wb_aComp_valueReducer                          ; work         ;
;                |lpm_decode0:inst|                                                                                                       ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst                                                                                                                                                                                                                                        ; lpm_decode0                                    ; work         ;
;                   |lpm_decode:lpm_decode_component|                                                                                     ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component                                                                                                                                                                                                        ; lpm_decode                                     ; work         ;
;                      |decode_ucf:auto_generated|                                                                                        ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_ucf:auto_generated                                                                                                                                                                              ; decode_ucf                                     ; work         ;
;                |wb_aComp_envShapeMult:inst6|                                                                                            ; 22 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6                                                                                                                                                                                                                             ; wb_aComp_envShapeMult                          ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 22 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component                                                                                                                                                                                                 ; lpm_mult                                       ; work         ;
;                      |mult_mfn:auto_generated|                                                                                          ; 22 (22)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_mfn:auto_generated                                                                                                                                                                         ; mult_mfn                                       ; work         ;
;                |wb_aComp_envShapeSub:inst7|                                                                                             ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7                                                                                                                                                                                                                              ; wb_aComp_envShapeSub                           ; work         ;
;                   |lpm_add_sub:lpm_add_sub_component|                                                                                   ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                            ; lpm_add_sub                                    ; work         ;
;                      |add_sub_6ai:auto_generated|                                                                                       ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_6ai:auto_generated                                                                                                                                                                 ; add_sub_6ai                                    ; work         ;
;          |wb_aComp_factorFinder:inst6|                                                                                                  ; 64 (3)              ; 38 (19)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6                                                                                                                                                                                                                                                                                 ; wb_aComp_factorFinder                          ; work         ;
;             |wb_aComp_binSearchReg:inst2|                                                                                               ; 49 (34)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2                                                                                                                                                                                                                                                     ; wb_aComp_binSearchReg                          ; work         ;
;                |wb_block_decoder:inst2|                                                                                                 ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2                                                                                                                                                                                                                              ; wb_block_decoder                               ; work         ;
;             |wb_aComp_factCompare:inst1|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1                                                                                                                                                                                                                                                      ; wb_aComp_factCompare                           ; work         ;
;                |lpm_compare:lpm_compare_component|                                                                                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component                                                                                                                                                                                                                    ; lpm_compare                                    ; work         ;
;                   |cmpr_vgj:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component|cmpr_vgj:auto_generated                                                                                                                                                                                            ; cmpr_vgj                                       ; work         ;
;             |wb_aComp_factCount:inst7|                                                                                                  ; 5 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7                                                                                                                                                                                                                                                        ; wb_aComp_factCount                             ; work         ;
;                |lpm_counter:lpm_counter_component|                                                                                      ; 5 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component                                                                                                                                                                                                                      ; lpm_counter                                    ; work         ;
;                   |cntr_lhj:auto_generated|                                                                                             ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component|cntr_lhj:auto_generated                                                                                                                                                                                              ; cntr_lhj                                       ; work         ;
;             |wb_aComp_factorMult:inst|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst                                                                                                                                                                                                                                                        ; wb_aComp_factorMult                            ; work         ;
;                |lpm_mult:lpm_mult_component|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                            ; lpm_mult                                       ; work         ;
;                   |mult_ofn:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component|mult_ofn:auto_generated                                                                                                                                                                                                    ; mult_ofn                                       ; work         ;
;          |wb_filt_bypassMux:inst4|                                                                                                      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4                                                                                                                                                                                                                                                                                     ; wb_filt_bypassMux                              ; work         ;
;             |busmux:inst10|                                                                                                             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst10                                                                                                                                                                                                                                                                       ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst10|lpm_mux:$00000                                                                                                                                                                                                                                                        ; lpm_mux                                        ; work         ;
;                   |mux_7rc:auto_generated|                                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_7rc:auto_generated                                                                                                                                                                                                                                 ; mux_7rc                                        ; work         ;
;             |busmux:inst9|                                                                                                              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst9                                                                                                                                                                                                                                                                        ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst9|lpm_mux:$00000                                                                                                                                                                                                                                                         ; lpm_mux                                        ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_tsc:auto_generated                                                                                                                                                                                                                                  ; mux_tsc                                        ; work         ;
;       |mul:inst1|                                                                                                                       ; 173 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1                                                                                                                                                                                                                                                                                                              ; mul                                            ; work         ;
;          |mul_control:inst5|                                                                                                            ; 30 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5                                                                                                                                                                                                                                                                                            ; mul_control                                    ; work         ;
;             |mul_fsm:inst5|                                                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|mul_fsm:inst5                                                                                                                                                                                                                                                                              ; mul_fsm                                        ; work         ;
;             |wb_mul_dcnt4:inst1|                                                                                                        ; 5 (1)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1                                                                                                                                                                                                                                                                         ; wb_mul_dcnt4                                   ; work         ;
;                |lpm_counter0:inst|                                                                                                      ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst                                                                                                                                                                                                                                                       ; lpm_counter0                                   ; work         ;
;                   |lpm_counter:lpm_counter_component|                                                                                   ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component                                                                                                                                                                                                                     ; lpm_counter                                    ; work         ;
;                      |cntr_13j:auto_generated|                                                                                          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_13j:auto_generated                                                                                                                                                                                             ; cntr_13j                                       ; work         ;
;             |wb_mul_dvCtrl:inst3|                                                                                                       ; 3 (3)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dvCtrl:inst3                                                                                                                                                                                                                                                                        ; wb_mul_dvCtrl                                  ; work         ;
;             |wb_mul_shiftreg16right:inst|                                                                                               ; 17 (1)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst                                                                                                                                                                                                                                                                ; wb_mul_shiftreg16right                         ; work         ;
;                |lpm_shiftreg0:inst|                                                                                                     ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst                                                                                                                                                                                                                                             ; lpm_shiftreg0                                  ; work         ;
;                   |lpm_shiftreg:lpm_shiftreg_component|                                                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                                                         ; lpm_shiftreg                                   ; work         ;
;             |wb_mul_zero_det:inst2|                                                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_zero_det:inst2                                                                                                                                                                                                                                                                      ; wb_mul_zero_det                                ; work         ;
;          |mul_data_path:inst|                                                                                                           ; 143 (32)            ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst                                                                                                                                                                                                                                                                                           ; mul_data_path                                  ; work         ;
;             |lpm_dff0:inst4|                                                                                                            ; 33 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4                                                                                                                                                                                                                                                                            ; lpm_dff0                                       ; work         ;
;                |lpm_ff:lpm_ff_component|                                                                                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component                                                                                                                                                                                                                                                    ; lpm_ff                                         ; work         ;
;             |wb_mul_outputselector:inst7|                                                                                               ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7                                                                                                                                                                                                                                                               ; wb_mul_outputselector                          ; work         ;
;                |busmux:inst1|                                                                                                           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|busmux:inst1                                                                                                                                                                                                                                                  ; busmux                                         ; work         ;
;                   |lpm_mux:$00000|                                                                                                      ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|busmux:inst1|lpm_mux:$00000                                                                                                                                                                                                                                   ; lpm_mux                                        ; work         ;
;                      |mux_tsc:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|busmux:inst1|lpm_mux:$00000|mux_tsc:auto_generated                                                                                                                                                                                                            ; mux_tsc                                        ; work         ;
;                |wb_aComp_twoComplBitClipping:inst24|                                                                                    ; 30 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24                                                                                                                                                                                                                           ; wb_aComp_twoComplBitClipping                   ; work         ;
;                   |wb_block_busAND:inst9|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9                                                                                                                                                                                                     ; wb_block_busAND                                ; work         ;
;                   |wb_block_busOR:inst|                                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst                                                                                                                                                                                                       ; wb_block_busOR                                 ; work         ;
;             |wb_mul_shiftreg32left:inst|                                                                                                ; 46 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst                                                                                                                                                                                                                                                                ; wb_mul_shiftreg32left                          ; work         ;
;                |lpm_shiftreg1:inst1|                                                                                                    ; 30 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1                                                                                                                                                                                                                                            ; lpm_shiftreg1                                  ; work         ;
;                   |lpm_shiftreg:lpm_shiftreg_component|                                                                                 ; 30 (30)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                                                        ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg1:inst|                                                                                                     ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst                                                                                                                                                                                                                                             ; lpm_shiftreg1                                  ; work         ;
;                   |lpm_shiftreg:lpm_shiftreg_component|                                                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                                                         ; lpm_shiftreg                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (104)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                 ; altera_sld   ;
;    |wb_NiosProcessor:inst|                                                                                                              ; 2338 (1)            ; 1437 (0)                  ; 358336      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst                                                                                                                                                                                                                                                                                                                      ; wb_NiosProcessor                               ; work         ;
;       |Dbg_pc:the_Dbg_pc|                                                                                                               ; 18 (18)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_pc:the_Dbg_pc                                                                                                                                                                                                                                                                                                    ; Dbg_pc                                         ; work         ;
;       |Dbg_pc_s1_arbitrator:the_Dbg_pc_s1|                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1                                                                                                                                                                                                                                                                                   ; Dbg_pc_s1_arbitrator                           ; work         ;
;       |Dbg_reg:the_Dbg_reg|                                                                                                             ; 17 (17)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg                                                                                                                                                                                                                                                                                                  ; Dbg_reg                                        ; work         ;
;       |Dbg_reg_s1_arbitrator:the_Dbg_reg_s1|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1                                                                                                                                                                                                                                                                                 ; Dbg_reg_s1_arbitrator                          ; work         ;
;       |Dbg_reg_set:the_Dbg_reg_set|                                                                                                     ; 2 (2)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_reg_set:the_Dbg_reg_set                                                                                                                                                                                                                                                                                          ; Dbg_reg_set                                    ; work         ;
;       |Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1                                                                                                                                                                                                                                                                         ; Dbg_reg_set_s1_arbitrator                      ; work         ;
;       |character_lcd:the_character_lcd|                                                                                                 ; 150 (26)            ; 115 (18)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd                                                                                                                                                                                                                                                                                      ; character_lcd                                  ; work         ;
;          |Altera_UP_Character_LCD_Communication:Char_LCD_Comm|                                                                          ; 52 (52)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm                                                                                                                                                                                                                                  ; Altera_UP_Character_LCD_Communication          ; work         ;
;          |Altera_UP_Character_LCD_Initialization:Char_LCD_Init|                                                                         ; 72 (72)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init                                                                                                                                                                                                                                 ; Altera_UP_Character_LCD_Initialization         ; work         ;
;       |character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave|                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave                                                                                                                                                                                                                                         ; character_lcd_avalon_lcd_slave_arbitrator      ; work         ;
;       |cpu:the_cpu|                                                                                                                     ; 1237 (975)          ; 809 (627)                 ; 27584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu                                                                                                                                                                                                                                                                                                          ; cpu                                            ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                               ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                           ; cpu_ic_data_module                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; altsyncram                                     ; work         ;
;                |altsyncram_udd1:auto_generated|                                                                                         ; 1 (1)               ; 1 (1)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated                                                                                                                                                                                                                  ; altsyncram_udd1                                ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                             ; cpu_ic_tag_module                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_i2g1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated                                                                                                                                                                                                                    ; altsyncram_i2g1                                ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                              ; 228 (22)            ; 181 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                          ; cpu_nios2_oci                                  ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                           ; 101 (0)             ; 94 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                          ; cpu_jtag_debug_module_wrapper                  ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                          ; 5 (5)               ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                            ; cpu_jtag_debug_module_sysclk                   ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                ; 92 (92)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                  ; cpu_jtag_debug_module_tck                      ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                         ; sld_virtual_jtag_basic                         ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                             ; 10 (10)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                            ; cpu_nios2_avalon_reg                           ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                               ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                              ; cpu_nios2_oci_break                            ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                              ; cpu_nios2_oci_debug                            ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                     ; 54 (54)             ; 44 (44)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                    ; cpu_nios2_ocimem                               ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                         ; cpu_ociram_lpm_dram_bdp_component_module       ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                               ; altsyncram                                     ; work         ;
;                      |altsyncram_f572:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated                                                                                                ; altsyncram_f572                                ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                           ; cpu_register_bank_a_module                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                     ; work         ;
;                |altsyncram_lrf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lrf1:auto_generated                                                                                                                                                                                                  ; altsyncram_lrf1                                ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                           ; cpu_register_bank_b_module                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; altsyncram                                     ; work         ;
;                |altsyncram_mrf1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mrf1:auto_generated                                                                                                                                                                                                  ; altsyncram_mrf1                                ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                            ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                        ; cpu_test_bench                                 ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                  ; 160 (160)           ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                       ; cpu_data_master_arbitrator                     ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                    ; 62 (62)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                         ; cpu_instruction_master_arbitrator              ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                      ; 31 (31)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                           ; cpu_jtag_debug_module_arbitrator               ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                         ; 152 (48)            ; 112 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                              ; jtag_uart                                      ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                ; 53 (53)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                ; alt_jtag_atlantic                              ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                    ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                    ; jtag_uart_scfifo_r                             ; work         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                       ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                            ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                       ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                               ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                          ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                               ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                 ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                       ; cntr_1ob                                       ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                    ; jtag_uart_scfifo_w                             ; work         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                       ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                            ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                       ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                               ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                          ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                               ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                 ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                       ; cntr_1ob                                       ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                               ; jtag_uart_avalon_jtag_slave_arbitrator         ; work         ;
;       |onchip_mem:the_onchip_mem|                                                                                                       ; 24 (0)              ; 1 (0)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem                                                                                                                                                                                                                                                                                            ; onchip_mem                                     ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 24 (0)              ; 1 (0)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ; altsyncram                                     ; work         ;
;             |altsyncram_aqb1:auto_generated|                                                                                            ; 24 (0)              ; 1 (1)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_aqb1                                ; work         ;
;                |decode_jsa:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|decode_jsa:decode3                                                                                                                                                                                                                ; decode_jsa                                     ; work         ;
;                |mux_gob:mux2|                                                                                                           ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|mux_gob:mux2                                                                                                                                                                                                                      ; mux_gob                                        ; work         ;
;       |onchip_mem_s1_arbitrator:the_onchip_mem_s1|                                                                                      ; 25 (25)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1                                                                                                                                                                                                                                                                           ; onchip_mem_s1_arbitrator                       ; work         ;
;       |ps2_keyboard:the_ps2_keyboard|                                                                                                   ; 311 (0)             ; 175 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard                                                                                                                                                                                                                                                                                        ; ps2_keyboard                                   ; work         ;
;          |Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|                                                                                ; 311 (32)            ; 175 (21)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2                                                                                                                                                                                                                                          ; Altera_UP_Avalon_PS2                           ; work         ;
;             |Altera_UP_PS2:PS2_Serial_Port|                                                                                             ; 212 (33)            ; 115 (16)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port                                                                                                                                                                                                            ; Altera_UP_PS2                                  ; work         ;
;                |Altera_UP_PS2_Command_Out:PS2_Command_Out|                                                                              ; 149 (149)           ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                                  ; Altera_UP_PS2_Command_Out                      ; work         ;
;                |Altera_UP_PS2_Data_In:PS2_Data_In|                                                                                      ; 30 (30)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                          ; Altera_UP_PS2_Data_In                          ; work         ;
;             |scfifo:Incoming_Data_FIFO|                                                                                                 ; 67 (0)              ; 39 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO                                                                                                                                                                                                                ; scfifo                                         ; work         ;
;                |scfifo_f041:auto_generated|                                                                                             ; 67 (0)              ; 39 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated                                                                                                                                                                                     ; scfifo_f041                                    ; work         ;
;                   |a_dpfifo_2o31:dpfifo|                                                                                                ; 67 (41)             ; 39 (16)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo                                                                                                                                                                ; a_dpfifo_2o31                                  ; work         ;
;                      |altsyncram_7bh1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram                                                                                                                                        ; altsyncram_7bh1                                ; work         ;
;                      |cntr_0ab:rd_ptr_msb|                                                                                              ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb                                                                                                                                            ; cntr_0ab                                       ; work         ;
;                      |cntr_1ab:wr_ptr|                                                                                                  ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr                                                                                                                                                ; cntr_1ab                                       ; work         ;
;                      |cntr_da7:usedw_counter|                                                                                           ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_da7:usedw_counter                                                                                                                                         ; cntr_da7                                       ; work         ;
;       |ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave|                                                      ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave                                                                                                                                                                                                                                           ; ps2_keyboard_avalon_PS2_slave_arbitrator       ; work         ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                                 ; 129 (129)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                                                                                      ; sys_clk_timer                                  ; work         ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                                                                                                     ; sys_clk_timer_s1_arbitrator                    ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                               ; sysid_control_slave_arbitrator                 ; work         ;
;       |wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch                                                                                                                                                                                                                               ; wb_NiosProcessor_reset_clk_domain_synch_module ; work         ;
;    |wb_audio_AdvInterface:inst5|                                                                                                        ; 301 (2)             ; 200 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5                                                                                                                                                                                                                                                                                                                ; wb_audio_AdvInterface                          ; work         ;
;       |wb_audioCFG_autoConfigOnReset:inst|                                                                                              ; 7 (7)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst                                                                                                                                                                                                                                                                             ; wb_audioCFG_autoConfigOnReset                  ; work         ;
;       |wb_audioCFG_autoUpdate:inst8|                                                                                                    ; 37 (1)              ; 16 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8                                                                                                                                                                                                                                                                                   ; wb_audioCFG_autoUpdate                         ; work         ;
;          |wb_audioCFG_autoUpdateSM:inst27|                                                                                              ; 10 (10)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_audioCFG_autoUpdateSM:inst27                                                                                                                                                                                                                                                   ; wb_audioCFG_autoUpdateSM                       ; work         ;
;          |wb_block_busMux_8-1:inst12|                                                                                                   ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12                                                                                                                                                                                                                                                        ; wb_block_busMux_8-1                            ; work         ;
;             |busmux:inst6|                                                                                                              ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|busmux:inst6                                                                                                                                                                                                                                           ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|busmux:inst6|lpm_mux:$00000                                                                                                                                                                                                                            ; lpm_mux                                        ; work         ;
;                   |mux_frc:auto_generated|                                                                                              ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|busmux:inst6|lpm_mux:$00000|mux_frc:auto_generated                                                                                                                                                                                                     ; mux_frc                                        ; work         ;
;          |wb_block_busMux_8-1:inst13|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13                                                                                                                                                                                                                                                        ; wb_block_busMux_8-1                            ; work         ;
;             |busmux:inst2|                                                                                                              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|busmux:inst2                                                                                                                                                                                                                                           ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|busmux:inst2|lpm_mux:$00000                                                                                                                                                                                                                            ; lpm_mux                                        ; work         ;
;                   |mux_arc:auto_generated|                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|busmux:inst2|lpm_mux:$00000|mux_arc:auto_generated                                                                                                                                                                                                     ; mux_arc                                        ; work         ;
;             |busmux:inst6|                                                                                                              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|busmux:inst6                                                                                                                                                                                                                                           ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|busmux:inst6|lpm_mux:$00000                                                                                                                                                                                                                            ; lpm_mux                                        ; work         ;
;                   |mux_arc:auto_generated|                                                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|busmux:inst6|lpm_mux:$00000|mux_arc:auto_generated                                                                                                                                                                                                     ; mux_arc                                        ; work         ;
;       |wb_audio_BasicInterface:inst7|                                                                                                   ; 221 (0)             ; 175 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7                                                                                                                                                                                                                                                                                  ; wb_audio_BasicInterface                        ; work         ;
;          |wb_audioCFG_CFGctrl:inst1|                                                                                                    ; 159 (1)             ; 100 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1                                                                                                                                                                                                                                                        ; wb_audioCFG_CFGctrl                            ; work         ;
;             |busmux:inst3|                                                                                                              ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|busmux:inst3                                                                                                                                                                                                                                           ; busmux                                         ; work         ;
;                |lpm_mux:$00000|                                                                                                         ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|busmux:inst3|lpm_mux:$00000                                                                                                                                                                                                                            ; lpm_mux                                        ; work         ;
;                   |mux_erc:auto_generated|                                                                                              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|busmux:inst3|lpm_mux:$00000|mux_erc:auto_generated                                                                                                                                                                                                     ; mux_erc                                        ; work         ;
;             |wb_audioCFG_CFGctrlRegisterBank:inst26|                                                                                    ; 39 (39)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26                                                                                                                                                                                                                 ; wb_audioCFG_CFGctrlRegisterBank                ; work         ;
;             |wb_audioCFG_CFGctrlUpdateSM:inst25|                                                                                        ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25                                                                                                                                                                                                                     ; wb_audioCFG_CFGctrlUpdateSM                    ; work         ;
;             |wb_audioCFG_twoWireMaster:inst8|                                                                                           ; 86 (43)             ; 39 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8                                                                                                                                                                                                                        ; wb_audioCFG_twoWireMaster                      ; work         ;
;                |wb_block_oneShotDownCounter:comp_timer|                                                                                 ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer                                                                                                                                                                                 ; wb_block_oneShotDownCounter                    ; work         ;
;                |wb_block_serDes:comp_serDes|                                                                                            ; 34 (34)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes                                                                                                                                                                                            ; wb_block_serDes                                ; work         ;
;          |wb_audioStream_Interface:inst2|                                                                                               ; 62 (21)             ; 75 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2                                                                                                                                                                                                                                                   ; wb_audioStream_Interface                       ; work         ;
;             |wb_block_oneShotDownCounter:inst10|                                                                                        ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10                                                                                                                                                                                                                ; wb_block_oneShotDownCounter                    ; work         ;
;             |wb_block_serDes:inst9|                                                                                                     ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9                                                                                                                                                                                                                             ; wb_block_serDes                                ; work         ;
;       |wb_audio_bypassMux:inst4|                                                                                                        ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4                                                                                                                                                                                                                                                                                       ; wb_audio_bypassMux                             ; work         ;
;          |busmux:inst10|                                                                                                                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10                                                                                                                                                                                                                                                                         ; busmux                                         ; work         ;
;             |lpm_mux:$00000|                                                                                                            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000                                                                                                                                                                                                                                                          ; lpm_mux                                        ; work         ;
;                |mux_7rc:auto_generated|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_7rc:auto_generated                                                                                                                                                                                                                                   ; mux_7rc                                        ; work         ;
;          |busmux:inst9|                                                                                                                 ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9                                                                                                                                                                                                                                                                          ; busmux                                         ; work         ;
;             |lpm_mux:$00000|                                                                                                            ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000                                                                                                                                                                                                                                                           ; lpm_mux                                        ; work         ;
;                |mux_tsc:auto_generated|                                                                                                 ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_tsc:auto_generated                                                                                                                                                                                                                                    ; mux_tsc                                        ; work         ;
;    |wb_clkGenerator:inst4|                                                                                                              ; 10 (1)              ; 15 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkGenerator:inst4                                                                                                                                                                                                                                                                                                                      ; wb_clkGenerator                                ; work         ;
;       |wb_block_oneShotDownCounter:inst2|                                                                                               ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2                                                                                                                                                                                                                                                                                    ; wb_block_oneShotDownCounter                    ; work         ;
;       |wb_clkGeneratorPLL:inst1|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1                                                                                                                                                                                                                                                                                             ; wb_clkGeneratorPLL                             ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component                                                                                                                                                                                                                                                                     ; altpll                                         ; work         ;
;    |wb_hexTo7segAll:inst2|                                                                                                              ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst2                                                                                                                                                                                                                                                                                                                      ; wb_hexTo7segAll                                ; work         ;
;       |wb_hexTo7segOne:U7seg0|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg0                                                                                                                                                                                                                                                                                               ; wb_hexTo7segOne                                ; work         ;
;       |wb_hexTo7segOne:U7seg1|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg1                                                                                                                                                                                                                                                                                               ; wb_hexTo7segOne                                ; work         ;
;       |wb_hexTo7segOne:U7seg2|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg2                                                                                                                                                                                                                                                                                               ; wb_hexTo7segOne                                ; work         ;
;       |wb_hexTo7segOne:U7seg3|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3                                                                                                                                                                                                                                                                                               ; wb_hexTo7segOne                                ; work         ;
;    |wb_hexTo7segAll:inst8|                                                                                                              ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8                                                                                                                                                                                                                                                                                                                      ; wb_hexTo7segAll                                ; work         ;
;       |wb_hexTo7segOne:U7seg0|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg0                                                                                                                                                                                                                                                                                               ; wb_hexTo7segOne                                ; work         ;
;       |wb_hexTo7segOne:U7seg1|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg1                                                                                                                                                                                                                                                                                               ; wb_hexTo7segOne                                ; work         ;
;       |wb_hexTo7segOne:U7seg2|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg2                                                                                                                                                                                                                                                                                               ; wb_hexTo7segOne                                ; work         ;
;       |wb_hexTo7segOne:U7seg3|                                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_hexTo7segAll:inst8|wb_hexTo7segOne:U7seg3                                                                                                                                                                                                                                                                                               ; wb_hexTo7segOne                                ; work         ;
;    |wb_processor:inst7|                                                                                                                 ; 201 (0)             ; 88 (0)                    ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7                                                                                                                                                                                                                                                                                                                         ; wb_processor                                   ; work         ;
;       |busmux:inst8|                                                                                                                    ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|busmux:inst8                                                                                                                                                                                                                                                                                                            ; busmux                                         ; work         ;
;          |lpm_mux:$00000|                                                                                                               ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|busmux:inst8|lpm_mux:$00000                                                                                                                                                                                                                                                                                             ; lpm_mux                                        ; work         ;
;             |mux_erc:auto_generated|                                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|busmux:inst8|lpm_mux:$00000|mux_erc:auto_generated                                                                                                                                                                                                                                                                      ; mux_erc                                        ; work         ;
;       |wb_cpu_alu:inst7|                                                                                                                ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_alu:inst7                                                                                                                                                                                                                                                                                                        ; wb_cpu_alu                                     ; work         ;
;       |wb_cpu_control:inst3|                                                                                                            ; 10 (10)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_control:inst3                                                                                                                                                                                                                                                                                                    ; wb_cpu_control                                 ; work         ;
;       |wb_cpu_io:inst5|                                                                                                                 ; 4 (4)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_io:inst5                                                                                                                                                                                                                                                                                                         ; wb_cpu_io                                      ; work         ;
;       |wb_cpu_mem:inst1|                                                                                                                ; 3 (3)               ; 1 (1)                     ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_mem:inst1                                                                                                                                                                                                                                                                                                        ; wb_cpu_mem                                     ; work         ;
;          |altsyncram:Mux1_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_mem:inst1|altsyncram:Mux1_rtl_0                                                                                                                                                                                                                                                                                  ; altsyncram                                     ; work         ;
;             |altsyncram_plv:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_mem:inst1|altsyncram:Mux1_rtl_0|altsyncram_plv:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_plv                                 ; work         ;
;       |wb_cpu_programcounter:inst|                                                                                                      ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_programcounter:inst                                                                                                                                                                                                                                                                                              ; wb_cpu_programcounter                          ; work         ;
;       |wb_cpu_regfile:inst2|                                                                                                            ; 128 (128)           ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab5|wb_processor:inst7|wb_cpu_regfile:inst2                                                                                                                                                                                                                                                                                                    ; wb_cpu_regfile                                 ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                            ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 15           ; 64           ; 15           ; 960    ; cpu_ic_tag_ram.mif              ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_ociram_default_contents.mif ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lrf1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_a.mif                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mrf1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_b.mif                ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Single Port      ; 10240        ; 32           ; --           ; --           ; 327680 ; onchip_mem.hex                  ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                            ;
; wb_processor:inst7|wb_cpu_mem:inst1|altsyncram:Mux1_rtl_0|altsyncram_plv:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 21           ; --           ; --           ; 5376   ; Lab5.Lab50.rtl.mif              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed     ; |Lab5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu                                                                                                                                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                  ;                 ;
+--------+-------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_audioCFG_autoUpdateSM:inst27|sm_audioCFG_current                                                                                                                                                                                                ;
+------------------------------------------+--------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------------------+--------------------------------+
; Name                                     ; sm_audioCFG_current.state_waitForI2C ; sm_audioCFG_current.state_updatedLOutVol ; sm_audioCFG_current.state_updatedRInVol ; sm_audioCFG_current.state_updatedLInVol ; sm_audioCFG_current.state_readLineMIC ; sm_audioCFG_current.state_readOutVolume ; sm_audioCFG_current.state_idle ;
+------------------------------------------+--------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------------------+--------------------------------+
; sm_audioCFG_current.state_idle           ; 0                                    ; 0                                        ; 0                                       ; 0                                       ; 0                                     ; 0                                       ; 0                              ;
; sm_audioCFG_current.state_readOutVolume  ; 0                                    ; 0                                        ; 0                                       ; 0                                       ; 0                                     ; 1                                       ; 1                              ;
; sm_audioCFG_current.state_readLineMIC    ; 0                                    ; 0                                        ; 0                                       ; 0                                       ; 1                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_updatedLInVol  ; 0                                    ; 0                                        ; 0                                       ; 1                                       ; 0                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_updatedRInVol  ; 0                                    ; 0                                        ; 1                                       ; 0                                       ; 0                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_updatedLOutVol ; 0                                    ; 1                                        ; 0                                       ; 0                                       ; 0                                     ; 0                                       ; 1                              ;
; sm_audioCFG_current.state_waitForI2C     ; 1                                    ; 0                                        ; 0                                       ; 0                                       ; 0                                     ; 0                                       ; 1                              ;
+------------------------------------------+--------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst|sm_audioReset_current                                                                                                                                                       ;
+----------------------------------------------+---------------------------------+------------------------------------------+----------------------------------------------+-----------------------------------------+---------------------------------------------+
; Name                                         ; sm_audioReset_current.state_end ; sm_audioReset_current.state_signalConfig ; sm_audioReset_current.state_waitI2CpreConfig ; sm_audioReset_current.state_signalReset ; sm_audioReset_current.state_waitI2CpreReset ;
+----------------------------------------------+---------------------------------+------------------------------------------+----------------------------------------------+-----------------------------------------+---------------------------------------------+
; sm_audioReset_current.state_waitI2CpreReset  ; 0                               ; 0                                        ; 0                                            ; 0                                       ; 0                                           ;
; sm_audioReset_current.state_signalReset      ; 0                               ; 0                                        ; 0                                            ; 1                                       ; 1                                           ;
; sm_audioReset_current.state_waitI2CpreConfig ; 0                               ; 0                                        ; 1                                            ; 0                                       ; 1                                           ;
; sm_audioReset_current.state_signalConfig     ; 0                               ; 1                                        ; 0                                            ; 0                                       ; 1                                           ;
; sm_audioReset_current.state_end              ; 1                               ; 0                                        ; 0                                            ; 0                                       ; 1                                           ;
+----------------------------------------------+---------------------------------+------------------------------------------+----------------------------------------------+-----------------------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState                                                                                                                                                                                                                    ;
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------+
; Name                                     ; sm_timeCurrentState.state_TSM_idleHold ; sm_timeCurrentState.state_TSM_stopHold ; sm_timeCurrentState.state_TSM_dataHold ; sm_timeCurrentState.state_TSM_SCLKhigh ; sm_timeCurrentState.state_TSM_dataSetup ; sm_timeCurrentState.state_TSM_SCLKremLow ; sm_timeCurrentState.state_TSM_startHold ; sm_timeCurrentState.state_TSM_idle ;
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------+
; sm_timeCurrentState.state_TSM_idle       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 0                                  ;
; sm_timeCurrentState.state_TSM_startHold  ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 1                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_SCLKremLow ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 1                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_dataSetup  ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_SCLKhigh   ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_dataHold   ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_stopHold   ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
; sm_timeCurrentState.state_TSM_idleHold   ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                       ; 0                                        ; 0                                       ; 1                                  ;
+------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------+----------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+
; Name                                   ; sm_seqCurrentState.state_BSM_sendStart ; sm_seqCurrentState.state_BSM_sendStop ; sm_seqCurrentState.state_BSM_waitAck ; sm_seqCurrentState.state_BSM_sendbit7 ; sm_seqCurrentState.state_BSM_sendbit6 ; sm_seqCurrentState.state_BSM_sendbit5 ; sm_seqCurrentState.state_BSM_sendbit4 ; sm_seqCurrentState.state_BSM_sendbit3 ; sm_seqCurrentState.state_BSM_sendbit2 ; sm_seqCurrentState.state_BSM_sendbit1 ; sm_seqCurrentState.state_BSM_sendbit0 ; sm_seqCurrentState.state_BSM_idle ;
+----------------------------------------+----------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+
; sm_seqCurrentState.state_BSM_idle      ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                 ;
; sm_seqCurrentState.state_BSM_sendbit0  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit1  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit2  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit3  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit4  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit5  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit6  ; 0                                      ; 0                                     ; 0                                    ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendbit7  ; 0                                      ; 0                                     ; 0                                    ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_waitAck   ; 0                                      ; 0                                     ; 1                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendStop  ; 0                                      ; 1                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
; sm_seqCurrentState.state_BSM_sendStart ; 1                                      ; 0                                     ; 0                                    ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                 ;
+----------------------------------------+----------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25|sm_byteSequenceCurrentState                                                                                                          ;
+------------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------------------+----------------------------------------+
; Name                                           ; sm_byteSequenceCurrentState.state_finnishWrite ; sm_byteSequenceCurrentState.state_sendLSB ; sm_byteSequenceCurrentState.state_sendMSB ; sm_byteSequenceCurrentState.state_sendChipAddr ; sm_byteSequenceCurrentState.state_idle ;
+------------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------------------+----------------------------------------+
; sm_byteSequenceCurrentState.state_idle         ; 0                                              ; 0                                         ; 0                                         ; 0                                              ; 0                                      ;
; sm_byteSequenceCurrentState.state_sendChipAddr ; 0                                              ; 0                                         ; 0                                         ; 1                                              ; 1                                      ;
; sm_byteSequenceCurrentState.state_sendMSB      ; 0                                              ; 0                                         ; 1                                         ; 0                                              ; 1                                      ;
; sm_byteSequenceCurrentState.state_sendLSB      ; 0                                              ; 1                                         ; 0                                         ; 0                                              ; 1                                      ;
; sm_byteSequenceCurrentState.state_finnishWrite ; 1                                              ; 0                                         ; 0                                         ; 0                                              ; 1                                      ;
+------------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_processor:inst7|wb_cpu_io:inst5|state                            ;
+-----------------+--------------+-----------------+--------------+------------+------------+
; Name            ; state.update ; state.waitstate ; state.strobe ; state.data ; state.idle ;
+-----------------+--------------+-----------------+--------------+------------+------------+
; state.idle      ; 0            ; 0               ; 0            ; 0          ; 0          ;
; state.data      ; 0            ; 0               ; 0            ; 1          ; 1          ;
; state.strobe    ; 0            ; 0               ; 1            ; 0          ; 1          ;
; state.waitstate ; 0            ; 1               ; 0            ; 0          ; 1          ;
; state.update    ; 1            ; 0               ; 0            ; 0          ; 1          ;
+-----------------+--------------+-----------------+--------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|s_ps2_transceiver                                                                                      ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                   ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                 ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|s_lcd_controller                                                                                                                                                                                                                                                        ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; Name                                          ; s_lcd_controller.LCD_STATE_6_COMPLETE ; s_lcd_controller.LCD_STATE_5_TRANSFER ; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER ; s_lcd_controller.LCD_STATE_3_CHECK_BUSY ; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; s_lcd_controller.LCD_STATE_1_INITIALIZE ; s_lcd_controller.LCD_STATE_0_IDLE ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; s_lcd_controller.LCD_STATE_0_IDLE             ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 0                                 ;
; s_lcd_controller.LCD_STATE_1_INITIALIZE       ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 1                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 1                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_3_CHECK_BUSY       ; 0                                     ; 0                                     ; 0                                           ; 1                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER   ; 0                                     ; 0                                     ; 1                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_5_TRANSFER         ; 0                                     ; 1                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_6_COMPLETE         ; 1                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|s_lcd_initialize                                                                                          ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; Name                                            ; s_lcd_initialize.LCD_INIT_STATE_3_DONE ; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE ; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND ; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ; 0                                      ; 0                                            ; 0                                              ; 0                                               ;
; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND  ; 0                                      ; 0                                            ; 1                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE    ; 0                                      ; 1                                            ; 0                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_3_DONE          ; 1                                      ; 0                                            ; 0                                              ; 1                                               ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|s_lcd                          ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; Name                        ; s_lcd.LCD_STATE_0_OPERATION ; s_lcd.LCD_STATE_3_END ; s_lcd.LCD_STATE_2_HOLD ; s_lcd.LCD_STATE_1_ENABLE ; s_lcd.LCD_STATE_4_IDLE ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; s_lcd.LCD_STATE_4_IDLE      ; 0                           ; 0                     ; 0                      ; 0                        ; 0                      ;
; s_lcd.LCD_STATE_1_ENABLE    ; 0                           ; 0                     ; 0                      ; 1                        ; 1                      ;
; s_lcd.LCD_STATE_2_HOLD      ; 0                           ; 0                     ; 1                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_3_END       ; 0                           ; 1                     ; 0                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_0_OPERATION ; 1                           ; 0                     ; 0                      ; 0                        ; 1                      ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|data_out   ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|data_in_d1 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                      ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                   ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid             ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled               ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                        ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                 ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                       ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                     ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                    ; yes                                                              ; yes                                        ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 27                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                            ; Reason for Removal                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|inst3[15]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[1..7,9,11..31]                        ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                      ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[1..7,9..15]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ipending_reg[1..7,9..15,17..31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[0..6]                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_wrap                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                               ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                             ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3                                    ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1..7,9..15,17..31] ; Stuck at VCC due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|the_command[6..8]                             ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[1..7,9..15]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                             ; Lost fanout                                                                                                                           ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_data[8]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_addr[2,3]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_addr[0,1]                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][8]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][7]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][6]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][5]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][4]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][3]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][2]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][1]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][0]                 ; Stuck at VCC due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][8]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][7]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][6]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][5]                 ; Stuck at VCC due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][4]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][3]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][2]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][1]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][0]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter                                                         ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter                                 ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|inst[0]                                                                                         ; Merged with wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|inst[1]                                                          ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|inst[1]                                                                                         ; Merged with wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|inst[2]                                                          ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|inst[2]                                                                                         ; Merged with wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|inst[3]                                                          ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|inst[3]                                                                                         ; Merged with wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|inst[4]                                                          ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|inst[4]                                                                                         ; Merged with wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|inst[5]                                                          ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[11..15,24..31]                                ; Merged with wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]             ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[0]                                                             ; Merged with wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                              ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                       ; Merged with wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                       ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1                           ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1                                  ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1]                                             ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer                                                         ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module   ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module          ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                     ; Lost fanout                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                 ; Lost fanout                                                                                                                           ;
; wb_processor:inst7|wb_cpu_mem:inst1|instruction[3,7,19,31]                                                                                               ; Merged with wb_processor:inst7|wb_cpu_mem:inst1|instruction[11]                                                                       ;
; wb_processor:inst7|wb_cpu_mem:inst1|instruction[21]                                                                                                      ; Merged with wb_processor:inst7|wb_cpu_mem:inst1|instruction[20]                                                                       ;
; wb_NiosProcessor:inst|cpu:the_cpu|E_logic_op[1]                                                                                                          ; Merged with wb_NiosProcessor:inst|cpu:the_cpu|E_compare_op[1]                                                                         ;
; wb_NiosProcessor:inst|cpu:the_cpu|E_logic_op[0]                                                                                                          ; Merged with wb_NiosProcessor:inst|cpu:the_cpu|E_compare_op[0]                                                                         ;
; wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[24..31]                                         ; Merged with wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[11]              ;
; wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|the_command[5]                                ; Merged with wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|the_command[4] ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                         ; Merged with wb_NiosProcessor:inst|cpu:the_cpu|reset_d1                                                                                ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                              ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][8]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][7]                 ; Stuck at VCC due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][6]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][5]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][4]                 ; Stuck at VCC due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][3]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][2]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][1]                 ; Stuck at VCC due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][0]                 ; Stuck at VCC due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][8]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][7]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][6]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][5]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][4]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][3]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][2]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][1]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][0]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][8]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][7]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][6]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][5]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][4]                 ; Stuck at GND due to stuck port clock_enable                                                                                           ;
; Total Number of Removed Registers = 379                                                                                                                  ;                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; wb_processor:inst7|wb_cpu_io:inst5|codec_addr[3]                                                                                ; Stuck at GND              ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][7], ;
;                                                                                                                                 ; due to stuck port data_in ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][6], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][5], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][4], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][3], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][2], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][1], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][0], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][7], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][6], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][5], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][4], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][3], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][2], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][1], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][0], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][7], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][6], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][5], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][4], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][3], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][2], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][1], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][0], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][7], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][6], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][5], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][4], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][3], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][2], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][1], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][0], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][7], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][6], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][5], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][4], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][3], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][2], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][1], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][0]  ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[6] ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0],                   ;
;                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1],                   ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2],                   ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3],                   ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4],                   ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5],                   ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6],                   ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7],                   ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8],                   ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9],                   ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34],                  ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]                   ;
; wb_processor:inst7|wb_cpu_mem:inst1|instruction[11]                                                                             ; Stuck at GND              ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][0],                                                                                      ;
;                                                                                                                                 ; due to stuck port data_in ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[14][0],                                                                                      ;
;                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[13][0],                                                                                      ;
;                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[12][0],                                                                                      ;
;                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[11][0],                                                                                      ;
;                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[10][0],                                                                                      ;
;                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[9][0],                                                                                       ;
;                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[8][0],                                                                                       ;
;                                                                                                                                 ;                           ; wb_processor:inst7|wb_cpu_regfile:inst2|regs[15][7]                                                                                       ;
; wb_processor:inst7|wb_cpu_io:inst5|codec_data[8]                                                                                ; Stuck at VCC              ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[9][8], ;
;                                                                                                                                 ; due to stuck port data_in ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[8][8], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[7][8], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[6][8], ;
;                                                                                                                                 ;                           ; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[5][8]  ;
; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                             ; Stuck at GND              ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable,                                    ;
;                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1,           ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1],                             ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]                              ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0           ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3,                    ;
;                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break,                   ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0,                 ;
;                                                                                                                                 ;                           ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                  ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse    ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break,          ;
;                                                                                                                                 ; due to stuck port data_in ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                 ;
; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|control_register[9]           ; Stuck at GND              ; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[9]                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[15]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[15]                                                                         ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[14]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[14]                                                                         ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[13]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[13]                                                                         ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[12]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[12]                                                                         ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[11]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[11]                                                                         ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[10]                                                                             ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[10]                                                                         ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[9]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[9]                                                                          ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[7]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[7]                                                                          ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[6]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[6]                                                                          ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[5]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[5]                                                                          ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[4]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[4]                                                                          ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[3]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[3]                                                                          ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[2]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[2]                                                                          ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_ienable_reg[1]                                                                              ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[1]                                                                          ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0          ; Stuck at GND              ; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state               ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable   ; Stuck at GND              ; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]      ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2100  ;
; Number of registers using Synchronous Clear  ; 155   ;
; Number of registers using Synchronous Load   ; 317   ;
; Number of registers using Asynchronous Clear ; 1447  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1441  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[1]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[3]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[6]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[8]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[9]                                                                                                                                                                                                                                                       ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[14]                                                                                                                                                                                                                                                      ; 3       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[15]                                                                                                                                                                                                                                                      ; 3       ;
; DeBounce:inst10|pulse_out                                                                                                                                                                                                                                                                                                       ; 3       ;
; DeBounce:inst9|pulse_out                                                                                                                                                                                                                                                                                                        ; 2       ;
; DeBounce:inst3|pulse_out                                                                                                                                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_waitrequest                                                                                                                                                                                                                       ; 13      ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst|Lev1LastI2CBusy                                                                                                                                                                                                                                                  ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst|Lev2LastI2CBusy                                                                                                                                                                                                                                                  ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst|Lev3LastI2CBusy                                                                                                                                                                                                                                                  ; 1       ;
; wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                                                                                            ; 5       ;
; wb_NiosProcessor:inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                                                ; 40      ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                            ; 11      ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                                                  ; 10      ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|internal_av_waitrequest                                                                                                                                                                                                                                                           ; 1       ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                                                                                             ; 3       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][7]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][7]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_wr_dst_reg                                                                                                                                                                                                                                                                                  ; 67      ;
; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                ; 3       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][6]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][6]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[0]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[16]                                                                                                                                                                                       ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[8]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                         ; 1       ;
; wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush_waddr[14]                                                                                                                                                                                                                                                                        ; 1       ;
; wb_NiosProcessor:inst|cpu:the_cpu|reset_d1                                                                                                                                                                                                                                                                                      ; 9       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][5]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][5]                                                                                                                                                                                        ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[1]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[9]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[8]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                      ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                                                     ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[14]                                                                                                                                                                                                                                                     ; 2       ;
; wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[6]                                                                                                                                                                                                                                                      ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[4][4]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][4]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][4]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][4]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][4]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][3]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][3]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][2]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][2]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][1]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][1]                                                                                                                                                                                        ; 1       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[1][8]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[2][8]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[0][8]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[3][8]                                                                                                                                                                                        ; 2       ;
; wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|regBank[4][0]                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 63                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                 ;
+--------------------------------------------------------------------------------------+------------------------------------------------+------+
; Register Name                                                                        ; Megafunction                                   ; Type ;
+--------------------------------------------------------------------------------------+------------------------------------------------+------+
; wb_processor:inst7|wb_cpu_mem:inst1|instruction[0..2,4..6,8..10,12..18,20,23,28..30] ; wb_processor:inst7|wb_cpu_mem:inst1|Mux1_rtl_0 ; ROM  ;
+--------------------------------------------------------------------------------------+------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|idle_counter[7]                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|LCD_RW                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_1_counter[3]                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|data_out[1]                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_2_counter[3]                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm|state_0_counter[2]                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25|addressCounter[3]                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_mem_byte_en[1]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[5]                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|waiting_power_up[17]                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_src2_prelim[6]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|av_ld_data_aligned_or_div[2]                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_shift_rot_result[4]                                                                                                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_src2_imm[16]                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_src1_prelim[6]                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|D_iw[14]                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|ic_tag_wraddress[0]                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10|counter[2]                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|DeBounce:inst10|count[13]                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|DeBounce:inst3|count[0]                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|DeBounce:inst9|count[5]                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|data_to_send[7]                                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|data_to_send[4]                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|command_counter[3]                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_control_rd_data_base_regs[8]                                                                                                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[25]                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[0]                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|F_pc[10]                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[3]                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|readdata[8]                                                                                             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9]             ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init|waiting_to_send[12]                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[0]                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_st_data[29]                                                                                                                                                           ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13]                                                                                                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5]     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[17] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|idle_counter[7]                                                           ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[5]                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_mem_byte_en[2]                                                                                                                                                        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_pipe_flush_waddr[9]                                                                                                                                                   ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_alu_result[28]                                                                                                                                                        ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_alu_result[2]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_timeCurrentState                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|busmux:inst6|lpm_mux:$00000|mux_frc:auto_generated|result_node[1]                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|M_wr_data_unfiltered[16]                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[1]                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|busmux:inst6|lpm_mux:$00000|mux_frc:auto_generated|result_node[7]                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|D_dst_regnum[0]                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[8]                                                                                                                             ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|Mux5                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |Lab5|wb_processor:inst7|wb_cpu_alu:inst7|Mux4                                                                                                                                                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_processor:inst7|wb_cpu_regfile:inst2|Mux8                                                                                                                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_processor:inst7|wb_cpu_regfile:inst2|Mux0                                                                                                                                                              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |Lab5|wb_processor:inst7|wb_cpu_regfile:inst2|Mux21                                                                                                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26|dataOutB[5]                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |Lab5|wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|busmux:inst3|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab5|wb_NiosProcessor:inst|cpu:the_cpu|E_alu_result[16]                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                    ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_processor:inst7|wb_cpu_mem:inst1|altsyncram:Mux1_rtl_0|altsyncram_plv:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; CURSOR_ON      ; 1     ; Unsigned Binary                                                           ;
; BLINKING_ON    ; 0     ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                      ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_IDLE_STATE      ; 1111111 ; Unsigned Binary                                                                                           ;
; NUM_BITS_FOR_IDLE_COUNTER        ; 7       ; Signed Integer                                                                                            ;
; IDLE_COUNTER_INCREMENT           ; 0000001 ; Unsigned Binary                                                                                           ;
; CLOCK_CYCLES_FOR_OPERATION_STATE ; 3       ; Signed Integer                                                                                            ;
; CLOCK_CYCLES_FOR_ENABLE_STATE    ; 15      ; Signed Integer                                                                                            ;
; CLOCK_CYCLES_FOR_HOLD_STATE      ; 1       ; Signed Integer                                                                                            ;
; NUM_BITS_FOR_STATES_COUNTER      ; 4       ; Signed Integer                                                                                            ;
; COUNTER_INCREMENT                ; 0001    ; Unsigned Binary                                                                                           ;
; LCD_STATE_4_IDLE                 ; 100     ; Unsigned Binary                                                                                           ;
; LCD_STATE_0_OPERATION            ; 000     ; Unsigned Binary                                                                                           ;
; LCD_STATE_1_ENABLE               ; 001     ; Unsigned Binary                                                                                           ;
; LCD_STATE_2_HOLD                 ; 010     ; Unsigned Binary                                                                                           ;
; LCD_STATE_3_END                  ; 011     ; Unsigned Binary                                                                                           ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                ; Type                                                                                                ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; CURSOR_ON                  ; 1                    ; Unsigned Binary                                                                                     ;
; BLINKING_ON                ; 0                    ; Unsigned Binary                                                                                     ;
; CLOCK_CYCLES_FOR_15MS      ; 750000               ; Signed Integer                                                                                      ;
; NUMBER_OF_BITS_FOR_15MS    ; 20                   ; Signed Integer                                                                                      ;
; COUNTER_INCREMENT_FOR_15MS ; 00000000000000000001 ; Unsigned Binary                                                                                     ;
; CLOCK_CYCLES_FOR_5MS       ; 250000               ; Signed Integer                                                                                      ;
; NUMBER_OF_BITS_FOR_5MS     ; 18                   ; Signed Integer                                                                                      ;
; COUNTER_INCREMENT_FOR_5MS  ; 000000000000000001   ; Unsigned Binary                                                                                     ;
+----------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 10240                ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 10240                ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_aqb1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                                                                                            ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                                                                                            ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                                                                                             ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                                                                                             ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                                                                                            ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_f041  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component ;
+-------------------------------+--------------------------------------+----------------------------------------------+
; Parameter Name                ; Value                                ; Type                                         ;
+-------------------------------+--------------------------------------+----------------------------------------------+
; OPERATION_MODE                ; NORMAL                               ; Untyped                                      ;
; PLL_TYPE                      ; AUTO                                 ; Untyped                                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=wb_clkGeneratorPLL ; Untyped                                      ;
; QUALIFY_CONF_DONE             ; OFF                                  ; Untyped                                      ;
; COMPENSATE_CLOCK              ; CLK0                                 ; Untyped                                      ;
; SCAN_CHAIN                    ; LONG                                 ; Untyped                                      ;
; PRIMARY_CLOCK                 ; INCLK0                               ; Untyped                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                ; Signed Integer                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                                    ; Untyped                                      ;
; GATE_LOCK_SIGNAL              ; YES                                  ; Untyped                                      ;
; GATE_LOCK_COUNTER             ; 50000                                ; Signed Integer                               ;
; LOCK_HIGH                     ; 1                                    ; Untyped                                      ;
; LOCK_LOW                      ; 1                                    ; Untyped                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                                    ; Signed Integer                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                                    ; Signed Integer                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                  ; Untyped                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                  ; Untyped                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                  ; Untyped                                      ;
; SKIP_VCO                      ; OFF                                  ; Untyped                                      ;
; SWITCH_OVER_COUNTER           ; 0                                    ; Untyped                                      ;
; SWITCH_OVER_TYPE              ; AUTO                                 ; Untyped                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                              ; Untyped                                      ;
; BANDWIDTH                     ; 0                                    ; Untyped                                      ;
; BANDWIDTH_TYPE                ; AUTO                                 ; Untyped                                      ;
; SPREAD_FREQUENCY              ; 0                                    ; Untyped                                      ;
; DOWN_SPREAD                   ; 0                                    ; Untyped                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                  ; Untyped                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                  ; Untyped                                      ;
; CLK9_MULTIPLY_BY              ; 0                                    ; Untyped                                      ;
; CLK8_MULTIPLY_BY              ; 0                                    ; Untyped                                      ;
; CLK7_MULTIPLY_BY              ; 0                                    ; Untyped                                      ;
; CLK6_MULTIPLY_BY              ; 0                                    ; Untyped                                      ;
; CLK5_MULTIPLY_BY              ; 1                                    ; Untyped                                      ;
; CLK4_MULTIPLY_BY              ; 1                                    ; Untyped                                      ;
; CLK3_MULTIPLY_BY              ; 1                                    ; Untyped                                      ;
; CLK2_MULTIPLY_BY              ; 1                                    ; Untyped                                      ;
; CLK1_MULTIPLY_BY              ; 1                                    ; Untyped                                      ;
; CLK0_MULTIPLY_BY              ; 112829                               ; Signed Integer                               ;
; CLK9_DIVIDE_BY                ; 0                                    ; Untyped                                      ;
; CLK8_DIVIDE_BY                ; 0                                    ; Untyped                                      ;
; CLK7_DIVIDE_BY                ; 0                                    ; Untyped                                      ;
; CLK6_DIVIDE_BY                ; 0                                    ; Untyped                                      ;
; CLK5_DIVIDE_BY                ; 1                                    ; Untyped                                      ;
; CLK4_DIVIDE_BY                ; 1                                    ; Untyped                                      ;
; CLK3_DIVIDE_BY                ; 1                                    ; Untyped                                      ;
; CLK2_DIVIDE_BY                ; 1                                    ; Untyped                                      ;
; CLK1_DIVIDE_BY                ; 1                                    ; Untyped                                      ;
; CLK0_DIVIDE_BY                ; 500000                               ; Signed Integer                               ;
; CLK9_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK8_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK7_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK6_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK5_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK4_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK3_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK2_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK1_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK0_PHASE_SHIFT              ; 0                                    ; Untyped                                      ;
; CLK5_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK4_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK3_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK2_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK1_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK0_TIME_DELAY               ; 0                                    ; Untyped                                      ;
; CLK9_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK8_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK7_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK6_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK5_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK4_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK3_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK2_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK1_DUTY_CYCLE               ; 50                                   ; Untyped                                      ;
; CLK0_DUTY_CYCLE               ; 50                                   ; Signed Integer                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                                      ;
; LOCK_WINDOW_UI                ;  0.05                                ; Untyped                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                               ; Untyped                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                               ; Untyped                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                               ; Untyped                                      ;
; DPA_MULTIPLY_BY               ; 0                                    ; Untyped                                      ;
; DPA_DIVIDE_BY                 ; 1                                    ; Untyped                                      ;
; DPA_DIVIDER                   ; 0                                    ; Untyped                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                                    ; Untyped                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                                    ; Untyped                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                                    ; Untyped                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                                    ; Untyped                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                                    ; Untyped                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                                    ; Untyped                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                                    ; Untyped                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                                    ; Untyped                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                                    ; Untyped                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                                    ; Untyped                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                                    ; Untyped                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                                    ; Untyped                                      ;
; EXTCLK3_TIME_DELAY            ; 0                                    ; Untyped                                      ;
; EXTCLK2_TIME_DELAY            ; 0                                    ; Untyped                                      ;
; EXTCLK1_TIME_DELAY            ; 0                                    ; Untyped                                      ;
; EXTCLK0_TIME_DELAY            ; 0                                    ; Untyped                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                                   ; Untyped                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                                   ; Untyped                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                                   ; Untyped                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                                   ; Untyped                                      ;
; VCO_MULTIPLY_BY               ; 0                                    ; Untyped                                      ;
; VCO_DIVIDE_BY                 ; 0                                    ; Untyped                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                    ; Untyped                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                    ; Untyped                                      ;
; VCO_MIN                       ; 0                                    ; Untyped                                      ;
; VCO_MAX                       ; 0                                    ; Untyped                                      ;
; VCO_CENTER                    ; 0                                    ; Untyped                                      ;
; PFD_MIN                       ; 0                                    ; Untyped                                      ;
; PFD_MAX                       ; 0                                    ; Untyped                                      ;
; M_INITIAL                     ; 0                                    ; Untyped                                      ;
; M                             ; 0                                    ; Untyped                                      ;
; N                             ; 1                                    ; Untyped                                      ;
; M2                            ; 1                                    ; Untyped                                      ;
; N2                            ; 1                                    ; Untyped                                      ;
; SS                            ; 1                                    ; Untyped                                      ;
; C0_HIGH                       ; 0                                    ; Untyped                                      ;
; C1_HIGH                       ; 0                                    ; Untyped                                      ;
; C2_HIGH                       ; 0                                    ; Untyped                                      ;
; C3_HIGH                       ; 0                                    ; Untyped                                      ;
; C4_HIGH                       ; 0                                    ; Untyped                                      ;
; C5_HIGH                       ; 0                                    ; Untyped                                      ;
; C6_HIGH                       ; 0                                    ; Untyped                                      ;
; C7_HIGH                       ; 0                                    ; Untyped                                      ;
; C8_HIGH                       ; 0                                    ; Untyped                                      ;
; C9_HIGH                       ; 0                                    ; Untyped                                      ;
; C0_LOW                        ; 0                                    ; Untyped                                      ;
; C1_LOW                        ; 0                                    ; Untyped                                      ;
; C2_LOW                        ; 0                                    ; Untyped                                      ;
; C3_LOW                        ; 0                                    ; Untyped                                      ;
; C4_LOW                        ; 0                                    ; Untyped                                      ;
; C5_LOW                        ; 0                                    ; Untyped                                      ;
; C6_LOW                        ; 0                                    ; Untyped                                      ;
; C7_LOW                        ; 0                                    ; Untyped                                      ;
; C8_LOW                        ; 0                                    ; Untyped                                      ;
; C9_LOW                        ; 0                                    ; Untyped                                      ;
; C0_INITIAL                    ; 0                                    ; Untyped                                      ;
; C1_INITIAL                    ; 0                                    ; Untyped                                      ;
; C2_INITIAL                    ; 0                                    ; Untyped                                      ;
; C3_INITIAL                    ; 0                                    ; Untyped                                      ;
; C4_INITIAL                    ; 0                                    ; Untyped                                      ;
; C5_INITIAL                    ; 0                                    ; Untyped                                      ;
; C6_INITIAL                    ; 0                                    ; Untyped                                      ;
; C7_INITIAL                    ; 0                                    ; Untyped                                      ;
; C8_INITIAL                    ; 0                                    ; Untyped                                      ;
; C9_INITIAL                    ; 0                                    ; Untyped                                      ;
; C0_MODE                       ; BYPASS                               ; Untyped                                      ;
; C1_MODE                       ; BYPASS                               ; Untyped                                      ;
; C2_MODE                       ; BYPASS                               ; Untyped                                      ;
; C3_MODE                       ; BYPASS                               ; Untyped                                      ;
; C4_MODE                       ; BYPASS                               ; Untyped                                      ;
; C5_MODE                       ; BYPASS                               ; Untyped                                      ;
; C6_MODE                       ; BYPASS                               ; Untyped                                      ;
; C7_MODE                       ; BYPASS                               ; Untyped                                      ;
; C8_MODE                       ; BYPASS                               ; Untyped                                      ;
; C9_MODE                       ; BYPASS                               ; Untyped                                      ;
; C0_PH                         ; 0                                    ; Untyped                                      ;
; C1_PH                         ; 0                                    ; Untyped                                      ;
; C2_PH                         ; 0                                    ; Untyped                                      ;
; C3_PH                         ; 0                                    ; Untyped                                      ;
; C4_PH                         ; 0                                    ; Untyped                                      ;
; C5_PH                         ; 0                                    ; Untyped                                      ;
; C6_PH                         ; 0                                    ; Untyped                                      ;
; C7_PH                         ; 0                                    ; Untyped                                      ;
; C8_PH                         ; 0                                    ; Untyped                                      ;
; C9_PH                         ; 0                                    ; Untyped                                      ;
; L0_HIGH                       ; 1                                    ; Untyped                                      ;
; L1_HIGH                       ; 1                                    ; Untyped                                      ;
; G0_HIGH                       ; 1                                    ; Untyped                                      ;
; G1_HIGH                       ; 1                                    ; Untyped                                      ;
; G2_HIGH                       ; 1                                    ; Untyped                                      ;
; G3_HIGH                       ; 1                                    ; Untyped                                      ;
; E0_HIGH                       ; 1                                    ; Untyped                                      ;
; E1_HIGH                       ; 1                                    ; Untyped                                      ;
; E2_HIGH                       ; 1                                    ; Untyped                                      ;
; E3_HIGH                       ; 1                                    ; Untyped                                      ;
; L0_LOW                        ; 1                                    ; Untyped                                      ;
; L1_LOW                        ; 1                                    ; Untyped                                      ;
; G0_LOW                        ; 1                                    ; Untyped                                      ;
; G1_LOW                        ; 1                                    ; Untyped                                      ;
; G2_LOW                        ; 1                                    ; Untyped                                      ;
; G3_LOW                        ; 1                                    ; Untyped                                      ;
; E0_LOW                        ; 1                                    ; Untyped                                      ;
; E1_LOW                        ; 1                                    ; Untyped                                      ;
; E2_LOW                        ; 1                                    ; Untyped                                      ;
; E3_LOW                        ; 1                                    ; Untyped                                      ;
; L0_INITIAL                    ; 1                                    ; Untyped                                      ;
; L1_INITIAL                    ; 1                                    ; Untyped                                      ;
; G0_INITIAL                    ; 1                                    ; Untyped                                      ;
; G1_INITIAL                    ; 1                                    ; Untyped                                      ;
; G2_INITIAL                    ; 1                                    ; Untyped                                      ;
; G3_INITIAL                    ; 1                                    ; Untyped                                      ;
; E0_INITIAL                    ; 1                                    ; Untyped                                      ;
; E1_INITIAL                    ; 1                                    ; Untyped                                      ;
; E2_INITIAL                    ; 1                                    ; Untyped                                      ;
; E3_INITIAL                    ; 1                                    ; Untyped                                      ;
; L0_MODE                       ; BYPASS                               ; Untyped                                      ;
; L1_MODE                       ; BYPASS                               ; Untyped                                      ;
; G0_MODE                       ; BYPASS                               ; Untyped                                      ;
; G1_MODE                       ; BYPASS                               ; Untyped                                      ;
; G2_MODE                       ; BYPASS                               ; Untyped                                      ;
; G3_MODE                       ; BYPASS                               ; Untyped                                      ;
; E0_MODE                       ; BYPASS                               ; Untyped                                      ;
; E1_MODE                       ; BYPASS                               ; Untyped                                      ;
; E2_MODE                       ; BYPASS                               ; Untyped                                      ;
; E3_MODE                       ; BYPASS                               ; Untyped                                      ;
; L0_PH                         ; 0                                    ; Untyped                                      ;
; L1_PH                         ; 0                                    ; Untyped                                      ;
; G0_PH                         ; 0                                    ; Untyped                                      ;
; G1_PH                         ; 0                                    ; Untyped                                      ;
; G2_PH                         ; 0                                    ; Untyped                                      ;
; G3_PH                         ; 0                                    ; Untyped                                      ;
; E0_PH                         ; 0                                    ; Untyped                                      ;
; E1_PH                         ; 0                                    ; Untyped                                      ;
; E2_PH                         ; 0                                    ; Untyped                                      ;
; E3_PH                         ; 0                                    ; Untyped                                      ;
; M_PH                          ; 0                                    ; Untyped                                      ;
; C1_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C2_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C3_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C4_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C5_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C6_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C7_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C8_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; C9_USE_CASC_IN                ; OFF                                  ; Untyped                                      ;
; CLK0_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK1_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK2_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK3_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK4_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK5_COUNTER                  ; G0                                   ; Untyped                                      ;
; CLK6_COUNTER                  ; E0                                   ; Untyped                                      ;
; CLK7_COUNTER                  ; E1                                   ; Untyped                                      ;
; CLK8_COUNTER                  ; E2                                   ; Untyped                                      ;
; CLK9_COUNTER                  ; E3                                   ; Untyped                                      ;
; L0_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; L1_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; G0_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; G1_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; G2_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; G3_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; E0_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; E1_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; E2_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; E3_TIME_DELAY                 ; 0                                    ; Untyped                                      ;
; M_TIME_DELAY                  ; 0                                    ; Untyped                                      ;
; N_TIME_DELAY                  ; 0                                    ; Untyped                                      ;
; EXTCLK3_COUNTER               ; E3                                   ; Untyped                                      ;
; EXTCLK2_COUNTER               ; E2                                   ; Untyped                                      ;
; EXTCLK1_COUNTER               ; E1                                   ; Untyped                                      ;
; EXTCLK0_COUNTER               ; E0                                   ; Untyped                                      ;
; ENABLE0_COUNTER               ; L0                                   ; Untyped                                      ;
; ENABLE1_COUNTER               ; L0                                   ; Untyped                                      ;
; CHARGE_PUMP_CURRENT           ; 2                                    ; Untyped                                      ;
; LOOP_FILTER_R                 ;  1.000000                            ; Untyped                                      ;
; LOOP_FILTER_C                 ; 5                                    ; Untyped                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                 ; Untyped                                      ;
; LOOP_FILTER_R_BITS            ; 9999                                 ; Untyped                                      ;
; LOOP_FILTER_C_BITS            ; 9999                                 ; Untyped                                      ;
; VCO_POST_SCALE                ; 0                                    ; Untyped                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                           ; Untyped                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK0                     ; PORT_USED                            ; Untyped                                      ;
; PORT_CLK1                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK2                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK3                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK4                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK5                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK6                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK7                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK8                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLK9                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_INCLK1                   ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_INCLK0                   ; PORT_USED                            ; Untyped                                      ;
; PORT_FBIN                     ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_PLLENA                   ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_ARESET                   ; PORT_USED                            ; Untyped                                      ;
; PORT_PFDENA                   ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_LOCKED                   ; PORT_USED                            ; Untyped                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                          ; Untyped                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                    ; Untyped                                      ;
; M_TEST_SOURCE                 ; 5                                    ; Untyped                                      ;
; C0_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C1_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C2_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C3_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C4_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C5_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C6_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C7_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C8_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; C9_TEST_SOURCE                ; 5                                    ; Untyped                                      ;
; CBXI_PARAMETER                ; NOTHING                              ; Untyped                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                 ; Untyped                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                                    ; Untyped                                      ;
; WIDTH_CLOCK                   ; 6                                    ; Untyped                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                    ; Untyped                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                  ; Untyped                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                         ; Untyped                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                               ; Untyped                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                  ; Untyped                                      ;
; AUTO_CARRY_CHAINS             ; ON                                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS           ; ON                                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                  ; IGNORE_CASCADE                               ;
+-------------------------------+--------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; wordsize       ; 7     ; Untyped                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst8 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_processor:inst7|BUSMUX:inst9 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                             ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 32    ; Untyped                                                                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 6     ; Untyped                                                                                                                                         ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_constantToBusBinary:inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 6     ; Untyped                                                                                                                                        ;
; constantvalue  ; 32    ; Untyped                                                                                                                                        ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                               ; Type                                                                                                                                                                         ;
+------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 17                                  ; Signed Integer                                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED                              ; Untyped                                                                                                                                                                      ;
; LPM_DIRECTION          ; ADD                                 ; Untyped                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO                                  ; Untyped                                                                                                                                                                      ;
; LPM_PIPELINE           ; 0                                   ; Untyped                                                                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5                                   ; Untyped                                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0                                   ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5                                   ; Untyped                                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1                                   ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL                              ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48                                  ; CARRY_CHAIN_LENGTH                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E                        ; Untyped                                                                                                                                                                      ;
; USE_WYS                ; OFF                                 ; Untyped                                                                                                                                                                      ;
; STYLE                  ; FAST                                ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER         ; wb_audioStream_channelAdder_add_sub ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON                                  ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF                                 ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON                                  ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF                                 ; IGNORE_CASCADE                                                                                                                                                               ;
+------------------------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; reset_active_low ; true  ; Untyped                                                                                                                                  ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8 ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                                                                                          ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
; gclk_speed_mhz         ; 11.2869 ; Untyped                                                                                                                       ;
; clock_on_rising_flank  ; true    ; Untyped                                                                                                                       ;
; reset_active_low       ; true    ; Untyped                                                                                                                       ;
; write_active_low       ; true    ; Untyped                                                                                                                       ;
; sclk_min_low_time_ns   ; 600     ; Untyped                                                                                                                       ;
; sclk_min_high_time_ns  ; 1300    ; Untyped                                                                                                                       ;
; datasetup_min_time_ns  ; 300     ; Untyped                                                                                                                       ;
; datahold_min_time_ns   ; 100     ; Untyped                                                                                                                       ;
; min_start_hold_time_ns ; 600     ; Untyped                                                                                                                       ;
; min_stop_hold_time_ns  ; 600     ; Untyped                                                                                                                       ;
; min_idle_time_ns       ; 10000   ; Untyped                                                                                                                       ;
; max_slave_sclk_hold    ; 1200    ; Untyped                                                                                                                       ;
+------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 7     ; Untyped                                                                                                                                                                        ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26 ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                  ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; register_width          ; 9     ; Untyped                                                                                                                               ;
; register_depth          ; 10    ; Untyped                                                                                                                               ;
; addr_bus_width          ; 4     ; Untyped                                                                                                                               ;
; write_enable_active_low ; false ; Untyped                                                                                                                               ;
; clock_on_rising_flank   ; true  ; Untyped                                                                                                                               ;
; reset_active_low        ; true  ; Untyped                                                                                                                               ;
; load_file_on_reset      ;       ; Untyped                                                                                                                               ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_block_constantToBusBinary:inst24 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Untyped                                                                                                                                     ;
; constantvalue  ; 52    ; Untyped                                                                                                                                     ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busEqual:inst25 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Untyped                                                                                               ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 0     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 1     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 4     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 2     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 3     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 4     ; Untyped                                                                                                         ;
; constantvalue  ; 0     ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Untyped                                                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 5     ; Untyped                                                                                    ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst9 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; wordsize       ; 5     ; Untyped                                                                                                         ;
; constantvalue  ; 30    ; Untyped                                                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst10 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 5     ; Untyped                                                                                                          ;
; constantvalue  ; 31    ; Untyped                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 9     ; Untyped                                                                                                          ;
; constantvalue  ; 0     ; Untyped                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                               ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
; LPM_WIDTH              ; 4            ; Signed Integer                                                                                                              ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_13j     ; Untyped                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                          ;
; LPM_DIRECTION          ; RIGHT        ; Untyped                                                                                                                                 ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                 ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; busWidth       ; 32    ; Untyped                                                                                                                              ;
; shorten        ; 8     ; Untyped                                                                                                                              ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Untyped                                                                                                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Untyped                                                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 23    ; Untyped                                                                                                                                           ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32           ; Signed Integer                                                                               ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                      ;
; LPM_FFTYPE             ; DFF          ; Untyped                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32           ; Signed Integer                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                    ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                    ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                    ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                    ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                    ;
; USE_WYS                ; OFF          ; Untyped                                                                                                    ;
; STYLE                  ; FAST         ; Untyped                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_55i  ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                             ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                           ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                                                                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                          ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                                                                                                                 ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                 ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Untyped                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                                 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH              ; 4            ; Signed Integer                                                                                                             ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                    ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                    ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                    ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                         ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                         ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                    ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                    ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER         ; cntr_lhj     ; Untyped                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; widthin        ; 4     ; Untyped                                                                                                                           ;
; widthout       ; 16    ; Untyped                                                                                                                           ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 32           ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                      ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                      ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                      ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; cmpr_vgj     ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                         ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ofn     ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                      ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; busWidth       ; 40    ; Untyped                                                                                  ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 40           ; Signed Integer                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                             ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                             ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                  ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; cmpr_ing     ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 40           ; Signed Integer                                                                                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                              ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                              ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                              ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_6ai  ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                    ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                          ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                                                          ;
; LPM_WIDTHP                                     ; 40           ; Signed Integer                                                                                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_mfn     ; Untyped                                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4            ; Signed Integer                                                                                                                           ;
; LPM_DECODES            ; 16           ; Signed Integer                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                  ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER         ; decode_ucf   ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wb_processor:inst7|wb_cpu_mem:inst1|altsyncram:Mux1_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 21                   ; Untyped                                        ;
; WIDTHAD_A                          ; 8                    ; Untyped                                        ;
; NUMWORDS_A                         ; 256                  ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; Lab5.Lab50.rtl.mif   ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_plv       ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                           ;
; Entity Instance            ; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                         ;
; Entity Instance                           ; wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 32                                                                        ;
;     -- NUMWORDS_A                         ; 10240                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; wb_processor:inst7|wb_cpu_mem:inst1|altsyncram:Mux1_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 21                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                   ;
; Entity Instance            ; StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 16                                                                                                                                  ;
;     -- LPM_DIRECTION       ; RIGHT                                                                                                                               ;
; Entity Instance            ; StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 16                                                                                                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                ;
; Entity Instance            ; StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 16                                                                                                                                  ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                     ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                                          ;
; Entity Instance                       ; StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component                            ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 40                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; enable    ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; msb_first ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sdi       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_oneShotDownCounter:comp_timer" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                    ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                            ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+
; on            ; Input ; Info     ; Stuck at VCC                                                                                       ;
; back_light_on ; Input ; Info     ; Stuck at VCC                                                                                       ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 182                         ;
; cycloneiii_ff         ; 2015                        ;
;     CLR               ; 361                         ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 71                          ;
;     ENA               ; 299                         ;
;     ENA CLR           ; 793                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SCLR SLD  ; 14                          ;
;     ENA CLR SLD       ; 168                         ;
;     ENA SCLR          ; 66                          ;
;     ENA SLD           ; 42                          ;
;     SCLR              ; 55                          ;
;     SLD               ; 6                           ;
;     plain             ; 132                         ;
; cycloneiii_io_obuf    ; 11                          ;
; cycloneiii_lcell_comb ; 3474                        ;
;     arith             ; 557                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 338                         ;
;         3 data inputs ; 217                         ;
;     normal            ; 2917                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 87                          ;
;         2 data inputs ; 229                         ;
;         3 data inputs ; 812                         ;
;         4 data inputs ; 1782                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 252                         ;
;                       ;                             ;
; Max LUT depth         ; 13.20                       ;
; Average LUT depth     ; 4.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
    Info: Processing started: Tue Feb 13 11:53:04 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: DeBounce-behav File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd Line: 13
    Info (12023): Found entity 1: DeBounce File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file lab5.bdf
    Info (12023): Found entity 1: Lab5
Info (12021): Found 1 design units, including 1 entities, in source file wb_processor.bdf
    Info (12023): Found entity 1: wb_processor
Info (12021): Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd
    Info (12022): Found design unit 1: wb_cpu_package File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_package.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd
    Info (12022): Found design unit 1: wb_cpu_regfile-regfile_arch File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd Line: 54
    Info (12023): Found entity 1: wb_cpu_regfile File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_regfile.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd
    Info (12022): Found design unit 1: wb_cpu_alu-alu_arch File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd Line: 39
    Info (12023): Found entity 1: wb_cpu_alu File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd
    Info (12022): Found design unit 1: wb_cpu_control-control_arch File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd Line: 43
    Info (12023): Found entity 1: wb_cpu_control File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd
    Info (12022): Found design unit 1: wb_cpu_io-io_arch File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd Line: 49
    Info (12023): Found entity 1: wb_cpu_io File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd
    Info (12022): Found design unit 1: wb_cpu_mem-mem_arch File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 40
    Info (12023): Found entity 1: wb_cpu_mem File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd
    Info (12022): Found design unit 1: wb_cpu_programcounter-programcounter_arch File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd Line: 39
    Info (12023): Found entity 1: wb_cpu_programcounter File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_programcounter.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file mul_fsm.vhd
    Info (12022): Found design unit 1: mul_fsm-fsm_arch File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd Line: 52
    Info (12023): Found entity 1: mul_fsm File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/mul_fsm.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd
    Info (12022): Found design unit 1: wb_hexTo7segAll-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd Line: 20
    Info (12023): Found entity 1: wb_hexTo7segAll File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd
    Info (12022): Found design unit 1: wb_hexTo7segOne-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd Line: 17
    Info (12023): Found entity 1: wb_hexTo7segOne File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segOne.vhd Line: 4
Info (12127): Elaborating entity "Lab5" for the top level hierarchy
Warning (275089): Not all bits in bus "LEDR[17..0]" are used
Warning (275089): Not all bits in bus "SW[17..0]" are used
Warning (12125): Using design file wb_niosprocessor.vhd, which is not specified as a design file for the current project, but contains definitions for 32 design units and 16 entities in project
    Info (12022): Found design unit 1: A_reg_pio_s1_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 57
    Info (12022): Found design unit 2: B_reg_pio_s1_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 294
    Info (12022): Found design unit 3: Dbg_pc_s1_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 534
    Info (12022): Found design unit 4: Dbg_reg_s1_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 779
    Info (12022): Found design unit 5: Dbg_reg_set_s1_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1021
    Info (12022): Found design unit 6: character_lcd_avalon_lcd_slave_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1262
    Info (12022): Found design unit 7: wb_NiosProcessor_reset_clk_domain_synch_module-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1493
    Info (12022): Found design unit 8: cpu_jtag_debug_module_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1588
    Info (12022): Found design unit 9: cpu_data_master_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 2041
    Info (12022): Found design unit 10: cpu_instruction_master_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 2149
    Info (12022): Found design unit 11: jtag_uart_avalon_jtag_slave_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 2347
    Info (12022): Found design unit 12: onchip_mem_s1_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 2614
    Info (12022): Found design unit 13: ps2_keyboard_avalon_PS2_slave_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 3041
    Info (12022): Found design unit 14: sys_clk_timer_s1_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 3317
    Info (12022): Found design unit 15: sysid_control_slave_arbitrator-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 3554
    Info (12022): Found design unit 16: wb_NiosProcessor-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 3796
    Info (12023): Found entity 1: A_reg_pio_s1_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 31
    Info (12023): Found entity 2: B_reg_pio_s1_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 268
    Info (12023): Found entity 3: Dbg_pc_s1_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 505
    Info (12023): Found entity 4: Dbg_reg_s1_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 750
    Info (12023): Found entity 5: Dbg_reg_set_s1_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 995
    Info (12023): Found entity 6: character_lcd_avalon_lcd_slave_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1232
    Info (12023): Found entity 7: wb_NiosProcessor_reset_clk_domain_synch_module File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1480
    Info (12023): Found entity 8: cpu_jtag_debug_module_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1545
    Info (12023): Found entity 9: cpu_data_master_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1946
    Info (12023): Found entity 10: cpu_instruction_master_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 2119
    Info (12023): Found entity 11: jtag_uart_avalon_jtag_slave_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 2310
    Info (12023): Found entity 12: onchip_mem_s1_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 2576
    Info (12023): Found entity 13: ps2_keyboard_avalon_PS2_slave_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 3006
    Info (12023): Found entity 14: sys_clk_timer_s1_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 3287
    Info (12023): Found entity 15: sysid_control_slave_arbitrator File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 3532
    Info (12023): Found entity 16: wb_NiosProcessor File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 3760
Info (12128): Elaborating entity "wb_NiosProcessor" for hierarchy "wb_NiosProcessor:inst"
Info (12128): Elaborating entity "A_reg_pio_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4711
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(50): used implicit default value for signal "cpu_data_master_read_data_valid_A_reg_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 50
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file a_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: A_reg_pio-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/a_reg_pio.vhd Line: 42
    Info (12023): Found entity 1: A_reg_pio File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/a_reg_pio.vhd Line: 26
Info (12128): Elaborating entity "A_reg_pio" for hierarchy "wb_NiosProcessor:inst|A_reg_pio:the_A_reg_pio" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4734
Info (12128): Elaborating entity "B_reg_pio_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4747
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(287): used implicit default value for signal "cpu_data_master_read_data_valid_B_reg_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 287
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file b_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: B_reg_pio-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/b_reg_pio.vhd Line: 42
    Info (12023): Found entity 1: B_reg_pio File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/b_reg_pio.vhd Line: 26
Info (12128): Elaborating entity "B_reg_pio" for hierarchy "wb_NiosProcessor:inst|B_reg_pio:the_B_reg_pio" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4770
Info (12128): Elaborating entity "Dbg_pc_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4783
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(527): used implicit default value for signal "cpu_data_master_read_data_valid_Dbg_pc_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 527
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file dbg_pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Dbg_pc-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_pc.vhd Line: 43
    Info (12023): Found entity 1: Dbg_pc File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_pc.vhd Line: 26
Info (12128): Elaborating entity "Dbg_pc" for hierarchy "wb_NiosProcessor:inst|Dbg_pc:the_Dbg_pc" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4809
Info (12128): Elaborating entity "Dbg_reg_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4823
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(772): used implicit default value for signal "cpu_data_master_read_data_valid_Dbg_reg_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 772
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file dbg_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Dbg_reg-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_reg.vhd Line: 43
    Info (12023): Found entity 1: Dbg_reg File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_reg.vhd Line: 26
Info (12128): Elaborating entity "Dbg_reg" for hierarchy "wb_NiosProcessor:inst|Dbg_reg:the_Dbg_reg" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4849
Info (12128): Elaborating entity "Dbg_reg_set_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4863
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1014): used implicit default value for signal "cpu_data_master_read_data_valid_Dbg_reg_set_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1014
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file dbg_reg_set.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Dbg_reg_set-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_reg_set.vhd Line: 42
    Info (12023): Found entity 1: Dbg_reg_set File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/dbg_reg_set.vhd Line: 26
Info (12128): Elaborating entity "Dbg_reg_set" for hierarchy "wb_NiosProcessor:inst|Dbg_reg_set:the_Dbg_reg_set" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4886
Info (12128): Elaborating entity "character_lcd_avalon_lcd_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4899
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1255): used implicit default value for signal "cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1255
Info (12128): Elaborating entity "wb_NiosProcessor_reset_clk_domain_synch_module" for hierarchy "wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4928
Warning (12125): Using design file character_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: character_lcd File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/character_lcd.v Line: 9
Info (12128): Elaborating entity "character_lcd" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4941
Warning (12125): Using design file altera_up_character_lcd_communication.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Character_LCD_Communication File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_character_lcd_communication.v Line: 10
Info (12128): Elaborating entity "Altera_UP_Character_LCD_Communication" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Communication:Char_LCD_Comm" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/character_lcd.v Line: 384
Warning (12125): Using design file altera_up_character_lcd_initialization.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Character_LCD_Initialization File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_character_lcd_initialization.v Line: 11
Info (12128): Elaborating entity "Altera_UP_Character_LCD_Initialization" for hierarchy "wb_NiosProcessor:inst|character_lcd:the_character_lcd|Altera_UP_Character_LCD_Initialization:Char_LCD_Init" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/character_lcd.v Line: 402
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 4962
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1566): used implicit default value for signal "cpu_data_master_read_data_valid_cpu_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 1566
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_data_master_arbitrator:the_cpu_data_master" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5002
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "wb_NiosProcessor:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5094
Info (12021): Found 52 design units, including 26 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu_ic_data_module-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 51
    Info (12022): Found design unit 2: cpu_ic_tag_module-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 151
    Info (12022): Found design unit 3: cpu_register_bank_a_module-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 253
    Info (12022): Found design unit 4: cpu_register_bank_b_module-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 355
    Info (12022): Found design unit 5: cpu_nios2_oci_debug-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 461
    Info (12022): Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 575
    Info (12022): Found design unit 7: cpu_nios2_ocimem-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 713
    Info (12022): Found design unit 8: cpu_nios2_avalon_reg-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 874
    Info (12022): Found design unit 9: cpu_nios2_oci_break-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 990
    Info (12022): Found design unit 10: cpu_nios2_oci_xbrk-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1462
    Info (12022): Found design unit 11: cpu_nios2_oci_match_paired-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1659
    Info (12022): Found design unit 12: cpu_nios2_oci_match_single-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1698
    Info (12022): Found design unit 13: cpu_nios2_oci_dbrk-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1764
    Info (12022): Found design unit 14: cpu_nios2_oci_itrace-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2017
    Info (12022): Found design unit 15: cpu_nios2_oci_td_mode-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2227
    Info (12022): Found design unit 16: cpu_nios2_oci_dtrace-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2312
    Info (12022): Found design unit 17: cpu_nios2_oci_compute_tm_count-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2410
    Info (12022): Found design unit 18: cpu_nios2_oci_fifowp_inc-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2488
    Info (12022): Found design unit 19: cpu_nios2_oci_fifocount_inc-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2537
    Info (12022): Found design unit 20: cpu_nios2_oci_fifo-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2594
    Info (12022): Found design unit 21: cpu_nios2_oci_pib-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3039
    Info (12022): Found design unit 22: cpu_traceram_lpm_dram_bdp_component_module-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3127
    Info (12022): Found design unit 23: cpu_nios2_oci_im-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3262
    Info (12022): Found design unit 24: cpu_nios2_performance_monitors-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3405
    Info (12022): Found design unit 25: cpu_nios2_oci-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3479
    Info (12022): Found design unit 26: cpu-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4337
    Info (12023): Found entity 1: cpu_ic_data_module File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 32
    Info (12023): Found entity 2: cpu_ic_tag_module File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 132
    Info (12023): Found entity 3: cpu_register_bank_a_module File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 234
    Info (12023): Found entity 4: cpu_register_bank_b_module File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 336
    Info (12023): Found entity 5: cpu_nios2_oci_debug File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 432
    Info (12023): Found entity 6: cpu_ociram_lpm_dram_bdp_component_module File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 550
    Info (12023): Found entity 7: cpu_nios2_ocimem File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 688
    Info (12023): Found entity 8: cpu_nios2_avalon_reg File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 849
    Info (12023): Found entity 9: cpu_nios2_oci_break File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 942
    Info (12023): Found entity 10: cpu_nios2_oci_xbrk File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1431
    Info (12023): Found entity 11: cpu_nios2_oci_match_paired File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1643
    Info (12023): Found entity 12: cpu_nios2_oci_match_single File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1683
    Info (12023): Found entity 13: cpu_nios2_oci_dbrk File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1722
    Info (12023): Found entity 14: cpu_nios2_oci_itrace File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1974
    Info (12023): Found entity 15: cpu_nios2_oci_td_mode File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2216
    Info (12023): Found entity 16: cpu_nios2_oci_dtrace File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2292
    Info (12023): Found entity 17: cpu_nios2_oci_compute_tm_count File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2397
    Info (12023): Found entity 18: cpu_nios2_oci_fifowp_inc File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2475
    Info (12023): Found entity 19: cpu_nios2_oci_fifocount_inc File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2523
    Info (12023): Found entity 20: cpu_nios2_oci_fifo File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2574
    Info (12023): Found entity 21: cpu_nios2_oci_pib File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3024
    Info (12023): Found entity 22: cpu_traceram_lpm_dram_bdp_component_module File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3103
    Info (12023): Found entity 23: cpu_nios2_oci_im File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3236
    Info (12023): Found entity 24: cpu_nios2_performance_monitors File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3401
    Info (12023): Found entity 25: cpu_nios2_oci File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3426
    Info (12023): Found entity 26: cpu File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4301
Info (12128): Elaborating entity "cpu" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5121
Warning (12125): Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_test_bench-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_test_bench.vhd Line: 80
    Info (12023): Found entity 1: cpu_test_bench File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_test_bench.vhd Line: 29
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 5697
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "cpu_ic_data_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 6579
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 83
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 83
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_udd1.tdf
    Info (12023): Found entity 1: altsyncram_udd1 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_udd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_udd1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_ic_tag_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 6651
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 184
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 184
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 184
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2g1.tdf
    Info (12023): Found entity 1: altsyncram_i2g1 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_i2g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i2g1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i2g1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 7248
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 286
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 286
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 286
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lrf1.tdf
    Info (12023): Found entity 1: altsyncram_lrf1 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_lrf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lrf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_lrf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 7264
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 388
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 388
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 388
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mrf1.tdf
    Info (12023): Found entity 1: altsyncram_mrf1 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_mrf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mrf1" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_mrf1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 7642
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3937
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3963
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 800
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 624
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 624
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 624
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info (12023): Found entity 1: altsyncram_f572 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_f572.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_f572" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3985
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4007
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4052
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4080
Info (12128): Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1830
Info (12128): Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 1843
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4119
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4159
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2342
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4176
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2722
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2733
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 2743
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4193
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4205
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3339
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3174
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3174
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 3174
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_wrapper-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd Line: 71
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd Line: 26
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu.vhd Line: 4231
Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd Line: 306
Warning (12125): Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_tck-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_tck.vhd Line: 66
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_tck.vhd Line: 26
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd Line: 196
Warning (12125): Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_sysclk-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_sysclk.vhd Line: 54
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_sysclk.vhd Line: 26
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd Line: 233
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd Line: 300
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd Line: 300
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/cpu_jtag_debug_module_wrapper.vhd Line: 300
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5154
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(2329): used implicit default value for signal "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 2329
Warning (12125): Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: jtag_uart_log_module-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 40
    Info (12022): Found design unit 2: jtag_uart_sim_scfifo_w-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 237
    Info (12022): Found design unit 3: jtag_uart_scfifo_w-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 310
    Info (12022): Found design unit 4: jtag_uart_drom_module-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 449
    Info (12022): Found design unit 5: jtag_uart_sim_scfifo_r-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 835
    Info (12022): Found design unit 6: jtag_uart_scfifo_r-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 952
    Info (12022): Found design unit 7: jtag_uart-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 1098
    Info (12023): Found entity 1: jtag_uart_log_module File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 29
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 221
    Info (12023): Found entity 3: jtag_uart_scfifo_w File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 292
    Info (12023): Found entity 4: jtag_uart_drom_module File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 430
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 819
    Info (12023): Found entity 6: jtag_uart_scfifo_r File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 933
    Info (12023): Found entity 7: jtag_uart File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 1075
Info (12128): Elaborating entity "jtag_uart" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5188
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 1200
Info (12128): Elaborating entity "scfifo" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 385
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 385
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 385
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 1215
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 1353
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 1353
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/jtag_uart.vhd Line: 1353
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "onchip_mem_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5206
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: onchip_mem-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd Line: 49
    Info (12023): Found entity 1: onchip_mem File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd Line: 32
Info (12128): Elaborating entity "onchip_mem" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5241
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd Line: 140
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.vhd Line: 140
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "10240"
    Info (12134): Parameter "numwords_a" = "10240"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aqb1.tdf
    Info (12023): Found entity 1: altsyncram_aqb1 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_aqb1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_aqb1" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/onchip_mem.hex Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|decode_jsa:decode3" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_aqb1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "wb_NiosProcessor:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_aqb1:auto_generated|mux_gob:mux2" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_aqb1.tdf Line: 44
Info (12128): Elaborating entity "ps2_keyboard_avalon_PS2_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5255
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ps2_keyboard-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/ps2_keyboard.vhd Line: 48
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/ps2_keyboard.vhd Line: 26
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5287
Warning (12125): Using design file altera_up_avalon_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Avalon_PS2 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v Line: 19
Info (12128): Elaborating entity "Altera_UP_Avalon_PS2" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/ps2_keyboard.vhd Line: 77
Warning (12125): Using design file altera_up_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2.v Line: 9
Info (12128): Elaborating entity "Altera_UP_PS2" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v Line: 179
Warning (12125): Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2_data_in.v Line: 10
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2.v Line: 222
Warning (12125): Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2_command_out.v Line: 10
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|Altera_UP_PS2:PS2_Serial_Port|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_ps2.v Line: 242
Info (12128): Elaborating entity "scfifo" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v Line: 205
Info (12130): Elaborated megafunction instantiation "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v Line: 205
Info (12133): Instantiated megafunction "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v Line: 205
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_f041.tdf
    Info (12023): Found entity 1: scfifo_f041 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/scfifo_f041.tdf Line: 24
Info (12128): Elaborating entity "scfifo_f041" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2o31.tdf
    Info (12023): Found entity 1: a_dpfifo_2o31 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_2o31" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/scfifo_f041.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7bh1.tdf
    Info (12023): Found entity 1: altsyncram_7bh1 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_7bh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7bh1" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_7bh1:FIFOram" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf
    Info (12023): Found entity 1: cmpr_ls8 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cmpr_ls8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cmpr_ls8:almost_full_comparer" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cmpr_ls8:three_comparison" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_0ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_0ab:rd_ptr_msb" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf
    Info (12023): Found entity 1: cntr_da7 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_da7.tdf Line: 25
Info (12128): Elaborating entity "cntr_da7" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_da7:usedw_counter" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf
    Info (12023): Found entity 1: cntr_1ab File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_1ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ab" for hierarchy "wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/a_dpfifo_2o31.tdf Line: 58
Info (12128): Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "wb_NiosProcessor:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5306
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(3303): used implicit default value for signal "cpu_data_master_read_data_valid_sys_clk_timer_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 3303
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Warning (12125): Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sys_clk_timer-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sys_clk_timer.vhd Line: 43
    Info (12023): Found entity 1: sys_clk_timer File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sys_clk_timer.vhd Line: 26
Info (12128): Elaborating entity "sys_clk_timer" for hierarchy "wb_NiosProcessor:inst|sys_clk_timer:the_sys_clk_timer" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5333
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 350
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value File: c:/intelfpga_lite/17.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd Line: 354
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "wb_NiosProcessor:inst|sysid_control_slave_arbitrator:the_sysid_control_slave" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5347
Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(3545): used implicit default value for signal "cpu_data_master_read_data_valid_sysid_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 3545
Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sysid-europa File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sysid.vhd Line: 37
    Info (12023): Found entity 1: sysid File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/sysid.vhd Line: 26
Info (12128): Elaborating entity "sysid" for hierarchy "wb_NiosProcessor:inst|sysid:the_sysid" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_niosprocessor.vhd Line: 5366
Warning (12125): Using design file wb_clkgenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_clkGenerator
Info (12128): Elaborating entity "wb_clkGenerator" for hierarchy "wb_clkGenerator:inst4"
Warning (12125): Using design file wb_clkgeneratorpll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_clkgeneratorpll-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd Line: 53
    Info (12023): Found entity 1: wb_clkGeneratorPLL File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd Line: 42
Info (12128): Elaborating entity "wb_clkGeneratorPLL" for hierarchy "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd Line: 140
Info (12133): Instantiated megafunction "wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_clkgeneratorpll.vhd Line: 140
    Info (12134): Parameter "clk0_divide_by" = "500000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "112829"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_counter" = "50000"
    Info (12134): Parameter "gate_lock_signal" = "YES"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=wb_clkGeneratorPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Warning (12125): Using design file wb_block_oneshotdowncounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_block_oneShotDownCounter-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_oneshotdowncounter.vhd Line: 65
    Info (12023): Found entity 1: wb_block_oneShotDownCounter File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_oneshotdowncounter.vhd Line: 48
Info (12128): Elaborating entity "wb_block_oneShotDownCounter" for hierarchy "wb_clkGenerator:inst4|wb_block_oneShotDownCounter:inst2"
Info (12128): Elaborating entity "wb_processor" for hierarchy "wb_processor:inst7"
Info (12128): Elaborating entity "wb_cpu_io" for hierarchy "wb_processor:inst7|wb_cpu_io:inst5"
Warning (10492): VHDL Process Statement warning at wb_cpu_io.vhd(127): signal "key1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd Line: 127
Warning (10492): VHDL Process Statement warning at wb_cpu_io.vhd(132): signal "key2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_io.vhd Line: 132
Info (12128): Elaborating entity "wb_cpu_control" for hierarchy "wb_processor:inst7|wb_cpu_control:inst3"
Warning (10492): VHDL Process Statement warning at wb_cpu_control.vhd(111): signal "status_register" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_control.vhd Line: 111
Info (12128): Elaborating entity "wb_cpu_mem" for hierarchy "wb_processor:inst7|wb_cpu_mem:inst1"
Warning (10631): VHDL Process Statement warning at wb_cpu_mem.vhd(53): inferring latch(es) for signal or variable "mem_storage", which holds its previous value in one or more paths through the process File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[112][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[111][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[110][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[96][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[95][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[94][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[93][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[92][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[91][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[90][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[87][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[86][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[85][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[84][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[83][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[82][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[81][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[80][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[66][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[65][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[64][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[63][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[62][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[61][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[60][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[55][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[54][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[53][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[52][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[51][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[50][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[49][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[48][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[11][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[10][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[9][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[8][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[7][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[6][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[5][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[4][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[3][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[2][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[1][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][0]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][1]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][2]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][3]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][4]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][5]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][6]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][7]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][8]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][9]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][10]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][11]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][12]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][13]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][14]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][15]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][16]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][17]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][18]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][19]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][20]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][21]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][22]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][23]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][24]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][25]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][26]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][27]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][28]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][29]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][30]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (10041): Inferred latch for "mem_storage[0][31]" at wb_cpu_mem.vhd(53) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_mem.vhd Line: 53
Info (12128): Elaborating entity "wb_cpu_programcounter" for hierarchy "wb_processor:inst7|wb_cpu_programcounter:inst"
Info (12128): Elaborating entity "wb_cpu_alu" for hierarchy "wb_processor:inst7|wb_cpu_alu:inst7"
Warning (10492): VHDL Process Statement warning at wb_cpu_alu.vhd(94): signal "alu_in_a_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd Line: 94
Warning (10492): VHDL Process Statement warning at wb_cpu_alu.vhd(95): signal "alu_in_b_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd Line: 95
Warning (10631): VHDL Process Statement warning at wb_cpu_alu.vhd(59): inferring latch(es) for signal or variable "alu_out_i", which holds its previous value in one or more paths through the process File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd Line: 59
Info (10041): Inferred latch for "alu_out_i[8]" at wb_cpu_alu.vhd(59) File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_cpu_alu.vhd Line: 59
Info (12128): Elaborating entity "wb_cpu_regfile" for hierarchy "wb_processor:inst7|wb_cpu_regfile:inst2"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_processor:inst7|BUSMUX:inst8"
Info (12130): Elaborated megafunction instantiation "wb_processor:inst7|BUSMUX:inst8"
Info (12133): Instantiated megafunction "wb_processor:inst7|BUSMUX:inst8" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000", which is child of megafunction instantiation "wb_processor:inst7|BUSMUX:inst8" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_erc.tdf
    Info (12023): Found entity 1: mux_erc File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_erc.tdf Line: 22
Info (12128): Elaborating entity "mux_erc" for hierarchy "wb_processor:inst7|BUSMUX:inst8|lpm_mux:$00000|mux_erc:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "DeBounce" for hierarchy "DeBounce:inst3"
Info (12128): Elaborating entity "21mux" for hierarchy "21mux:inst6"
Info (12130): Elaborated megafunction instantiation "21mux:inst6"
Warning (12125): Using design file wb_audio_advinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audio_AdvInterface
Info (12128): Elaborating entity "wb_audio_AdvInterface" for hierarchy "wb_audio_AdvInterface:inst5"
Warning (12125): Using design file wb_audio_basicinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audio_BasicInterface
Info (12128): Elaborating entity "wb_audio_BasicInterface" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7"
Warning (12125): Using design file wb_audiostream_interface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audioStream_Interface
Info (12128): Elaborating entity "wb_audioStream_Interface" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2"
Warning (12125): Using design file wb_block_serdes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_block_serDes-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_serdes.vhd Line: 65
    Info (12023): Found entity 1: wb_block_serDes File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_serdes.vhd Line: 45
Info (12128): Elaborating entity "wb_block_serDes" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_serDes:inst9"
Info (12128): Elaborating entity "wb_block_oneShotDownCounter" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_oneShotDownCounter:inst10"
Warning (12125): Using design file wb_block_constanttobusbinary.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_block_constantToBusBinary-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_constanttobusbinary.vhd Line: 52
    Info (12023): Found entity 1: wb_block_constantToBusBinary File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_constanttobusbinary.vhd Line: 40
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_block_constantToBusBinary:inst"
Warning (12125): Using design file wb_audiostream_stereotomono.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audioStream_stereoToMono
Info (12128): Elaborating entity "wb_audioStream_stereoToMono" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4"
Warning (12125): Using design file wb_audiostream_channeladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audiostream_channeladder-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd Line: 52
    Info (12023): Found entity 1: wb_audioStream_channelAdder File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd Line: 42
Info (12128): Elaborating entity "wb_audioStream_channelAdder" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd Line: 76
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd Line: 76
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiostream_channeladder.vhd Line: 76
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/wb_audiostream_channeladder_add_sub.v
    Info (12023): Found entity 1: wb_audioStream_channelAdder_add_sub File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/wb_audiostream_channeladder_add_sub.v Line: 29
Info (12128): Elaborating entity "wb_audioStream_channelAdder_add_sub" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|wb_audioStream_stereoToMono:inst4|wb_audioStream_channelAdder:inst1|lpm_add_sub:lpm_add_sub_component|wb_audioStream_channelAdder_add_sub:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Warning (12125): Using design file wb_audiocfg_cfgctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audioCFG_CFGctrl
Info (12128): Elaborating entity "wb_audioCFG_CFGctrl" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1"
Warning (12125): Using design file wb_audiocfg_cfgctrlupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audioCFG_CFGctrlUpdateSM-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlupdatesm.vhd Line: 55
    Info (12023): Found entity 1: wb_audioCFG_CFGctrlUpdateSM File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlupdatesm.vhd Line: 32
Info (12128): Elaborating entity "wb_audioCFG_CFGctrlUpdateSM" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlUpdateSM:inst25"
Warning (12125): Using design file wb_audiocfg_twowiremaster.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audioCFG_twoWireMaster-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_twowiremaster.vhd Line: 134
    Info (12023): Found entity 1: wb_audioCFG_twoWireMaster File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_twowiremaster.vhd Line: 101
Info (12128): Elaborating entity "wb_audioCFG_twoWireMaster" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8"
Info (12128): Elaborating entity "wb_block_serDes" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_twowiremaster.vhd Line: 658
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|BUSMUX:inst3" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
Warning (12125): Using design file wb_audiocfg_cfgctrlregisterbank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audioCFG_CFGctrlRegisterBank-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd Line: 64
    Info (12023): Found entity 1: wb_audioCFG_CFGctrlRegisterBank File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd Line: 37
Info (12128): Elaborating entity "wb_audioCFG_CFGctrlRegisterBank" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_CFGctrlRegisterBank:inst26"
Warning (10296): VHDL warning at wb_audiocfg_cfgctrlregisterbank.vhd(45): ignored assignment of value to null range File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd Line: 45
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_block_constantToBusBinary:inst24"
Warning (12125): Using design file wb_audiocfg_autoconfigonreset.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audioCFG_autoConfigOnReset-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoconfigonreset.vhd Line: 50
    Info (12023): Found entity 1: wb_audioCFG_autoConfigOnReset File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoconfigonreset.vhd Line: 35
Info (12128): Elaborating entity "wb_audioCFG_autoConfigOnReset" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoConfigOnReset:inst"
Warning (12125): Using design file wb_audiocfg_autoupdate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audioCFG_autoUpdate
Info (12128): Elaborating entity "wb_audioCFG_autoUpdate" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8"
Warning (12125): Using design file wb_audiocfg_autoupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_audioCFG_autoUpdateSM-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdatesm.vhd Line: 56
    Info (12023): Found entity 1: wb_audioCFG_autoUpdateSM File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_audiocfg_autoupdatesm.vhd Line: 35
Info (12128): Elaborating entity "wb_audioCFG_autoUpdateSM" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_audioCFG_autoUpdateSM:inst27"
Warning (12125): Using design file wb_block_busequal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_block_busEqual
Info (12128): Elaborating entity "wb_block_busEqual" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busEqual:inst25"
Warning (12125): Using design file wb_block_2-1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_block_2-1mux
Info (12128): Elaborating entity "wb_block_2-1mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_2-1mux:inst14"
Warning (12125): Using design file wb_block_busmux_8-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_block_busMux_8-1
Info (12128): Elaborating entity "wb_block_busMux_8-1" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6" with the following parameter:
    Info (12134): Parameter "WIDTH" = "4"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_arc.tdf
    Info (12023): Found entity 1: mux_arc File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_arc.tdf Line: 22
Info (12128): Elaborating entity "mux_arc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst13|BUSMUX:inst6|lpm_mux:$00000|mux_arc:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst1"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst2"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst3"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst5"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst6"
Info (12128): Elaborating entity "wb_block_busMux_8-1" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6" with the following parameter:
    Info (12134): Parameter "WIDTH" = "9"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_frc.tdf
    Info (12023): Found entity 1: mux_frc File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_frc.tdf Line: 22
Info (12128): Elaborating entity "mux_frc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_busMux_8-1:inst12|BUSMUX:inst6|lpm_mux:$00000|mux_frc:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19" with the following parameter:
    Info (12134): Parameter "WIDTH" = "5"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_brc.tdf
    Info (12023): Found entity 1: mux_brc File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_brc.tdf Line: 22
Info (12128): Elaborating entity "mux_brc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|BUSMUX:inst19|lpm_mux:$00000|mux_brc:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst9"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst10"
Info (12128): Elaborating entity "wb_block_constantToBusBinary" for hierarchy "wb_audio_AdvInterface:inst5|wb_audioCFG_autoUpdate:inst8|wb_block_constantToBusBinary:inst11"
Warning (12125): Using design file wb_audio_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_audio_bypassMux
Info (12128): Elaborating entity "wb_audio_bypassMux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10" with the following parameter:
    Info (12134): Parameter "WIDTH" = "1"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf
    Info (12023): Found entity 1: mux_7rc File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_7rc.tdf Line: 22
Info (12128): Elaborating entity "mux_7rc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000|mux_7rc:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "BUSMUX" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9"
Info (12130): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9"
Info (12133): Instantiated megafunction "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000", which is child of megafunction instantiation "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_tsc.tdf Line: 22
Info (12128): Elaborating entity "mux_tsc" for hierarchy "wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000|mux_tsc:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Warning (12125): Using design file studentdesign.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: StudentDesign
Info (12128): Elaborating entity "StudentDesign" for hierarchy "StudentDesign:inst1"
Warning (12125): Using design file mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mul
Info (12128): Elaborating entity "mul" for hierarchy "StudentDesign:inst1|mul:inst1"
Warning (12125): Using design file mul_control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mul_control
Info (12128): Elaborating entity "mul_control" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5"
Warning (12125): Using design file wb_mul_dvctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_dvCtrl
Info (12128): Elaborating entity "wb_mul_dvCtrl" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dvCtrl:inst3"
Warning (12125): Using design file wb_mul_zero_det.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_zero_det
Info (12128): Elaborating entity "wb_mul_zero_det" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_zero_det:inst2"
Warning (12125): Using design file wb_mul_dcnt4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_dcnt4
Info (12128): Elaborating entity "wb_mul_dcnt4" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1"
Warning (12125): Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_counter0-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd Line: 53
    Info (12023): Found entity 1: lpm_counter0 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd Line: 42
Info (12128): Elaborating entity "lpm_counter0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd Line: 77
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_counter0.vhd Line: 77
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_13j.tdf
    Info (12023): Found entity 1: cntr_13j File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_13j.tdf Line: 25
Info (12128): Elaborating entity "cntr_13j" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_13j:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "mul_fsm" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|mul_fsm:inst5"
Warning (12125): Using design file wb_mul_shiftreg16right.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_shiftreg16right
Info (12128): Elaborating entity "wb_mul_shiftreg16right" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst"
Warning (12125): Using design file lpm_shiftreg0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_shiftreg0-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd Line: 56
    Info (12023): Found entity 1: lpm_shiftreg0 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd Line: 42
Info (12128): Elaborating entity "lpm_shiftreg0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd Line: 82
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg0.vhd Line: 82
    Info (12134): Parameter "lpm_direction" = "RIGHT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "16"
Warning (12125): Using design file mul_data_path.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mul_data_path
Info (12128): Elaborating entity "mul_data_path" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst"
Warning (12125): Using design file wb_mul_outputselector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_outputselector
Info (12128): Elaborating entity "wb_mul_outputselector" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7"
Warning (12125): Using design file wb_acomp_twocomplbitclipping.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_aComp_twoComplBitClipping
Info (12128): Elaborating entity "wb_aComp_twoComplBitClipping" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24"
Warning (12125): Using design file wb_block_busand.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_block_busAND
Info (12128): Elaborating entity "wb_block_busAND" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9"
Warning (275006): Can't find a definition for parameter width -- assuming <none> was intended to be a quoted string
Warning (12125): Using design file wb_block_busor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_block_busOR
Info (12128): Elaborating entity "wb_block_busOR" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst"
Warning (275006): Can't find a definition for parameter width -- assuming <none> was intended to be a quoted string
Info (12128): Elaborating entity "BUSMUX" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8"
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8"
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8" with the following parameter:
    Info (12134): Parameter "WIDTH" = "23"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000", which is child of megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_rsc.tdf Line: 22
Info (12128): Elaborating entity "mux_rsc" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000|mux_rsc:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Warning (12125): Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_dff0-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd Line: 54
    Info (12023): Found entity 1: lpm_dff0 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd Line: 42
Info (12128): Elaborating entity "lpm_dff0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd Line: 78
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_dff0.vhd Line: 78
    Info (12134): Parameter "lpm_fftype" = "DFF"
    Info (12134): Parameter "lpm_type" = "LPM_FF"
    Info (12134): Parameter "lpm_width" = "32"
Warning (12125): Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_add_sub0-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd Line: 53
    Info (12023): Found entity 1: lpm_add_sub0 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd Line: 42
Info (12128): Elaborating entity "lpm_add_sub0" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd Line: 78
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_add_sub0.vhd Line: 78
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_55i.tdf
    Info (12023): Found entity 1: add_sub_55i File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/add_sub_55i.tdf Line: 22
Info (12128): Elaborating entity "add_sub_55i" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_55i:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Warning (12125): Using design file wb_mul_shiftreg32left.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_shiftreg32left
Info (12128): Elaborating entity "wb_mul_shiftreg32left" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst"
Warning (12125): Using design file lpm_shiftreg1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_shiftreg1-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd Line: 56
    Info (12023): Found entity 1: lpm_shiftreg1 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd Line: 42
Info (12128): Elaborating entity "lpm_shiftreg1" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd Line: 82
Info (12133): Instantiated megafunction "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_shiftreg1.vhd Line: 82
    Info (12134): Parameter "lpm_direction" = "LEFT"
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "16"
Warning (12125): Using design file wb_mul_extend16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_mul_extend16
Info (12128): Elaborating entity "wb_mul_extend16" for hierarchy "StudentDesign:inst1|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|wb_mul_extend16:inst5"
Warning (12125): Using design file fact.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fact
Info (12128): Elaborating entity "fact" for hierarchy "StudentDesign:inst1|fact:inst5"
Warning (12125): Using design file wb_filt_bypassmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_filt_bypassMux
Info (12128): Elaborating entity "wb_filt_bypassMux" for hierarchy "StudentDesign:inst1|fact:inst5|wb_filt_bypassMux:inst4"
Warning (12125): Using design file factstm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: factSTM
Info (12128): Elaborating entity "factSTM" for hierarchy "StudentDesign:inst1|fact:inst5|factSTM:inst1"
Warning (12125): Using design file wb_acomp_factorfinder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_aComp_factorFinder
Info (12128): Elaborating entity "wb_aComp_factorFinder" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6"
Warning (12125): Using design file wb_acomp_factcount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_factcount-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd Line: 54
    Info (12023): Found entity 1: wb_aComp_factCount File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_factCount" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd Line: 79
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd Line: 79
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcount.vhd Line: 79
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lhj.tdf
    Info (12023): Found entity 1: cntr_lhj File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cntr_lhj.tdf Line: 25
Info (12128): Elaborating entity "cntr_lhj" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component|cntr_lhj:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Warning (12125): Using design file wb_acomp_binsearchreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_aComp_binSearchReg
Info (12128): Elaborating entity "wb_aComp_binSearchReg" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2"
Warning (12125): Using design file wb_block_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_block_decoder-behavior File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_decoder.vhd Line: 52
    Info (12023): Found entity 1: wb_block_decoder File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_block_decoder.vhd Line: 37
Info (12128): Elaborating entity "wb_block_decoder" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2"
Warning (12125): Using design file wb_acomp_factcompare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_factcompare-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd Line: 51
    Info (12023): Found entity 1: wb_aComp_factCompare File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_factCompare" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd Line: 78
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factcompare.vhd Line: 78
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgj.tdf
    Info (12023): Found entity 1: cmpr_vgj File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cmpr_vgj.tdf Line: 22
Info (12128): Elaborating entity "cmpr_vgj" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component|cmpr_vgj:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Warning (12125): Using design file wb_acomp_factormult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_factormult-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd Line: 52
    Info (12023): Found entity 1: wb_aComp_factorMult File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_factorMult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd Line: 77
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_factormult.vhd Line: 77
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ofn.tdf
    Info (12023): Found entity 1: mult_ofn File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mult_ofn.tdf Line: 28
Info (12128): Elaborating entity "mult_ofn" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component|mult_ofn:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Warning (12125): Using design file wb_acomp_envshape.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_aComp_envShape
Info (12128): Elaborating entity "wb_aComp_envShape" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8"
Warning (12125): Using design file 2-1-mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 2-1-mux
Info (12128): Elaborating entity "2-1-mux" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9"
Warning (12125): Using design file wb_acomp_envcomp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_envcomp-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd Line: 52
    Info (12023): Found entity 1: wb_aComp_envComp File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_envComp" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd Line: 74
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envcomp.vhd Line: 74
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ing.tdf
    Info (12023): Found entity 1: cmpr_ing File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/cmpr_ing.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ing" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_ing:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Warning (12125): Using design file wb_acomp_valuereducer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wb_aComp_valueReducer
Info (12128): Elaborating entity "wb_aComp_valueReducer" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1"
Warning (275002): No superset bus at connection
Warning (12125): Using design file wb_acomp_envshapesub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_envshapesub-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd Line: 53
    Info (12023): Found entity 1: wb_aComp_envShapeSub File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_envShapeSub" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd Line: 80
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapesub.vhd Line: 80
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6ai.tdf
    Info (12023): Found entity 1: add_sub_6ai File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/add_sub_6ai.tdf Line: 22
Info (12128): Elaborating entity "add_sub_6ai" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_6ai:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Warning (12125): Using design file wb_acomp_envshapemult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: wb_acomp_envshapemult-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd Line: 52
    Info (12023): Found entity 1: wb_aComp_envShapeMult File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd Line: 42
Info (12128): Elaborating entity "wb_aComp_envShapeMult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd Line: 77
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_acomp_envshapemult.vhd Line: 77
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mfn.tdf
    Info (12023): Found entity 1: mult_mfn File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mult_mfn.tdf Line: 30
Info (12128): Elaborating entity "mult_mfn" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_mfn:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Warning (12125): Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_decode0-SYN File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd Line: 66
    Info (12023): Found entity 1: lpm_decode0 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd Line: 42
Info (12128): Elaborating entity "lpm_decode0" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd Line: 134
Info (12133): Instantiated megafunction "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component" with the following parameter: File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/lpm_decode0.vhd Line: 134
    Info (12134): Parameter "lpm_decodes" = "16"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ucf.tdf
    Info (12023): Found entity 1: decode_ucf File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/decode_ucf.tdf Line: 22
Info (12128): Elaborating entity "decode_ucf" for hierarchy "StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_ucf:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Warning (12125): Using design file edgedetector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: edgeDetector
Info (12128): Elaborating entity "edgeDetector" for hierarchy "StudentDesign:inst1|fact:inst5|edgeDetector:inst"
Warning (12125): Using design file abs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ABS
Info (12128): Elaborating entity "abs" for hierarchy "StudentDesign:inst1|abs:inst"
Warning (12125): Using design file krets_12.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Krets_12
Info (12128): Elaborating entity "Krets_12" for hierarchy "StudentDesign:inst1|abs:inst|Krets_12:inst"
Info (12128): Elaborating entity "wb_hexTo7segAll" for hierarchy "wb_hexTo7segAll:inst2"
Info (12129): Elaborating entity "wb_hexTo7segOne" using architecture "A:behavior" for hierarchy "wb_hexTo7segAll:inst2|wb_hexTo7segOne:U7seg3" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/wb_hexTo7segAll.vhd Line: 24
Warning (12030): Port "usedw" on the entity instantiation of "Incoming_Data_FIFO" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/altera_up_avalon_ps2.v Line: 205
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.02.13.11:53:39 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 43
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 77
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 111
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 145
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 179
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 213
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 247
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 281
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 315
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 349
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 383
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 417
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 451
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 485
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 519
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 553
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 587
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 621
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 655
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 689
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 723
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 757
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 791
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 825
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 859
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 893
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 927
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 961
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 995
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 1029
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 1063
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 1097
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 1131
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 1165
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 1199
        Warning (14320): Synthesized away node "wb_NiosProcessor:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]" File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_0a02.tdf Line: 1233
Info (13014): Ignored 61 buffer(s)
    Info (13019): Ignored 61 SOFT buffer(s)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer 21mux:inst6|5~0
    Warning (19017): Found clock multiplexer wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0 File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/mux_7rc.tdf Line: 29
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "wb_processor:inst7|wb_cpu_mem:inst1|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Lab5.Lab50.rtl.mif
Info (12130): Elaborated megafunction instantiation "wb_processor:inst7|wb_cpu_mem:inst1|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "wb_processor:inst7|wb_cpu_mem:inst1|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Lab5.Lab50.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_plv.tdf
    Info (12023): Found entity 1: altsyncram_plv File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/db/altsyncram_plv.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Users/stens/Documents/NTNU/TFE4205/Lab5/debounce.vhd Line: 9
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 80 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4662 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 95 output pins
    Info (21060): Implemented 11 bidirectional pins
    Info (21061): Implemented 4270 logic cells
    Info (21064): Implemented 252 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings
    Info: Peak virtual memory: 877 megabytes
    Info: Processing ended: Tue Feb 13 11:54:04 2018
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:29


