
lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003990  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08003b20  08003b20  00013b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c20  08003c20  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003c20  08003c20  00013c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c28  08003c28  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c28  08003c28  00013c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c2c  08003c2c  00013c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003c30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000ac  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000011c  2000011c  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008cf6  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a25  00000000  00000000  00028d96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000830  00000000  00000000  0002a7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000788  00000000  00000000  0002aff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f314  00000000  00000000  0002b778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009993  00000000  00000000  0004aa8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b97d2  00000000  00000000  0005441f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010dbf1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000285c  00000000  00000000  0010dc44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003b08 	.word	0x08003b08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003b08 	.word	0x08003b08

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <GetSector>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static uint32_t GetSector(uint32_t Address)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	60fb      	str	r3, [r7, #12]

  if((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0))
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	4a40      	ldr	r2, [pc, #256]	; (8000694 <GetSector+0x110>)
 8000594:	4293      	cmp	r3, r2
 8000596:	d206      	bcs.n	80005a6 <GetSector+0x22>
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800059e:	d302      	bcc.n	80005a6 <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	60fb      	str	r3, [r7, #12]
 80005a4:	e06f      	b.n	8000686 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1))
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	4a3b      	ldr	r2, [pc, #236]	; (8000698 <GetSector+0x114>)
 80005aa:	4293      	cmp	r3, r2
 80005ac:	d206      	bcs.n	80005bc <GetSector+0x38>
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4a38      	ldr	r2, [pc, #224]	; (8000694 <GetSector+0x110>)
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d302      	bcc.n	80005bc <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;
 80005b6:	2301      	movs	r3, #1
 80005b8:	60fb      	str	r3, [r7, #12]
 80005ba:	e064      	b.n	8000686 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2))
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	4a37      	ldr	r2, [pc, #220]	; (800069c <GetSector+0x118>)
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d206      	bcs.n	80005d2 <GetSector+0x4e>
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	4a34      	ldr	r2, [pc, #208]	; (8000698 <GetSector+0x114>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d302      	bcc.n	80005d2 <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;
 80005cc:	2302      	movs	r3, #2
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	e059      	b.n	8000686 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3))
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	4a32      	ldr	r2, [pc, #200]	; (80006a0 <GetSector+0x11c>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d806      	bhi.n	80005e8 <GetSector+0x64>
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a2f      	ldr	r2, [pc, #188]	; (800069c <GetSector+0x118>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d302      	bcc.n	80005e8 <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;
 80005e2:	2303      	movs	r3, #3
 80005e4:	60fb      	str	r3, [r7, #12]
 80005e6:	e04e      	b.n	8000686 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4))
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4a2e      	ldr	r2, [pc, #184]	; (80006a4 <GetSector+0x120>)
 80005ec:	4293      	cmp	r3, r2
 80005ee:	d806      	bhi.n	80005fe <GetSector+0x7a>
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4a2b      	ldr	r2, [pc, #172]	; (80006a0 <GetSector+0x11c>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d902      	bls.n	80005fe <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;
 80005f8:	2304      	movs	r3, #4
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	e043      	b.n	8000686 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5))
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	4a29      	ldr	r2, [pc, #164]	; (80006a8 <GetSector+0x124>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d806      	bhi.n	8000614 <GetSector+0x90>
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4a26      	ldr	r2, [pc, #152]	; (80006a4 <GetSector+0x120>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d902      	bls.n	8000614 <GetSector+0x90>
  {
    sector = FLASH_SECTOR_5;
 800060e:	2305      	movs	r3, #5
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	e038      	b.n	8000686 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6))
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	4a25      	ldr	r2, [pc, #148]	; (80006ac <GetSector+0x128>)
 8000618:	4293      	cmp	r3, r2
 800061a:	d806      	bhi.n	800062a <GetSector+0xa6>
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4a22      	ldr	r2, [pc, #136]	; (80006a8 <GetSector+0x124>)
 8000620:	4293      	cmp	r3, r2
 8000622:	d902      	bls.n	800062a <GetSector+0xa6>
  {
    sector = FLASH_SECTOR_6;
 8000624:	2306      	movs	r3, #6
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	e02d      	b.n	8000686 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_8) && (Address >= ADDR_FLASH_SECTOR_7))
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4a20      	ldr	r2, [pc, #128]	; (80006b0 <GetSector+0x12c>)
 800062e:	4293      	cmp	r3, r2
 8000630:	d806      	bhi.n	8000640 <GetSector+0xbc>
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	4a1d      	ldr	r2, [pc, #116]	; (80006ac <GetSector+0x128>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d902      	bls.n	8000640 <GetSector+0xbc>
  {
    sector = FLASH_SECTOR_7;
 800063a:	2307      	movs	r3, #7
 800063c:	60fb      	str	r3, [r7, #12]
 800063e:	e022      	b.n	8000686 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_9) && (Address >= ADDR_FLASH_SECTOR_8))
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	4a1c      	ldr	r2, [pc, #112]	; (80006b4 <GetSector+0x130>)
 8000644:	4293      	cmp	r3, r2
 8000646:	d806      	bhi.n	8000656 <GetSector+0xd2>
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	4a19      	ldr	r2, [pc, #100]	; (80006b0 <GetSector+0x12c>)
 800064c:	4293      	cmp	r3, r2
 800064e:	d902      	bls.n	8000656 <GetSector+0xd2>
  {
    sector = FLASH_SECTOR_8;
 8000650:	2308      	movs	r3, #8
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	e017      	b.n	8000686 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_10) && (Address >= ADDR_FLASH_SECTOR_9))
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	4a17      	ldr	r2, [pc, #92]	; (80006b8 <GetSector+0x134>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d806      	bhi.n	800066c <GetSector+0xe8>
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4a14      	ldr	r2, [pc, #80]	; (80006b4 <GetSector+0x130>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d902      	bls.n	800066c <GetSector+0xe8>
  {
    sector = FLASH_SECTOR_9;
 8000666:	2309      	movs	r3, #9
 8000668:	60fb      	str	r3, [r7, #12]
 800066a:	e00c      	b.n	8000686 <GetSector+0x102>
  }
  else if((Address < ADDR_FLASH_SECTOR_11) && (Address >= ADDR_FLASH_SECTOR_10))
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a13      	ldr	r2, [pc, #76]	; (80006bc <GetSector+0x138>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d806      	bhi.n	8000682 <GetSector+0xfe>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a10      	ldr	r2, [pc, #64]	; (80006b8 <GetSector+0x134>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d902      	bls.n	8000682 <GetSector+0xfe>
  {
    sector = FLASH_SECTOR_10;
 800067c:	230a      	movs	r3, #10
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	e001      	b.n	8000686 <GetSector+0x102>
  }
  else /*(Address < FLASH_END_ADDR) && (Address >= ADDR_FLASH_SECTOR_11))*/
  {
    sector = FLASH_SECTOR_11;
 8000682:	230b      	movs	r3, #11
 8000684:	60fb      	str	r3, [r7, #12]
  }
  return sector;
 8000686:	68fb      	ldr	r3, [r7, #12]
}
 8000688:	4618      	mov	r0, r3
 800068a:	3714      	adds	r7, #20
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr
 8000694:	08004000 	.word	0x08004000
 8000698:	08008000 	.word	0x08008000
 800069c:	0800c000 	.word	0x0800c000
 80006a0:	0800ffff 	.word	0x0800ffff
 80006a4:	0801ffff 	.word	0x0801ffff
 80006a8:	0803ffff 	.word	0x0803ffff
 80006ac:	0805ffff 	.word	0x0805ffff
 80006b0:	0807ffff 	.word	0x0807ffff
 80006b4:	0809ffff 	.word	0x0809ffff
 80006b8:	080bffff 	.word	0x080bffff
 80006bc:	080dffff 	.word	0x080dffff

080006c0 <Flash_Write_Data>:
uint32_t Flash_Write_Data (uint32_t StartSectorAddress, uint32_t *Data, uint16_t numberofwords)
{
 80006c0:	b5b0      	push	{r4, r5, r7, lr}
 80006c2:	b08a      	sub	sp, #40	; 0x28
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	4613      	mov	r3, r2
 80006cc:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	int sofar=0;
 80006ce:	2300      	movs	r3, #0
 80006d0:	627b      	str	r3, [r7, #36]	; 0x24


	 /* Unlock the Flash to enable the flash control register access *************/
	  HAL_FLASH_Unlock();
 80006d2:	f000 fd4d 	bl	8001170 <HAL_FLASH_Unlock>

	  /* Erase the user Flash area */

	  /* Get the number of sector to erase from 1st sector */

	  uint32_t StartSector = GetSector(StartSectorAddress);
 80006d6:	68f8      	ldr	r0, [r7, #12]
 80006d8:	f7ff ff54 	bl	8000584 <GetSector>
 80006dc:	6238      	str	r0, [r7, #32]
	  uint32_t EndSectorAddress = StartSectorAddress + numberofwords*4;
 80006de:	88fb      	ldrh	r3, [r7, #6]
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	461a      	mov	r2, r3
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4413      	add	r3, r2
 80006e8:	61fb      	str	r3, [r7, #28]
	  uint32_t EndSector = GetSector(EndSectorAddress);
 80006ea:	69f8      	ldr	r0, [r7, #28]
 80006ec:	f7ff ff4a 	bl	8000584 <GetSector>
 80006f0:	61b8      	str	r0, [r7, #24]

	  /* Fill EraseInit structure*/
	  EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 80006f2:	4b21      	ldr	r3, [pc, #132]	; (8000778 <Flash_Write_Data+0xb8>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 80006f8:	4b1f      	ldr	r3, [pc, #124]	; (8000778 <Flash_Write_Data+0xb8>)
 80006fa:	2202      	movs	r2, #2
 80006fc:	611a      	str	r2, [r3, #16]
	  EraseInitStruct.Sector        = StartSector;
 80006fe:	4a1e      	ldr	r2, [pc, #120]	; (8000778 <Flash_Write_Data+0xb8>)
 8000700:	6a3b      	ldr	r3, [r7, #32]
 8000702:	6093      	str	r3, [r2, #8]
	  EraseInitStruct.NbSectors     = (EndSector - StartSector) + 1;
 8000704:	69ba      	ldr	r2, [r7, #24]
 8000706:	6a3b      	ldr	r3, [r7, #32]
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	3301      	adds	r3, #1
 800070c:	4a1a      	ldr	r2, [pc, #104]	; (8000778 <Flash_Write_Data+0xb8>)
 800070e:	60d3      	str	r3, [r2, #12]

	  /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache,
	     you have to make sure that these data are rewritten before they are accessed during code
	     execution. If this cannot be done safely, it is recommended to flush the caches by setting the
	     DCRST and ICRST bits in the FLASH_CR register. */
	  if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 8000710:	f107 0314 	add.w	r3, r7, #20
 8000714:	4619      	mov	r1, r3
 8000716:	4818      	ldr	r0, [pc, #96]	; (8000778 <Flash_Write_Data+0xb8>)
 8000718:	f000 fe98 	bl	800144c <HAL_FLASHEx_Erase>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d01f      	beq.n	8000762 <Flash_Write_Data+0xa2>
	  {
		  return HAL_FLASH_GetError ();
 8000722:	f000 fd57 	bl	80011d4 <HAL_FLASH_GetError>
 8000726:	4603      	mov	r3, r0
 8000728:	e022      	b.n	8000770 <Flash_Write_Data+0xb0>
	  /* Program the user Flash area word by word
	    (area defined by FLASH_USER_START_ADDR and FLASH_USER_END_ADDR) ***********/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartSectorAddress, Data[sofar]) == HAL_OK)
 800072a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	68ba      	ldr	r2, [r7, #8]
 8000730:	4413      	add	r3, r2
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2200      	movs	r2, #0
 8000736:	461c      	mov	r4, r3
 8000738:	4615      	mov	r5, r2
 800073a:	4622      	mov	r2, r4
 800073c:	462b      	mov	r3, r5
 800073e:	68f9      	ldr	r1, [r7, #12]
 8000740:	2002      	movs	r0, #2
 8000742:	f000 fcc1 	bl	80010c8 <HAL_FLASH_Program>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d106      	bne.n	800075a <Flash_Write_Data+0x9a>
	     {
	    	 StartSectorAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	3304      	adds	r3, #4
 8000750:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 8000752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000754:	3301      	adds	r3, #1
 8000756:	627b      	str	r3, [r7, #36]	; 0x24
 8000758:	e003      	b.n	8000762 <Flash_Write_Data+0xa2>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 800075a:	f000 fd3b 	bl	80011d4 <HAL_FLASH_GetError>
 800075e:	4603      	mov	r3, r0
 8000760:	e006      	b.n	8000770 <Flash_Write_Data+0xb0>
	   while (sofar<numberofwords)
 8000762:	88fb      	ldrh	r3, [r7, #6]
 8000764:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000766:	429a      	cmp	r2, r3
 8000768:	dbdf      	blt.n	800072a <Flash_Write_Data+0x6a>
	     }
	   }

	  /* Lock the Flash to disable the flash control register access (recommended
	     to protect the FLASH memory against possible unwanted operation) *********/
	  HAL_FLASH_Lock();
 800076a:	f000 fd23 	bl	80011b4 <HAL_FLASH_Lock>

	   return 0;
 800076e:	2300      	movs	r3, #0
}
 8000770:	4618      	mov	r0, r3
 8000772:	3728      	adds	r7, #40	; 0x28
 8000774:	46bd      	mov	sp, r7
 8000776:	bdb0      	pop	{r4, r5, r7, pc}
 8000778:	200000d0 	.word	0x200000d0

0800077c <Flash_Read_Data>:

void Flash_Read_Data (uint32_t StartSectorAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 800077c:	b480      	push	{r7}
 800077e:	b085      	sub	sp, #20
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	4613      	mov	r3, r2
 8000788:	80fb      	strh	r3, [r7, #6]
	while (1)
	{

		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	681a      	ldr	r2, [r3, #0]
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	601a      	str	r2, [r3, #0]
		StartSectorAddress += 4;
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	3304      	adds	r3, #4
 8000796:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	3304      	adds	r3, #4
 800079c:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 800079e:	88fb      	ldrh	r3, [r7, #6]
 80007a0:	1e5a      	subs	r2, r3, #1
 80007a2:	80fa      	strh	r2, [r7, #6]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d000      	beq.n	80007aa <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 80007a8:	e7ef      	b.n	800078a <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 80007aa:	bf00      	nop
	}
}
 80007ac:	bf00      	nop
 80007ae:	3714      	adds	r7, #20
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr

080007b8 <Convert_To_Str>:

void Convert_To_Str (uint32_t *Data, char *Buf)
{
 80007b8:	b590      	push	{r4, r7, lr}
 80007ba:	b085      	sub	sp, #20
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	6039      	str	r1, [r7, #0]
	int numberofbytes = ((strlen((char *)Data)/4) + ((strlen((char *)Data) % 4) != 0)) *4;
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	f7ff fd04 	bl	80001d0 <strlen>
 80007c8:	4603      	mov	r3, r0
 80007ca:	089c      	lsrs	r4, r3, #2
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f7ff fcff 	bl	80001d0 <strlen>
 80007d2:	4603      	mov	r3, r0
 80007d4:	f003 0303 	and.w	r3, r3, #3
 80007d8:	2b00      	cmp	r3, #0
 80007da:	bf14      	ite	ne
 80007dc:	2301      	movne	r3, #1
 80007de:	2300      	moveq	r3, #0
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	4423      	add	r3, r4
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numberofbytes; i++)
 80007e8:	2300      	movs	r3, #0
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	e01b      	b.n	8000826 <Convert_To_Str+0x6e>
	{
		Buf[i] = Data[i/4]>>(8*(i%4));
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	da00      	bge.n	80007f6 <Convert_To_Str+0x3e>
 80007f4:	3303      	adds	r3, #3
 80007f6:	109b      	asrs	r3, r3, #2
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	687a      	ldr	r2, [r7, #4]
 80007fc:	4413      	add	r3, r2
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4259      	negs	r1, r3
 8000804:	f003 0303 	and.w	r3, r3, #3
 8000808:	f001 0103 	and.w	r1, r1, #3
 800080c:	bf58      	it	pl
 800080e:	424b      	negpl	r3, r1
 8000810:	00db      	lsls	r3, r3, #3
 8000812:	fa22 f103 	lsr.w	r1, r2, r3
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	683a      	ldr	r2, [r7, #0]
 800081a:	4413      	add	r3, r2
 800081c:	b2ca      	uxtb	r2, r1
 800081e:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<numberofbytes; i++)
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	3301      	adds	r3, #1
 8000824:	60fb      	str	r3, [r7, #12]
 8000826:	68fa      	ldr	r2, [r7, #12]
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	429a      	cmp	r2, r3
 800082c:	dbdf      	blt.n	80007ee <Convert_To_Str+0x36>
	}
}
 800082e:	bf00      	nop
 8000830:	bf00      	nop
 8000832:	3714      	adds	r7, #20
 8000834:	46bd      	mov	sp, r7
 8000836:	bd90      	pop	{r4, r7, pc}

08000838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	f5ad 5d41 	sub.w	sp, sp, #12352	; 0x3040
 800083e:	b08b      	sub	sp, #44	; 0x2c
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000842:	f000 fae9 	bl	8000e18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000846:	f000 f899 	bl	800097c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800084a:	f000 f92b 	bl	8000aa4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800084e:	f000 f8ff 	bl	8000a50 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  char *data = "Hello, We are access Flash Memory in the course CE437\r\n";
 8000852:	4b46      	ldr	r3, [pc, #280]	; (800096c <main+0x134>)
 8000854:	f507 5241 	add.w	r2, r7, #12352	; 0x3040
 8000858:	f102 0220 	add.w	r2, r2, #32
 800085c:	6013      	str	r3, [r2, #0]
  char data100[5500] = "";
 800085e:	f507 5301 	add.w	r3, r7, #8256	; 0x2040
 8000862:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8000866:	f5a3 63b1 	sub.w	r3, r3, #1416	; 0x588
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	3304      	adds	r3, #4
 8000870:	f241 5278 	movw	r2, #5496	; 0x1578
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f002 f92a 	bl	8002ad0 <memset>
  for (int i = 0; i < 100; i++)
 800087c:	2300      	movs	r3, #0
 800087e:	f507 5241 	add.w	r2, r7, #12352	; 0x3040
 8000882:	f102 0224 	add.w	r2, r2, #36	; 0x24
 8000886:	6013      	str	r3, [r2, #0]
 8000888:	e017      	b.n	80008ba <main+0x82>
  {
	  strcat(data100, data);
 800088a:	f507 53d7 	add.w	r3, r7, #6880	; 0x1ae0
 800088e:	f103 0308 	add.w	r3, r3, #8
 8000892:	3b08      	subs	r3, #8
 8000894:	f507 5241 	add.w	r2, r7, #12352	; 0x3040
 8000898:	f102 0220 	add.w	r2, r2, #32
 800089c:	6811      	ldr	r1, [r2, #0]
 800089e:	4618      	mov	r0, r3
 80008a0:	f002 f9ac 	bl	8002bfc <strcat>
  for (int i = 0; i < 100; i++)
 80008a4:	f507 5341 	add.w	r3, r7, #12352	; 0x3040
 80008a8:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	3301      	adds	r3, #1
 80008b0:	f507 5241 	add.w	r2, r7, #12352	; 0x3040
 80008b4:	f102 0224 	add.w	r2, r2, #36	; 0x24
 80008b8:	6013      	str	r3, [r2, #0]
 80008ba:	f507 5341 	add.w	r3, r7, #12352	; 0x3040
 80008be:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	2b63      	cmp	r3, #99	; 0x63
 80008c6:	dde0      	ble.n	800088a <main+0x52>
  }

  uint32_t Rx_Data[1375];
  char string[1375];

  int numofwords = (strlen(data100)/4)+((strlen(data100)%4)!=0);
 80008c8:	f507 53d7 	add.w	r3, r7, #6880	; 0x1ae0
 80008cc:	f103 0308 	add.w	r3, r3, #8
 80008d0:	3b08      	subs	r3, #8
 80008d2:	4618      	mov	r0, r3
 80008d4:	f7ff fc7c 	bl	80001d0 <strlen>
 80008d8:	4603      	mov	r3, r0
 80008da:	089c      	lsrs	r4, r3, #2
 80008dc:	f507 53d7 	add.w	r3, r7, #6880	; 0x1ae0
 80008e0:	f103 0308 	add.w	r3, r3, #8
 80008e4:	3b08      	subs	r3, #8
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff fc72 	bl	80001d0 <strlen>
 80008ec:	4603      	mov	r3, r0
 80008ee:	f003 0303 	and.w	r3, r3, #3
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	bf14      	ite	ne
 80008f6:	2301      	movne	r3, #1
 80008f8:	2300      	moveq	r3, #0
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	4423      	add	r3, r4
 80008fe:	f507 5241 	add.w	r2, r7, #12352	; 0x3040
 8000902:	f102 021c 	add.w	r2, r2, #28
 8000906:	6013      	str	r3, [r2, #0]

  Flash_Write_Data(ADDR_FLASH_SECTOR_11, (uint32_t *)data100, numofwords);
 8000908:	f507 5341 	add.w	r3, r7, #12352	; 0x3040
 800090c:	f103 031c 	add.w	r3, r3, #28
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	b29a      	uxth	r2, r3
 8000914:	f507 53d7 	add.w	r3, r7, #6880	; 0x1ae0
 8000918:	f103 0308 	add.w	r3, r3, #8
 800091c:	3b08      	subs	r3, #8
 800091e:	4619      	mov	r1, r3
 8000920:	4813      	ldr	r0, [pc, #76]	; (8000970 <main+0x138>)
 8000922:	f7ff fecd 	bl	80006c0 <Flash_Write_Data>
  Flash_Read_Data(ADDR_FLASH_SECTOR_11, Rx_Data, numofwords);
 8000926:	f507 5341 	add.w	r3, r7, #12352	; 0x3040
 800092a:	f103 031c 	add.w	r3, r3, #28
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	b29a      	uxth	r2, r3
 8000932:	f507 63ad 	add.w	r3, r7, #1384	; 0x568
 8000936:	3b04      	subs	r3, #4
 8000938:	4619      	mov	r1, r3
 800093a:	480d      	ldr	r0, [pc, #52]	; (8000970 <main+0x138>)
 800093c:	f7ff ff1e 	bl	800077c <Flash_Read_Data>
  Convert_To_Str(Rx_Data, string);
 8000940:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000944:	3a24      	subs	r2, #36	; 0x24
 8000946:	f507 63ad 	add.w	r3, r7, #1384	; 0x568
 800094a:	3b04      	subs	r3, #4
 800094c:	4611      	mov	r1, r2
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff ff32 	bl	80007b8 <Convert_To_Str>
  printf("Data: %s \r\n", string);
 8000954:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000958:	3b24      	subs	r3, #36	; 0x24
 800095a:	4619      	mov	r1, r3
 800095c:	4805      	ldr	r0, [pc, #20]	; (8000974 <main+0x13c>)
 800095e:	f002 f8bf 	bl	8002ae0 <iprintf>

  printf("Done...  \r\n");
 8000962:	4805      	ldr	r0, [pc, #20]	; (8000978 <main+0x140>)
 8000964:	f002 f942 	bl	8002bec <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000968:	e7fe      	b.n	8000968 <main+0x130>
 800096a:	bf00      	nop
 800096c:	08003b20 	.word	0x08003b20
 8000970:	080e0000 	.word	0x080e0000
 8000974:	08003b58 	.word	0x08003b58
 8000978:	08003b64 	.word	0x08003b64

0800097c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b094      	sub	sp, #80	; 0x50
 8000980:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000982:	f107 0320 	add.w	r3, r7, #32
 8000986:	2230      	movs	r2, #48	; 0x30
 8000988:	2100      	movs	r1, #0
 800098a:	4618      	mov	r0, r3
 800098c:	f002 f8a0 	bl	8002ad0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000990:	f107 030c 	add.w	r3, r7, #12
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	605a      	str	r2, [r3, #4]
 800099a:	609a      	str	r2, [r3, #8]
 800099c:	60da      	str	r2, [r3, #12]
 800099e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a0:	2300      	movs	r3, #0
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	4b28      	ldr	r3, [pc, #160]	; (8000a48 <SystemClock_Config+0xcc>)
 80009a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a8:	4a27      	ldr	r2, [pc, #156]	; (8000a48 <SystemClock_Config+0xcc>)
 80009aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009ae:	6413      	str	r3, [r2, #64]	; 0x40
 80009b0:	4b25      	ldr	r3, [pc, #148]	; (8000a48 <SystemClock_Config+0xcc>)
 80009b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009bc:	2300      	movs	r3, #0
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	4b22      	ldr	r3, [pc, #136]	; (8000a4c <SystemClock_Config+0xd0>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a21      	ldr	r2, [pc, #132]	; (8000a4c <SystemClock_Config+0xd0>)
 80009c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009ca:	6013      	str	r3, [r2, #0]
 80009cc:	4b1f      	ldr	r3, [pc, #124]	; (8000a4c <SystemClock_Config+0xd0>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009d8:	2301      	movs	r3, #1
 80009da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009e0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009e2:	2302      	movs	r3, #2
 80009e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80009ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009ec:	2304      	movs	r3, #4
 80009ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80009f0:	23a8      	movs	r3, #168	; 0xa8
 80009f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009f4:	2302      	movs	r3, #2
 80009f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009f8:	2304      	movs	r3, #4
 80009fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009fc:	f107 0320 	add.w	r3, r7, #32
 8000a00:	4618      	mov	r0, r3
 8000a02:	f000 ffe1 	bl	80019c8 <HAL_RCC_OscConfig>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a0c:	f000 f884 	bl	8000b18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a10:	230f      	movs	r3, #15
 8000a12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a14:	2302      	movs	r3, #2
 8000a16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a1c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a26:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a28:	f107 030c 	add.w	r3, r7, #12
 8000a2c:	2105      	movs	r1, #5
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f001 fa42 	bl	8001eb8 <HAL_RCC_ClockConfig>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000a3a:	f000 f86d 	bl	8000b18 <Error_Handler>
  }
}
 8000a3e:	bf00      	nop
 8000a40:	3750      	adds	r7, #80	; 0x50
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	40007000 	.word	0x40007000

08000a50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a54:	4b11      	ldr	r3, [pc, #68]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a56:	4a12      	ldr	r2, [pc, #72]	; (8000aa0 <MX_USART1_UART_Init+0x50>)
 8000a58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a5a:	4b10      	ldr	r3, [pc, #64]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a62:	4b0e      	ldr	r3, [pc, #56]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a68:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a74:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a76:	220c      	movs	r2, #12
 8000a78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7a:	4b08      	ldr	r3, [pc, #32]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a86:	4805      	ldr	r0, [pc, #20]	; (8000a9c <MX_USART1_UART_Init+0x4c>)
 8000a88:	f001 fc36 	bl	80022f8 <HAL_UART_Init>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a92:	f000 f841 	bl	8000b18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	2000008c 	.word	0x2000008c
 8000aa0:	40011000 	.word	0x40011000

08000aa4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	607b      	str	r3, [r7, #4]
 8000aae:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <MX_GPIO_Init+0x4c>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab2:	4a0f      	ldr	r2, [pc, #60]	; (8000af0 <MX_GPIO_Init+0x4c>)
 8000ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aba:	4b0d      	ldr	r3, [pc, #52]	; (8000af0 <MX_GPIO_Init+0x4c>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	603b      	str	r3, [r7, #0]
 8000aca:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <MX_GPIO_Init+0x4c>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	4a08      	ldr	r2, [pc, #32]	; (8000af0 <MX_GPIO_Init+0x4c>)
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad6:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <MX_GPIO_Init+0x4c>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	603b      	str	r3, [r7, #0]
 8000ae0:	683b      	ldr	r3, [r7, #0]

}
 8000ae2:	bf00      	nop
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	40023800 	.word	0x40023800

08000af4 <__io_putchar>:
 * @brief Retargets the C library printf function to the USART.
 * @param None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART */
  HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 100);
 8000afc:	1d39      	adds	r1, r7, #4
 8000afe:	2364      	movs	r3, #100	; 0x64
 8000b00:	2201      	movs	r2, #1
 8000b02:	4804      	ldr	r0, [pc, #16]	; (8000b14 <__io_putchar+0x20>)
 8000b04:	f001 fc45 	bl	8002392 <HAL_UART_Transmit>
  return ch;
 8000b08:	687b      	ldr	r3, [r7, #4]
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3708      	adds	r7, #8
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	2000008c 	.word	0x2000008c

08000b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b1c:	b672      	cpsid	i
}
 8000b1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b20:	e7fe      	b.n	8000b20 <Error_Handler+0x8>
	...

08000b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	4b10      	ldr	r3, [pc, #64]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b32:	4a0f      	ldr	r2, [pc, #60]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b38:	6453      	str	r3, [r2, #68]	; 0x44
 8000b3a:	4b0d      	ldr	r3, [pc, #52]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	603b      	str	r3, [r7, #0]
 8000b4a:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	4a08      	ldr	r2, [pc, #32]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b54:	6413      	str	r3, [r2, #64]	; 0x40
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <HAL_MspInit+0x4c>)
 8000b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b5e:	603b      	str	r3, [r7, #0]
 8000b60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40023800 	.word	0x40023800

08000b74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08a      	sub	sp, #40	; 0x28
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	f107 0314 	add.w	r3, r7, #20
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a19      	ldr	r2, [pc, #100]	; (8000bf8 <HAL_UART_MspInit+0x84>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d12c      	bne.n	8000bf0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	613b      	str	r3, [r7, #16]
 8000b9a:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <HAL_UART_MspInit+0x88>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9e:	4a17      	ldr	r2, [pc, #92]	; (8000bfc <HAL_UART_MspInit+0x88>)
 8000ba0:	f043 0310 	orr.w	r3, r3, #16
 8000ba4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ba6:	4b15      	ldr	r3, [pc, #84]	; (8000bfc <HAL_UART_MspInit+0x88>)
 8000ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000baa:	f003 0310 	and.w	r3, r3, #16
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	4b11      	ldr	r3, [pc, #68]	; (8000bfc <HAL_UART_MspInit+0x88>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	4a10      	ldr	r2, [pc, #64]	; (8000bfc <HAL_UART_MspInit+0x88>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc2:	4b0e      	ldr	r3, [pc, #56]	; (8000bfc <HAL_UART_MspInit+0x88>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bce:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000bd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bdc:	2303      	movs	r3, #3
 8000bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000be0:	2307      	movs	r3, #7
 8000be2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be4:	f107 0314 	add.w	r3, r7, #20
 8000be8:	4619      	mov	r1, r3
 8000bea:	4805      	ldr	r0, [pc, #20]	; (8000c00 <HAL_UART_MspInit+0x8c>)
 8000bec:	f000 fd50 	bl	8001690 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000bf0:	bf00      	nop
 8000bf2:	3728      	adds	r7, #40	; 0x28
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	40011000 	.word	0x40011000
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020000 	.word	0x40020000

08000c04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c08:	e7fe      	b.n	8000c08 <NMI_Handler+0x4>

08000c0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c0e:	e7fe      	b.n	8000c0e <HardFault_Handler+0x4>

08000c10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c14:	e7fe      	b.n	8000c14 <MemManage_Handler+0x4>

08000c16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c1a:	e7fe      	b.n	8000c1a <BusFault_Handler+0x4>

08000c1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c20:	e7fe      	b.n	8000c20 <UsageFault_Handler+0x4>

08000c22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c50:	f000 f934 	bl	8000ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	60b9      	str	r1, [r7, #8]
 8000c62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]
 8000c68:	e00a      	b.n	8000c80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c6a:	f3af 8000 	nop.w
 8000c6e:	4601      	mov	r1, r0
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	1c5a      	adds	r2, r3, #1
 8000c74:	60ba      	str	r2, [r7, #8]
 8000c76:	b2ca      	uxtb	r2, r1
 8000c78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	617b      	str	r3, [r7, #20]
 8000c80:	697a      	ldr	r2, [r7, #20]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	dbf0      	blt.n	8000c6a <_read+0x12>
	}

return len;
 8000c88:	687b      	ldr	r3, [r7, #4]
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b086      	sub	sp, #24
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	60f8      	str	r0, [r7, #12]
 8000c9a:	60b9      	str	r1, [r7, #8]
 8000c9c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	617b      	str	r3, [r7, #20]
 8000ca2:	e009      	b.n	8000cb8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	1c5a      	adds	r2, r3, #1
 8000ca8:	60ba      	str	r2, [r7, #8]
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff ff21 	bl	8000af4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	617b      	str	r3, [r7, #20]
 8000cb8:	697a      	ldr	r2, [r7, #20]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	dbf1      	blt.n	8000ca4 <_write+0x12>
	}
	return len;
 8000cc0:	687b      	ldr	r3, [r7, #4]
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3718      	adds	r7, #24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}

08000cca <_close>:

int _close(int file)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	b083      	sub	sp, #12
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
	return -1;
 8000cd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	b083      	sub	sp, #12
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
 8000cea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cf2:	605a      	str	r2, [r3, #4]
	return 0;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr

08000d02 <_isatty>:

int _isatty(int file)
{
 8000d02:	b480      	push	{r7}
 8000d04:	b083      	sub	sp, #12
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	6078      	str	r0, [r7, #4]
	return 1;
 8000d0a:	2301      	movs	r3, #1
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr

08000d18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
	return 0;
 8000d24:	2300      	movs	r3, #0
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3714      	adds	r7, #20
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
	...

08000d34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b086      	sub	sp, #24
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d3c:	4a14      	ldr	r2, [pc, #80]	; (8000d90 <_sbrk+0x5c>)
 8000d3e:	4b15      	ldr	r3, [pc, #84]	; (8000d94 <_sbrk+0x60>)
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d48:	4b13      	ldr	r3, [pc, #76]	; (8000d98 <_sbrk+0x64>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d102      	bne.n	8000d56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d50:	4b11      	ldr	r3, [pc, #68]	; (8000d98 <_sbrk+0x64>)
 8000d52:	4a12      	ldr	r2, [pc, #72]	; (8000d9c <_sbrk+0x68>)
 8000d54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d56:	4b10      	ldr	r3, [pc, #64]	; (8000d98 <_sbrk+0x64>)
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	693a      	ldr	r2, [r7, #16]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d207      	bcs.n	8000d74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d64:	f001 fe8a 	bl	8002a7c <__errno>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	220c      	movs	r2, #12
 8000d6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d72:	e009      	b.n	8000d88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d74:	4b08      	ldr	r3, [pc, #32]	; (8000d98 <_sbrk+0x64>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d7a:	4b07      	ldr	r3, [pc, #28]	; (8000d98 <_sbrk+0x64>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4413      	add	r3, r2
 8000d82:	4a05      	ldr	r2, [pc, #20]	; (8000d98 <_sbrk+0x64>)
 8000d84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d86:	68fb      	ldr	r3, [r7, #12]
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3718      	adds	r7, #24
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	20020000 	.word	0x20020000
 8000d94:	00000400 	.word	0x00000400
 8000d98:	200000e4 	.word	0x200000e4
 8000d9c:	20000120 	.word	0x20000120

08000da0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <SystemInit+0x20>)
 8000da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000daa:	4a05      	ldr	r2, [pc, #20]	; (8000dc0 <SystemInit+0x20>)
 8000dac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000db0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000dc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dfc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dc8:	480d      	ldr	r0, [pc, #52]	; (8000e00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000dca:	490e      	ldr	r1, [pc, #56]	; (8000e04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000dcc:	4a0e      	ldr	r2, [pc, #56]	; (8000e08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd0:	e002      	b.n	8000dd8 <LoopCopyDataInit>

08000dd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dd6:	3304      	adds	r3, #4

08000dd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ddc:	d3f9      	bcc.n	8000dd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dde:	4a0b      	ldr	r2, [pc, #44]	; (8000e0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000de0:	4c0b      	ldr	r4, [pc, #44]	; (8000e10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de4:	e001      	b.n	8000dea <LoopFillZerobss>

08000de6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000de6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000de8:	3204      	adds	r2, #4

08000dea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dec:	d3fb      	bcc.n	8000de6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dee:	f7ff ffd7 	bl	8000da0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000df2:	f001 fe49 	bl	8002a88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000df6:	f7ff fd1f 	bl	8000838 <main>
  bx  lr    
 8000dfa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000dfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e04:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e08:	08003c30 	.word	0x08003c30
  ldr r2, =_sbss
 8000e0c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e10:	2000011c 	.word	0x2000011c

08000e14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e14:	e7fe      	b.n	8000e14 <ADC_IRQHandler>
	...

08000e18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e1c:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <HAL_Init+0x40>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a0d      	ldr	r2, [pc, #52]	; (8000e58 <HAL_Init+0x40>)
 8000e22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e28:	4b0b      	ldr	r3, [pc, #44]	; (8000e58 <HAL_Init+0x40>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a0a      	ldr	r2, [pc, #40]	; (8000e58 <HAL_Init+0x40>)
 8000e2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <HAL_Init+0x40>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a07      	ldr	r2, [pc, #28]	; (8000e58 <HAL_Init+0x40>)
 8000e3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e40:	2003      	movs	r0, #3
 8000e42:	f000 f90d 	bl	8001060 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e46:	200f      	movs	r0, #15
 8000e48:	f000 f808 	bl	8000e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e4c:	f7ff fe6a 	bl	8000b24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40023c00 	.word	0x40023c00

08000e5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e64:	4b12      	ldr	r3, [pc, #72]	; (8000eb0 <HAL_InitTick+0x54>)
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <HAL_InitTick+0x58>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f000 f917 	bl	80010ae <HAL_SYSTICK_Config>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e00e      	b.n	8000ea8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2b0f      	cmp	r3, #15
 8000e8e:	d80a      	bhi.n	8000ea6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e90:	2200      	movs	r2, #0
 8000e92:	6879      	ldr	r1, [r7, #4]
 8000e94:	f04f 30ff 	mov.w	r0, #4294967295
 8000e98:	f000 f8ed 	bl	8001076 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e9c:	4a06      	ldr	r2, [pc, #24]	; (8000eb8 <HAL_InitTick+0x5c>)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	e000      	b.n	8000ea8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ea6:	2301      	movs	r3, #1
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000000 	.word	0x20000000
 8000eb4:	20000008 	.word	0x20000008
 8000eb8:	20000004 	.word	0x20000004

08000ebc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_IncTick+0x20>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <HAL_IncTick+0x24>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4413      	add	r3, r2
 8000ecc:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <HAL_IncTick+0x24>)
 8000ece:	6013      	str	r3, [r2, #0]
}
 8000ed0:	bf00      	nop
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	20000008 	.word	0x20000008
 8000ee0:	200000e8 	.word	0x200000e8

08000ee4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee8:	4b03      	ldr	r3, [pc, #12]	; (8000ef8 <HAL_GetTick+0x14>)
 8000eea:	681b      	ldr	r3, [r3, #0]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	200000e8 	.word	0x200000e8

08000efc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <__NVIC_SetPriorityGrouping+0x44>)
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f12:	68ba      	ldr	r2, [r7, #8]
 8000f14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f18:	4013      	ands	r3, r2
 8000f1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f2e:	4a04      	ldr	r2, [pc, #16]	; (8000f40 <__NVIC_SetPriorityGrouping+0x44>)
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	60d3      	str	r3, [r2, #12]
}
 8000f34:	bf00      	nop
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	e000ed00 	.word	0xe000ed00

08000f44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <__NVIC_GetPriorityGrouping+0x18>)
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	0a1b      	lsrs	r3, r3, #8
 8000f4e:	f003 0307 	and.w	r3, r3, #7
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	6039      	str	r1, [r7, #0]
 8000f6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	db0a      	blt.n	8000f8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	490c      	ldr	r1, [pc, #48]	; (8000fac <__NVIC_SetPriority+0x4c>)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	0112      	lsls	r2, r2, #4
 8000f80:	b2d2      	uxtb	r2, r2
 8000f82:	440b      	add	r3, r1
 8000f84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f88:	e00a      	b.n	8000fa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	4908      	ldr	r1, [pc, #32]	; (8000fb0 <__NVIC_SetPriority+0x50>)
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	f003 030f 	and.w	r3, r3, #15
 8000f96:	3b04      	subs	r3, #4
 8000f98:	0112      	lsls	r2, r2, #4
 8000f9a:	b2d2      	uxtb	r2, r2
 8000f9c:	440b      	add	r3, r1
 8000f9e:	761a      	strb	r2, [r3, #24]
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000e100 	.word	0xe000e100
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b089      	sub	sp, #36	; 0x24
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f003 0307 	and.w	r3, r3, #7
 8000fc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	f1c3 0307 	rsb	r3, r3, #7
 8000fce:	2b04      	cmp	r3, #4
 8000fd0:	bf28      	it	cs
 8000fd2:	2304      	movcs	r3, #4
 8000fd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3304      	adds	r3, #4
 8000fda:	2b06      	cmp	r3, #6
 8000fdc:	d902      	bls.n	8000fe4 <NVIC_EncodePriority+0x30>
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	3b03      	subs	r3, #3
 8000fe2:	e000      	b.n	8000fe6 <NVIC_EncodePriority+0x32>
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43da      	mvns	r2, r3
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	fa01 f303 	lsl.w	r3, r1, r3
 8001006:	43d9      	mvns	r1, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	4313      	orrs	r3, r2
         );
}
 800100e:	4618      	mov	r0, r3
 8001010:	3724      	adds	r7, #36	; 0x24
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
	...

0800101c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3b01      	subs	r3, #1
 8001028:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800102c:	d301      	bcc.n	8001032 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800102e:	2301      	movs	r3, #1
 8001030:	e00f      	b.n	8001052 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001032:	4a0a      	ldr	r2, [pc, #40]	; (800105c <SysTick_Config+0x40>)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	3b01      	subs	r3, #1
 8001038:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800103a:	210f      	movs	r1, #15
 800103c:	f04f 30ff 	mov.w	r0, #4294967295
 8001040:	f7ff ff8e 	bl	8000f60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001044:	4b05      	ldr	r3, [pc, #20]	; (800105c <SysTick_Config+0x40>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800104a:	4b04      	ldr	r3, [pc, #16]	; (800105c <SysTick_Config+0x40>)
 800104c:	2207      	movs	r2, #7
 800104e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	e000e010 	.word	0xe000e010

08001060 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff ff47 	bl	8000efc <__NVIC_SetPriorityGrouping>
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001076:	b580      	push	{r7, lr}
 8001078:	b086      	sub	sp, #24
 800107a:	af00      	add	r7, sp, #0
 800107c:	4603      	mov	r3, r0
 800107e:	60b9      	str	r1, [r7, #8]
 8001080:	607a      	str	r2, [r7, #4]
 8001082:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001084:	2300      	movs	r3, #0
 8001086:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001088:	f7ff ff5c 	bl	8000f44 <__NVIC_GetPriorityGrouping>
 800108c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800108e:	687a      	ldr	r2, [r7, #4]
 8001090:	68b9      	ldr	r1, [r7, #8]
 8001092:	6978      	ldr	r0, [r7, #20]
 8001094:	f7ff ff8e 	bl	8000fb4 <NVIC_EncodePriority>
 8001098:	4602      	mov	r2, r0
 800109a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800109e:	4611      	mov	r1, r2
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff5d 	bl	8000f60 <__NVIC_SetPriority>
}
 80010a6:	bf00      	nop
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b082      	sub	sp, #8
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ffb0 	bl	800101c <SysTick_Config>
 80010bc:	4603      	mov	r3, r0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
 80010d8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80010da:	4b23      	ldr	r3, [pc, #140]	; (8001168 <HAL_FLASH_Program+0xa0>)
 80010dc:	7e1b      	ldrb	r3, [r3, #24]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d101      	bne.n	80010e6 <HAL_FLASH_Program+0x1e>
 80010e2:	2302      	movs	r3, #2
 80010e4:	e03b      	b.n	800115e <HAL_FLASH_Program+0x96>
 80010e6:	4b20      	ldr	r3, [pc, #128]	; (8001168 <HAL_FLASH_Program+0xa0>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80010ec:	f24c 3050 	movw	r0, #50000	; 0xc350
 80010f0:	f000 f87c 	bl	80011ec <FLASH_WaitForLastOperation>
 80010f4:	4603      	mov	r3, r0
 80010f6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80010f8:	7dfb      	ldrb	r3, [r7, #23]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d12b      	bne.n	8001156 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d105      	bne.n	8001110 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001104:	783b      	ldrb	r3, [r7, #0]
 8001106:	4619      	mov	r1, r3
 8001108:	68b8      	ldr	r0, [r7, #8]
 800110a:	f000 f927 	bl	800135c <FLASH_Program_Byte>
 800110e:	e016      	b.n	800113e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d105      	bne.n	8001122 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001116:	883b      	ldrh	r3, [r7, #0]
 8001118:	4619      	mov	r1, r3
 800111a:	68b8      	ldr	r0, [r7, #8]
 800111c:	f000 f8fa 	bl	8001314 <FLASH_Program_HalfWord>
 8001120:	e00d      	b.n	800113e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2b02      	cmp	r3, #2
 8001126:	d105      	bne.n	8001134 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	4619      	mov	r1, r3
 800112c:	68b8      	ldr	r0, [r7, #8]
 800112e:	f000 f8cf 	bl	80012d0 <FLASH_Program_Word>
 8001132:	e004      	b.n	800113e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001134:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001138:	68b8      	ldr	r0, [r7, #8]
 800113a:	f000 f897 	bl	800126c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800113e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001142:	f000 f853 	bl	80011ec <FLASH_WaitForLastOperation>
 8001146:	4603      	mov	r3, r0
 8001148:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800114a:	4b08      	ldr	r3, [pc, #32]	; (800116c <HAL_FLASH_Program+0xa4>)
 800114c:	691b      	ldr	r3, [r3, #16]
 800114e:	4a07      	ldr	r2, [pc, #28]	; (800116c <HAL_FLASH_Program+0xa4>)
 8001150:	f023 0301 	bic.w	r3, r3, #1
 8001154:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001156:	4b04      	ldr	r3, [pc, #16]	; (8001168 <HAL_FLASH_Program+0xa0>)
 8001158:	2200      	movs	r2, #0
 800115a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800115c:	7dfb      	ldrb	r3, [r7, #23]
}
 800115e:	4618      	mov	r0, r3
 8001160:	3718      	adds	r7, #24
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200000ec 	.word	0x200000ec
 800116c:	40023c00 	.word	0x40023c00

08001170 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001176:	2300      	movs	r3, #0
 8001178:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800117a:	4b0b      	ldr	r3, [pc, #44]	; (80011a8 <HAL_FLASH_Unlock+0x38>)
 800117c:	691b      	ldr	r3, [r3, #16]
 800117e:	2b00      	cmp	r3, #0
 8001180:	da0b      	bge.n	800119a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001182:	4b09      	ldr	r3, [pc, #36]	; (80011a8 <HAL_FLASH_Unlock+0x38>)
 8001184:	4a09      	ldr	r2, [pc, #36]	; (80011ac <HAL_FLASH_Unlock+0x3c>)
 8001186:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001188:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <HAL_FLASH_Unlock+0x38>)
 800118a:	4a09      	ldr	r2, [pc, #36]	; (80011b0 <HAL_FLASH_Unlock+0x40>)
 800118c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800118e:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <HAL_FLASH_Unlock+0x38>)
 8001190:	691b      	ldr	r3, [r3, #16]
 8001192:	2b00      	cmp	r3, #0
 8001194:	da01      	bge.n	800119a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800119a:	79fb      	ldrb	r3, [r7, #7]
}
 800119c:	4618      	mov	r0, r3
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	40023c00 	.word	0x40023c00
 80011ac:	45670123 	.word	0x45670123
 80011b0:	cdef89ab 	.word	0xcdef89ab

080011b4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80011b8:	4b05      	ldr	r3, [pc, #20]	; (80011d0 <HAL_FLASH_Lock+0x1c>)
 80011ba:	691b      	ldr	r3, [r3, #16]
 80011bc:	4a04      	ldr	r2, [pc, #16]	; (80011d0 <HAL_FLASH_Lock+0x1c>)
 80011be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011c2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	40023c00 	.word	0x40023c00

080011d4 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80011d8:	4b03      	ldr	r3, [pc, #12]	; (80011e8 <HAL_FLASH_GetError+0x14>)
 80011da:	69db      	ldr	r3, [r3, #28]
}  
 80011dc:	4618      	mov	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	200000ec 	.word	0x200000ec

080011ec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011f8:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <FLASH_WaitForLastOperation+0x78>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80011fe:	f7ff fe71 	bl	8000ee4 <HAL_GetTick>
 8001202:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001204:	e010      	b.n	8001228 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800120c:	d00c      	beq.n	8001228 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d007      	beq.n	8001224 <FLASH_WaitForLastOperation+0x38>
 8001214:	f7ff fe66 	bl	8000ee4 <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	429a      	cmp	r2, r3
 8001222:	d201      	bcs.n	8001228 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e019      	b.n	800125c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <FLASH_WaitForLastOperation+0x7c>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001230:	2b00      	cmp	r3, #0
 8001232:	d1e8      	bne.n	8001206 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <FLASH_WaitForLastOperation+0x7c>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	f003 0301 	and.w	r3, r3, #1
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <FLASH_WaitForLastOperation+0x7c>)
 8001242:	2201      	movs	r2, #1
 8001244:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001246:	4b08      	ldr	r3, [pc, #32]	; (8001268 <FLASH_WaitForLastOperation+0x7c>)
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800124e:	2b00      	cmp	r3, #0
 8001250:	d003      	beq.n	800125a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001252:	f000 f8a5 	bl	80013a0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e000      	b.n	800125c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800125a:	2300      	movs	r3, #0
  
}  
 800125c:	4618      	mov	r0, r3
 800125e:	3710      	adds	r7, #16
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	200000ec 	.word	0x200000ec
 8001268:	40023c00 	.word	0x40023c00

0800126c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001278:	4b14      	ldr	r3, [pc, #80]	; (80012cc <FLASH_Program_DoubleWord+0x60>)
 800127a:	691b      	ldr	r3, [r3, #16]
 800127c:	4a13      	ldr	r2, [pc, #76]	; (80012cc <FLASH_Program_DoubleWord+0x60>)
 800127e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001282:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001284:	4b11      	ldr	r3, [pc, #68]	; (80012cc <FLASH_Program_DoubleWord+0x60>)
 8001286:	691b      	ldr	r3, [r3, #16]
 8001288:	4a10      	ldr	r2, [pc, #64]	; (80012cc <FLASH_Program_DoubleWord+0x60>)
 800128a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800128e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001290:	4b0e      	ldr	r3, [pc, #56]	; (80012cc <FLASH_Program_DoubleWord+0x60>)
 8001292:	691b      	ldr	r3, [r3, #16]
 8001294:	4a0d      	ldr	r2, [pc, #52]	; (80012cc <FLASH_Program_DoubleWord+0x60>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	683a      	ldr	r2, [r7, #0]
 80012a0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80012a2:	f3bf 8f6f 	isb	sy
}
 80012a6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80012a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	f04f 0300 	mov.w	r3, #0
 80012b4:	000a      	movs	r2, r1
 80012b6:	2300      	movs	r3, #0
 80012b8:	68f9      	ldr	r1, [r7, #12]
 80012ba:	3104      	adds	r1, #4
 80012bc:	4613      	mov	r3, r2
 80012be:	600b      	str	r3, [r1, #0]
}
 80012c0:	bf00      	nop
 80012c2:	3714      	adds	r7, #20
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	40023c00 	.word	0x40023c00

080012d0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80012da:	4b0d      	ldr	r3, [pc, #52]	; (8001310 <FLASH_Program_Word+0x40>)
 80012dc:	691b      	ldr	r3, [r3, #16]
 80012de:	4a0c      	ldr	r2, [pc, #48]	; (8001310 <FLASH_Program_Word+0x40>)
 80012e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012e4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80012e6:	4b0a      	ldr	r3, [pc, #40]	; (8001310 <FLASH_Program_Word+0x40>)
 80012e8:	691b      	ldr	r3, [r3, #16]
 80012ea:	4a09      	ldr	r2, [pc, #36]	; (8001310 <FLASH_Program_Word+0x40>)
 80012ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80012f2:	4b07      	ldr	r3, [pc, #28]	; (8001310 <FLASH_Program_Word+0x40>)
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	4a06      	ldr	r2, [pc, #24]	; (8001310 <FLASH_Program_Word+0x40>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	683a      	ldr	r2, [r7, #0]
 8001302:	601a      	str	r2, [r3, #0]
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	40023c00 	.word	0x40023c00

08001314 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001320:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <FLASH_Program_HalfWord+0x44>)
 8001322:	691b      	ldr	r3, [r3, #16]
 8001324:	4a0c      	ldr	r2, [pc, #48]	; (8001358 <FLASH_Program_HalfWord+0x44>)
 8001326:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800132a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800132c:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <FLASH_Program_HalfWord+0x44>)
 800132e:	691b      	ldr	r3, [r3, #16]
 8001330:	4a09      	ldr	r2, [pc, #36]	; (8001358 <FLASH_Program_HalfWord+0x44>)
 8001332:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001336:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001338:	4b07      	ldr	r3, [pc, #28]	; (8001358 <FLASH_Program_HalfWord+0x44>)
 800133a:	691b      	ldr	r3, [r3, #16]
 800133c:	4a06      	ldr	r2, [pc, #24]	; (8001358 <FLASH_Program_HalfWord+0x44>)
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	887a      	ldrh	r2, [r7, #2]
 8001348:	801a      	strh	r2, [r3, #0]
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	40023c00 	.word	0x40023c00

0800135c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	460b      	mov	r3, r1
 8001366:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <FLASH_Program_Byte+0x40>)
 800136a:	691b      	ldr	r3, [r3, #16]
 800136c:	4a0b      	ldr	r2, [pc, #44]	; (800139c <FLASH_Program_Byte+0x40>)
 800136e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001372:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001374:	4b09      	ldr	r3, [pc, #36]	; (800139c <FLASH_Program_Byte+0x40>)
 8001376:	4a09      	ldr	r2, [pc, #36]	; (800139c <FLASH_Program_Byte+0x40>)
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800137c:	4b07      	ldr	r3, [pc, #28]	; (800139c <FLASH_Program_Byte+0x40>)
 800137e:	691b      	ldr	r3, [r3, #16]
 8001380:	4a06      	ldr	r2, [pc, #24]	; (800139c <FLASH_Program_Byte+0x40>)
 8001382:	f043 0301 	orr.w	r3, r3, #1
 8001386:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	78fa      	ldrb	r2, [r7, #3]
 800138c:	701a      	strb	r2, [r3, #0]
}
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	40023c00 	.word	0x40023c00

080013a0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80013a4:	4b27      	ldr	r3, [pc, #156]	; (8001444 <FLASH_SetErrorCode+0xa4>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	f003 0310 	and.w	r3, r3, #16
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d008      	beq.n	80013c2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80013b0:	4b25      	ldr	r3, [pc, #148]	; (8001448 <FLASH_SetErrorCode+0xa8>)
 80013b2:	69db      	ldr	r3, [r3, #28]
 80013b4:	f043 0310 	orr.w	r3, r3, #16
 80013b8:	4a23      	ldr	r2, [pc, #140]	; (8001448 <FLASH_SetErrorCode+0xa8>)
 80013ba:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80013bc:	4b21      	ldr	r3, [pc, #132]	; (8001444 <FLASH_SetErrorCode+0xa4>)
 80013be:	2210      	movs	r2, #16
 80013c0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80013c2:	4b20      	ldr	r3, [pc, #128]	; (8001444 <FLASH_SetErrorCode+0xa4>)
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	f003 0320 	and.w	r3, r3, #32
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d008      	beq.n	80013e0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80013ce:	4b1e      	ldr	r3, [pc, #120]	; (8001448 <FLASH_SetErrorCode+0xa8>)
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	f043 0308 	orr.w	r3, r3, #8
 80013d6:	4a1c      	ldr	r2, [pc, #112]	; (8001448 <FLASH_SetErrorCode+0xa8>)
 80013d8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80013da:	4b1a      	ldr	r3, [pc, #104]	; (8001444 <FLASH_SetErrorCode+0xa4>)
 80013dc:	2220      	movs	r2, #32
 80013de:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80013e0:	4b18      	ldr	r3, [pc, #96]	; (8001444 <FLASH_SetErrorCode+0xa4>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d008      	beq.n	80013fe <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80013ec:	4b16      	ldr	r3, [pc, #88]	; (8001448 <FLASH_SetErrorCode+0xa8>)
 80013ee:	69db      	ldr	r3, [r3, #28]
 80013f0:	f043 0304 	orr.w	r3, r3, #4
 80013f4:	4a14      	ldr	r2, [pc, #80]	; (8001448 <FLASH_SetErrorCode+0xa8>)
 80013f6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80013f8:	4b12      	ldr	r3, [pc, #72]	; (8001444 <FLASH_SetErrorCode+0xa4>)
 80013fa:	2240      	movs	r2, #64	; 0x40
 80013fc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <FLASH_SetErrorCode+0xa4>)
 8001400:	68db      	ldr	r3, [r3, #12]
 8001402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001406:	2b00      	cmp	r3, #0
 8001408:	d008      	beq.n	800141c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800140a:	4b0f      	ldr	r3, [pc, #60]	; (8001448 <FLASH_SetErrorCode+0xa8>)
 800140c:	69db      	ldr	r3, [r3, #28]
 800140e:	f043 0302 	orr.w	r3, r3, #2
 8001412:	4a0d      	ldr	r2, [pc, #52]	; (8001448 <FLASH_SetErrorCode+0xa8>)
 8001414:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <FLASH_SetErrorCode+0xa4>)
 8001418:	2280      	movs	r2, #128	; 0x80
 800141a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800141c:	4b09      	ldr	r3, [pc, #36]	; (8001444 <FLASH_SetErrorCode+0xa4>)
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	f003 0302 	and.w	r3, r3, #2
 8001424:	2b00      	cmp	r3, #0
 8001426:	d008      	beq.n	800143a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001428:	4b07      	ldr	r3, [pc, #28]	; (8001448 <FLASH_SetErrorCode+0xa8>)
 800142a:	69db      	ldr	r3, [r3, #28]
 800142c:	f043 0320 	orr.w	r3, r3, #32
 8001430:	4a05      	ldr	r2, [pc, #20]	; (8001448 <FLASH_SetErrorCode+0xa8>)
 8001432:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <FLASH_SetErrorCode+0xa4>)
 8001436:	2202      	movs	r2, #2
 8001438:	60da      	str	r2, [r3, #12]
  }
}
 800143a:	bf00      	nop
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	40023c00 	.word	0x40023c00
 8001448:	200000ec 	.word	0x200000ec

0800144c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800145a:	2300      	movs	r3, #0
 800145c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800145e:	4b31      	ldr	r3, [pc, #196]	; (8001524 <HAL_FLASHEx_Erase+0xd8>)
 8001460:	7e1b      	ldrb	r3, [r3, #24]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d101      	bne.n	800146a <HAL_FLASHEx_Erase+0x1e>
 8001466:	2302      	movs	r3, #2
 8001468:	e058      	b.n	800151c <HAL_FLASHEx_Erase+0xd0>
 800146a:	4b2e      	ldr	r3, [pc, #184]	; (8001524 <HAL_FLASHEx_Erase+0xd8>)
 800146c:	2201      	movs	r2, #1
 800146e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001470:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001474:	f7ff feba 	bl	80011ec <FLASH_WaitForLastOperation>
 8001478:	4603      	mov	r3, r0
 800147a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d148      	bne.n	8001514 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	f04f 32ff 	mov.w	r2, #4294967295
 8001488:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d115      	bne.n	80014be <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	b2da      	uxtb	r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	4619      	mov	r1, r3
 800149e:	4610      	mov	r0, r2
 80014a0:	f000 f844 	bl	800152c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014a4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80014a8:	f7ff fea0 	bl	80011ec <FLASH_WaitForLastOperation>
 80014ac:	4603      	mov	r3, r0
 80014ae:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80014b0:	4b1d      	ldr	r3, [pc, #116]	; (8001528 <HAL_FLASHEx_Erase+0xdc>)
 80014b2:	691b      	ldr	r3, [r3, #16]
 80014b4:	4a1c      	ldr	r2, [pc, #112]	; (8001528 <HAL_FLASHEx_Erase+0xdc>)
 80014b6:	f023 0304 	bic.w	r3, r3, #4
 80014ba:	6113      	str	r3, [r2, #16]
 80014bc:	e028      	b.n	8001510 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	e01c      	b.n	8001500 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	691b      	ldr	r3, [r3, #16]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	4619      	mov	r1, r3
 80014ce:	68b8      	ldr	r0, [r7, #8]
 80014d0:	f000 f850 	bl	8001574 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014d4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80014d8:	f7ff fe88 	bl	80011ec <FLASH_WaitForLastOperation>
 80014dc:	4603      	mov	r3, r0
 80014de:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <HAL_FLASHEx_Erase+0xdc>)
 80014e2:	691b      	ldr	r3, [r3, #16]
 80014e4:	4a10      	ldr	r2, [pc, #64]	; (8001528 <HAL_FLASHEx_Erase+0xdc>)
 80014e6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80014ea:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	68ba      	ldr	r2, [r7, #8]
 80014f6:	601a      	str	r2, [r3, #0]
          break;
 80014f8:	e00a      	b.n	8001510 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	3301      	adds	r3, #1
 80014fe:	60bb      	str	r3, [r7, #8]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	68da      	ldr	r2, [r3, #12]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	4413      	add	r3, r2
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	429a      	cmp	r2, r3
 800150e:	d3da      	bcc.n	80014c6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001510:	f000 f878 	bl	8001604 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001514:	4b03      	ldr	r3, [pc, #12]	; (8001524 <HAL_FLASHEx_Erase+0xd8>)
 8001516:	2200      	movs	r2, #0
 8001518:	761a      	strb	r2, [r3, #24]

  return status;
 800151a:	7bfb      	ldrb	r3, [r7, #15]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	200000ec 	.word	0x200000ec
 8001528:	40023c00 	.word	0x40023c00

0800152c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	6039      	str	r1, [r7, #0]
 8001536:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001538:	4b0d      	ldr	r3, [pc, #52]	; (8001570 <FLASH_MassErase+0x44>)
 800153a:	691b      	ldr	r3, [r3, #16]
 800153c:	4a0c      	ldr	r2, [pc, #48]	; (8001570 <FLASH_MassErase+0x44>)
 800153e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001542:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001544:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <FLASH_MassErase+0x44>)
 8001546:	691b      	ldr	r3, [r3, #16]
 8001548:	4a09      	ldr	r2, [pc, #36]	; (8001570 <FLASH_MassErase+0x44>)
 800154a:	f043 0304 	orr.w	r3, r3, #4
 800154e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8001550:	4b07      	ldr	r3, [pc, #28]	; (8001570 <FLASH_MassErase+0x44>)
 8001552:	691a      	ldr	r2, [r3, #16]
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	021b      	lsls	r3, r3, #8
 8001558:	4313      	orrs	r3, r2
 800155a:	4a05      	ldr	r2, [pc, #20]	; (8001570 <FLASH_MassErase+0x44>)
 800155c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001560:	6113      	str	r3, [r2, #16]
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	40023c00 	.word	0x40023c00

08001574 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	460b      	mov	r3, r1
 800157e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001584:	78fb      	ldrb	r3, [r7, #3]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d102      	bne.n	8001590 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800158a:	2300      	movs	r3, #0
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	e010      	b.n	80015b2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001590:	78fb      	ldrb	r3, [r7, #3]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d103      	bne.n	800159e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001596:	f44f 7380 	mov.w	r3, #256	; 0x100
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	e009      	b.n	80015b2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800159e:	78fb      	ldrb	r3, [r7, #3]
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d103      	bne.n	80015ac <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80015a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	e002      	b.n	80015b2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80015ac:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015b0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80015b2:	4b13      	ldr	r3, [pc, #76]	; (8001600 <FLASH_Erase_Sector+0x8c>)
 80015b4:	691b      	ldr	r3, [r3, #16]
 80015b6:	4a12      	ldr	r2, [pc, #72]	; (8001600 <FLASH_Erase_Sector+0x8c>)
 80015b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80015be:	4b10      	ldr	r3, [pc, #64]	; (8001600 <FLASH_Erase_Sector+0x8c>)
 80015c0:	691a      	ldr	r2, [r3, #16]
 80015c2:	490f      	ldr	r1, [pc, #60]	; (8001600 <FLASH_Erase_Sector+0x8c>)
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80015ca:	4b0d      	ldr	r3, [pc, #52]	; (8001600 <FLASH_Erase_Sector+0x8c>)
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	4a0c      	ldr	r2, [pc, #48]	; (8001600 <FLASH_Erase_Sector+0x8c>)
 80015d0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80015d4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80015d6:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <FLASH_Erase_Sector+0x8c>)
 80015d8:	691a      	ldr	r2, [r3, #16]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	00db      	lsls	r3, r3, #3
 80015de:	4313      	orrs	r3, r2
 80015e0:	4a07      	ldr	r2, [pc, #28]	; (8001600 <FLASH_Erase_Sector+0x8c>)
 80015e2:	f043 0302 	orr.w	r3, r3, #2
 80015e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80015e8:	4b05      	ldr	r3, [pc, #20]	; (8001600 <FLASH_Erase_Sector+0x8c>)
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	4a04      	ldr	r2, [pc, #16]	; (8001600 <FLASH_Erase_Sector+0x8c>)
 80015ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015f2:	6113      	str	r3, [r2, #16]
}
 80015f4:	bf00      	nop
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	40023c00 	.word	0x40023c00

08001604 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8001608:	4b20      	ldr	r3, [pc, #128]	; (800168c <FLASH_FlushCaches+0x88>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001610:	2b00      	cmp	r3, #0
 8001612:	d017      	beq.n	8001644 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001614:	4b1d      	ldr	r3, [pc, #116]	; (800168c <FLASH_FlushCaches+0x88>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a1c      	ldr	r2, [pc, #112]	; (800168c <FLASH_FlushCaches+0x88>)
 800161a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800161e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001620:	4b1a      	ldr	r3, [pc, #104]	; (800168c <FLASH_FlushCaches+0x88>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a19      	ldr	r2, [pc, #100]	; (800168c <FLASH_FlushCaches+0x88>)
 8001626:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800162a:	6013      	str	r3, [r2, #0]
 800162c:	4b17      	ldr	r3, [pc, #92]	; (800168c <FLASH_FlushCaches+0x88>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a16      	ldr	r2, [pc, #88]	; (800168c <FLASH_FlushCaches+0x88>)
 8001632:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001636:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001638:	4b14      	ldr	r3, [pc, #80]	; (800168c <FLASH_FlushCaches+0x88>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a13      	ldr	r2, [pc, #76]	; (800168c <FLASH_FlushCaches+0x88>)
 800163e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001642:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001644:	4b11      	ldr	r3, [pc, #68]	; (800168c <FLASH_FlushCaches+0x88>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800164c:	2b00      	cmp	r3, #0
 800164e:	d017      	beq.n	8001680 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001650:	4b0e      	ldr	r3, [pc, #56]	; (800168c <FLASH_FlushCaches+0x88>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a0d      	ldr	r2, [pc, #52]	; (800168c <FLASH_FlushCaches+0x88>)
 8001656:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800165a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800165c:	4b0b      	ldr	r3, [pc, #44]	; (800168c <FLASH_FlushCaches+0x88>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a0a      	ldr	r2, [pc, #40]	; (800168c <FLASH_FlushCaches+0x88>)
 8001662:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001666:	6013      	str	r3, [r2, #0]
 8001668:	4b08      	ldr	r3, [pc, #32]	; (800168c <FLASH_FlushCaches+0x88>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a07      	ldr	r2, [pc, #28]	; (800168c <FLASH_FlushCaches+0x88>)
 800166e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001672:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001674:	4b05      	ldr	r3, [pc, #20]	; (800168c <FLASH_FlushCaches+0x88>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a04      	ldr	r2, [pc, #16]	; (800168c <FLASH_FlushCaches+0x88>)
 800167a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800167e:	6013      	str	r3, [r2, #0]
  }
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	40023c00 	.word	0x40023c00

08001690 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001690:	b480      	push	{r7}
 8001692:	b089      	sub	sp, #36	; 0x24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016a2:	2300      	movs	r3, #0
 80016a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016a6:	2300      	movs	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
 80016aa:	e16b      	b.n	8001984 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016ac:	2201      	movs	r2, #1
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	697a      	ldr	r2, [r7, #20]
 80016bc:	4013      	ands	r3, r2
 80016be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	f040 815a 	bne.w	800197e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f003 0303 	and.w	r3, r3, #3
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d005      	beq.n	80016e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d130      	bne.n	8001744 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	2203      	movs	r2, #3
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	43db      	mvns	r3, r3
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	4013      	ands	r3, r2
 80016f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	68da      	ldr	r2, [r3, #12]
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4313      	orrs	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001718:	2201      	movs	r2, #1
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	43db      	mvns	r3, r3
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	4013      	ands	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	091b      	lsrs	r3, r3, #4
 800172e:	f003 0201 	and.w	r2, r3, #1
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	4313      	orrs	r3, r2
 800173c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 0303 	and.w	r3, r3, #3
 800174c:	2b03      	cmp	r3, #3
 800174e:	d017      	beq.n	8001780 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	2203      	movs	r2, #3
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	4013      	ands	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	689a      	ldr	r2, [r3, #8]
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4313      	orrs	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f003 0303 	and.w	r3, r3, #3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d123      	bne.n	80017d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	08da      	lsrs	r2, r3, #3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	3208      	adds	r2, #8
 8001794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001798:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	f003 0307 	and.w	r3, r3, #7
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	220f      	movs	r2, #15
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	43db      	mvns	r3, r3
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	4013      	ands	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	691a      	ldr	r2, [r3, #16]
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	08da      	lsrs	r2, r3, #3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	3208      	adds	r2, #8
 80017ce:	69b9      	ldr	r1, [r7, #24]
 80017d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	2203      	movs	r2, #3
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	43db      	mvns	r3, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f003 0203 	and.w	r2, r3, #3
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	4313      	orrs	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001810:	2b00      	cmp	r3, #0
 8001812:	f000 80b4 	beq.w	800197e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	4b60      	ldr	r3, [pc, #384]	; (800199c <HAL_GPIO_Init+0x30c>)
 800181c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181e:	4a5f      	ldr	r2, [pc, #380]	; (800199c <HAL_GPIO_Init+0x30c>)
 8001820:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001824:	6453      	str	r3, [r2, #68]	; 0x44
 8001826:	4b5d      	ldr	r3, [pc, #372]	; (800199c <HAL_GPIO_Init+0x30c>)
 8001828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800182a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001832:	4a5b      	ldr	r2, [pc, #364]	; (80019a0 <HAL_GPIO_Init+0x310>)
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	089b      	lsrs	r3, r3, #2
 8001838:	3302      	adds	r3, #2
 800183a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800183e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	f003 0303 	and.w	r3, r3, #3
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	220f      	movs	r2, #15
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4013      	ands	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a52      	ldr	r2, [pc, #328]	; (80019a4 <HAL_GPIO_Init+0x314>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d02b      	beq.n	80018b6 <HAL_GPIO_Init+0x226>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a51      	ldr	r2, [pc, #324]	; (80019a8 <HAL_GPIO_Init+0x318>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d025      	beq.n	80018b2 <HAL_GPIO_Init+0x222>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a50      	ldr	r2, [pc, #320]	; (80019ac <HAL_GPIO_Init+0x31c>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d01f      	beq.n	80018ae <HAL_GPIO_Init+0x21e>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a4f      	ldr	r2, [pc, #316]	; (80019b0 <HAL_GPIO_Init+0x320>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d019      	beq.n	80018aa <HAL_GPIO_Init+0x21a>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a4e      	ldr	r2, [pc, #312]	; (80019b4 <HAL_GPIO_Init+0x324>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d013      	beq.n	80018a6 <HAL_GPIO_Init+0x216>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a4d      	ldr	r2, [pc, #308]	; (80019b8 <HAL_GPIO_Init+0x328>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d00d      	beq.n	80018a2 <HAL_GPIO_Init+0x212>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a4c      	ldr	r2, [pc, #304]	; (80019bc <HAL_GPIO_Init+0x32c>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d007      	beq.n	800189e <HAL_GPIO_Init+0x20e>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a4b      	ldr	r2, [pc, #300]	; (80019c0 <HAL_GPIO_Init+0x330>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d101      	bne.n	800189a <HAL_GPIO_Init+0x20a>
 8001896:	2307      	movs	r3, #7
 8001898:	e00e      	b.n	80018b8 <HAL_GPIO_Init+0x228>
 800189a:	2308      	movs	r3, #8
 800189c:	e00c      	b.n	80018b8 <HAL_GPIO_Init+0x228>
 800189e:	2306      	movs	r3, #6
 80018a0:	e00a      	b.n	80018b8 <HAL_GPIO_Init+0x228>
 80018a2:	2305      	movs	r3, #5
 80018a4:	e008      	b.n	80018b8 <HAL_GPIO_Init+0x228>
 80018a6:	2304      	movs	r3, #4
 80018a8:	e006      	b.n	80018b8 <HAL_GPIO_Init+0x228>
 80018aa:	2303      	movs	r3, #3
 80018ac:	e004      	b.n	80018b8 <HAL_GPIO_Init+0x228>
 80018ae:	2302      	movs	r3, #2
 80018b0:	e002      	b.n	80018b8 <HAL_GPIO_Init+0x228>
 80018b2:	2301      	movs	r3, #1
 80018b4:	e000      	b.n	80018b8 <HAL_GPIO_Init+0x228>
 80018b6:	2300      	movs	r3, #0
 80018b8:	69fa      	ldr	r2, [r7, #28]
 80018ba:	f002 0203 	and.w	r2, r2, #3
 80018be:	0092      	lsls	r2, r2, #2
 80018c0:	4093      	lsls	r3, r2
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018c8:	4935      	ldr	r1, [pc, #212]	; (80019a0 <HAL_GPIO_Init+0x310>)
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	089b      	lsrs	r3, r3, #2
 80018ce:	3302      	adds	r3, #2
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018d6:	4b3b      	ldr	r3, [pc, #236]	; (80019c4 <HAL_GPIO_Init+0x334>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	43db      	mvns	r3, r3
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	4013      	ands	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018fa:	4a32      	ldr	r2, [pc, #200]	; (80019c4 <HAL_GPIO_Init+0x334>)
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001900:	4b30      	ldr	r3, [pc, #192]	; (80019c4 <HAL_GPIO_Init+0x334>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	43db      	mvns	r3, r3
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	4013      	ands	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	4313      	orrs	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001924:	4a27      	ldr	r2, [pc, #156]	; (80019c4 <HAL_GPIO_Init+0x334>)
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800192a:	4b26      	ldr	r3, [pc, #152]	; (80019c4 <HAL_GPIO_Init+0x334>)
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d003      	beq.n	800194e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	4313      	orrs	r3, r2
 800194c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800194e:	4a1d      	ldr	r2, [pc, #116]	; (80019c4 <HAL_GPIO_Init+0x334>)
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001954:	4b1b      	ldr	r3, [pc, #108]	; (80019c4 <HAL_GPIO_Init+0x334>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	43db      	mvns	r3, r3
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	4013      	ands	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d003      	beq.n	8001978 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	4313      	orrs	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001978:	4a12      	ldr	r2, [pc, #72]	; (80019c4 <HAL_GPIO_Init+0x334>)
 800197a:	69bb      	ldr	r3, [r7, #24]
 800197c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	3301      	adds	r3, #1
 8001982:	61fb      	str	r3, [r7, #28]
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	2b0f      	cmp	r3, #15
 8001988:	f67f ae90 	bls.w	80016ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800198c:	bf00      	nop
 800198e:	bf00      	nop
 8001990:	3724      	adds	r7, #36	; 0x24
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	40023800 	.word	0x40023800
 80019a0:	40013800 	.word	0x40013800
 80019a4:	40020000 	.word	0x40020000
 80019a8:	40020400 	.word	0x40020400
 80019ac:	40020800 	.word	0x40020800
 80019b0:	40020c00 	.word	0x40020c00
 80019b4:	40021000 	.word	0x40021000
 80019b8:	40021400 	.word	0x40021400
 80019bc:	40021800 	.word	0x40021800
 80019c0:	40021c00 	.word	0x40021c00
 80019c4:	40013c00 	.word	0x40013c00

080019c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e267      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d075      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019e6:	4b88      	ldr	r3, [pc, #544]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f003 030c 	and.w	r3, r3, #12
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	d00c      	beq.n	8001a0c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019f2:	4b85      	ldr	r3, [pc, #532]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80019fa:	2b08      	cmp	r3, #8
 80019fc:	d112      	bne.n	8001a24 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019fe:	4b82      	ldr	r3, [pc, #520]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a0a:	d10b      	bne.n	8001a24 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a0c:	4b7e      	ldr	r3, [pc, #504]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d05b      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x108>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d157      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e242      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a2c:	d106      	bne.n	8001a3c <HAL_RCC_OscConfig+0x74>
 8001a2e:	4b76      	ldr	r3, [pc, #472]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a75      	ldr	r2, [pc, #468]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a38:	6013      	str	r3, [r2, #0]
 8001a3a:	e01d      	b.n	8001a78 <HAL_RCC_OscConfig+0xb0>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a44:	d10c      	bne.n	8001a60 <HAL_RCC_OscConfig+0x98>
 8001a46:	4b70      	ldr	r3, [pc, #448]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a6f      	ldr	r2, [pc, #444]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a50:	6013      	str	r3, [r2, #0]
 8001a52:	4b6d      	ldr	r3, [pc, #436]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a6c      	ldr	r2, [pc, #432]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	e00b      	b.n	8001a78 <HAL_RCC_OscConfig+0xb0>
 8001a60:	4b69      	ldr	r3, [pc, #420]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a68      	ldr	r2, [pc, #416]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a6a:	6013      	str	r3, [r2, #0]
 8001a6c:	4b66      	ldr	r3, [pc, #408]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a65      	ldr	r2, [pc, #404]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d013      	beq.n	8001aa8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a80:	f7ff fa30 	bl	8000ee4 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a86:	e008      	b.n	8001a9a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a88:	f7ff fa2c 	bl	8000ee4 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b64      	cmp	r3, #100	; 0x64
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e207      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a9a:	4b5b      	ldr	r3, [pc, #364]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d0f0      	beq.n	8001a88 <HAL_RCC_OscConfig+0xc0>
 8001aa6:	e014      	b.n	8001ad2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa8:	f7ff fa1c 	bl	8000ee4 <HAL_GetTick>
 8001aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aae:	e008      	b.n	8001ac2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ab0:	f7ff fa18 	bl	8000ee4 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b64      	cmp	r3, #100	; 0x64
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e1f3      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ac2:	4b51      	ldr	r3, [pc, #324]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1f0      	bne.n	8001ab0 <HAL_RCC_OscConfig+0xe8>
 8001ace:	e000      	b.n	8001ad2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ad0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d063      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ade:	4b4a      	ldr	r3, [pc, #296]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 030c 	and.w	r3, r3, #12
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d00b      	beq.n	8001b02 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001aea:	4b47      	ldr	r3, [pc, #284]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001af2:	2b08      	cmp	r3, #8
 8001af4:	d11c      	bne.n	8001b30 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001af6:	4b44      	ldr	r3, [pc, #272]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d116      	bne.n	8001b30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b02:	4b41      	ldr	r3, [pc, #260]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0302 	and.w	r3, r3, #2
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d005      	beq.n	8001b1a <HAL_RCC_OscConfig+0x152>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d001      	beq.n	8001b1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e1c7      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b1a:	4b3b      	ldr	r3, [pc, #236]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	00db      	lsls	r3, r3, #3
 8001b28:	4937      	ldr	r1, [pc, #220]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b2e:	e03a      	b.n	8001ba6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d020      	beq.n	8001b7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b38:	4b34      	ldr	r3, [pc, #208]	; (8001c0c <HAL_RCC_OscConfig+0x244>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3e:	f7ff f9d1 	bl	8000ee4 <HAL_GetTick>
 8001b42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b44:	e008      	b.n	8001b58 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b46:	f7ff f9cd 	bl	8000ee4 <HAL_GetTick>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e1a8      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b58:	4b2b      	ldr	r3, [pc, #172]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0f0      	beq.n	8001b46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b64:	4b28      	ldr	r3, [pc, #160]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	4925      	ldr	r1, [pc, #148]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001b74:	4313      	orrs	r3, r2
 8001b76:	600b      	str	r3, [r1, #0]
 8001b78:	e015      	b.n	8001ba6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b7a:	4b24      	ldr	r3, [pc, #144]	; (8001c0c <HAL_RCC_OscConfig+0x244>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b80:	f7ff f9b0 	bl	8000ee4 <HAL_GetTick>
 8001b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b88:	f7ff f9ac 	bl	8000ee4 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e187      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b9a:	4b1b      	ldr	r3, [pc, #108]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d1f0      	bne.n	8001b88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0308 	and.w	r3, r3, #8
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d036      	beq.n	8001c20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d016      	beq.n	8001be8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bba:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <HAL_RCC_OscConfig+0x248>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc0:	f7ff f990 	bl	8000ee4 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bc8:	f7ff f98c 	bl	8000ee4 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e167      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bda:	4b0b      	ldr	r3, [pc, #44]	; (8001c08 <HAL_RCC_OscConfig+0x240>)
 8001bdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d0f0      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x200>
 8001be6:	e01b      	b.n	8001c20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001be8:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <HAL_RCC_OscConfig+0x248>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bee:	f7ff f979 	bl	8000ee4 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf4:	e00e      	b.n	8001c14 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bf6:	f7ff f975 	bl	8000ee4 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d907      	bls.n	8001c14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e150      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	42470000 	.word	0x42470000
 8001c10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c14:	4b88      	ldr	r3, [pc, #544]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001c16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1ea      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	f000 8097 	beq.w	8001d5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c32:	4b81      	ldr	r3, [pc, #516]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d10f      	bne.n	8001c5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	4b7d      	ldr	r3, [pc, #500]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c46:	4a7c      	ldr	r2, [pc, #496]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c4e:	4b7a      	ldr	r3, [pc, #488]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c5e:	4b77      	ldr	r3, [pc, #476]	; (8001e3c <HAL_RCC_OscConfig+0x474>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d118      	bne.n	8001c9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c6a:	4b74      	ldr	r3, [pc, #464]	; (8001e3c <HAL_RCC_OscConfig+0x474>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a73      	ldr	r2, [pc, #460]	; (8001e3c <HAL_RCC_OscConfig+0x474>)
 8001c70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c76:	f7ff f935 	bl	8000ee4 <HAL_GetTick>
 8001c7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c7c:	e008      	b.n	8001c90 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c7e:	f7ff f931 	bl	8000ee4 <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e10c      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c90:	4b6a      	ldr	r3, [pc, #424]	; (8001e3c <HAL_RCC_OscConfig+0x474>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d0f0      	beq.n	8001c7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d106      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x2ea>
 8001ca4:	4b64      	ldr	r3, [pc, #400]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca8:	4a63      	ldr	r2, [pc, #396]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	6713      	str	r3, [r2, #112]	; 0x70
 8001cb0:	e01c      	b.n	8001cec <HAL_RCC_OscConfig+0x324>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	2b05      	cmp	r3, #5
 8001cb8:	d10c      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x30c>
 8001cba:	4b5f      	ldr	r3, [pc, #380]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cbe:	4a5e      	ldr	r2, [pc, #376]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001cc0:	f043 0304 	orr.w	r3, r3, #4
 8001cc4:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc6:	4b5c      	ldr	r3, [pc, #368]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cca:	4a5b      	ldr	r2, [pc, #364]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001ccc:	f043 0301 	orr.w	r3, r3, #1
 8001cd0:	6713      	str	r3, [r2, #112]	; 0x70
 8001cd2:	e00b      	b.n	8001cec <HAL_RCC_OscConfig+0x324>
 8001cd4:	4b58      	ldr	r3, [pc, #352]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cd8:	4a57      	ldr	r2, [pc, #348]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001cda:	f023 0301 	bic.w	r3, r3, #1
 8001cde:	6713      	str	r3, [r2, #112]	; 0x70
 8001ce0:	4b55      	ldr	r3, [pc, #340]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce4:	4a54      	ldr	r2, [pc, #336]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001ce6:	f023 0304 	bic.w	r3, r3, #4
 8001cea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d015      	beq.n	8001d20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf4:	f7ff f8f6 	bl	8000ee4 <HAL_GetTick>
 8001cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cfa:	e00a      	b.n	8001d12 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cfc:	f7ff f8f2 	bl	8000ee4 <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d901      	bls.n	8001d12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e0cb      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d12:	4b49      	ldr	r3, [pc, #292]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d0ee      	beq.n	8001cfc <HAL_RCC_OscConfig+0x334>
 8001d1e:	e014      	b.n	8001d4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d20:	f7ff f8e0 	bl	8000ee4 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d26:	e00a      	b.n	8001d3e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d28:	f7ff f8dc 	bl	8000ee4 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e0b5      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d3e:	4b3e      	ldr	r3, [pc, #248]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1ee      	bne.n	8001d28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d4a:	7dfb      	ldrb	r3, [r7, #23]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d105      	bne.n	8001d5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d50:	4b39      	ldr	r3, [pc, #228]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d54:	4a38      	ldr	r2, [pc, #224]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001d56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	f000 80a1 	beq.w	8001ea8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d66:	4b34      	ldr	r3, [pc, #208]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
 8001d6e:	2b08      	cmp	r3, #8
 8001d70:	d05c      	beq.n	8001e2c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	699b      	ldr	r3, [r3, #24]
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d141      	bne.n	8001dfe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d7a:	4b31      	ldr	r3, [pc, #196]	; (8001e40 <HAL_RCC_OscConfig+0x478>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d80:	f7ff f8b0 	bl	8000ee4 <HAL_GetTick>
 8001d84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d86:	e008      	b.n	8001d9a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d88:	f7ff f8ac 	bl	8000ee4 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d901      	bls.n	8001d9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e087      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d9a:	4b27      	ldr	r3, [pc, #156]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1f0      	bne.n	8001d88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	69da      	ldr	r2, [r3, #28]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a1b      	ldr	r3, [r3, #32]
 8001dae:	431a      	orrs	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db4:	019b      	lsls	r3, r3, #6
 8001db6:	431a      	orrs	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dbc:	085b      	lsrs	r3, r3, #1
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	041b      	lsls	r3, r3, #16
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc8:	061b      	lsls	r3, r3, #24
 8001dca:	491b      	ldr	r1, [pc, #108]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dd0:	4b1b      	ldr	r3, [pc, #108]	; (8001e40 <HAL_RCC_OscConfig+0x478>)
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd6:	f7ff f885 	bl	8000ee4 <HAL_GetTick>
 8001dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dde:	f7ff f881 	bl	8000ee4 <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e05c      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df0:	4b11      	ldr	r3, [pc, #68]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d0f0      	beq.n	8001dde <HAL_RCC_OscConfig+0x416>
 8001dfc:	e054      	b.n	8001ea8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dfe:	4b10      	ldr	r3, [pc, #64]	; (8001e40 <HAL_RCC_OscConfig+0x478>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e04:	f7ff f86e 	bl	8000ee4 <HAL_GetTick>
 8001e08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e0a:	e008      	b.n	8001e1e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e0c:	f7ff f86a 	bl	8000ee4 <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e045      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e1e:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <HAL_RCC_OscConfig+0x470>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1f0      	bne.n	8001e0c <HAL_RCC_OscConfig+0x444>
 8001e2a:	e03d      	b.n	8001ea8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d107      	bne.n	8001e44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e038      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	40007000 	.word	0x40007000
 8001e40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e44:	4b1b      	ldr	r3, [pc, #108]	; (8001eb4 <HAL_RCC_OscConfig+0x4ec>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d028      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d121      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d11a      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e74:	4013      	ands	r3, r2
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d111      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8a:	085b      	lsrs	r3, r3, #1
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d107      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d001      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e000      	b.n	8001eaa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3718      	adds	r7, #24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40023800 	.word	0x40023800

08001eb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d101      	bne.n	8001ecc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e0cc      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ecc:	4b68      	ldr	r3, [pc, #416]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0307 	and.w	r3, r3, #7
 8001ed4:	683a      	ldr	r2, [r7, #0]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d90c      	bls.n	8001ef4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eda:	4b65      	ldr	r3, [pc, #404]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	b2d2      	uxtb	r2, r2
 8001ee0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ee2:	4b63      	ldr	r3, [pc, #396]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f003 0307 	and.w	r3, r3, #7
 8001eea:	683a      	ldr	r2, [r7, #0]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d001      	beq.n	8001ef4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e0b8      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0302 	and.w	r3, r3, #2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d020      	beq.n	8001f42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d005      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f0c:	4b59      	ldr	r3, [pc, #356]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	4a58      	ldr	r2, [pc, #352]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0308 	and.w	r3, r3, #8
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d005      	beq.n	8001f30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f24:	4b53      	ldr	r3, [pc, #332]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	4a52      	ldr	r2, [pc, #328]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f30:	4b50      	ldr	r3, [pc, #320]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	494d      	ldr	r1, [pc, #308]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d044      	beq.n	8001fd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d107      	bne.n	8001f66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f56:	4b47      	ldr	r3, [pc, #284]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d119      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e07f      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d003      	beq.n	8001f76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f72:	2b03      	cmp	r3, #3
 8001f74:	d107      	bne.n	8001f86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f76:	4b3f      	ldr	r3, [pc, #252]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d109      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e06f      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f86:	4b3b      	ldr	r3, [pc, #236]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e067      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f96:	4b37      	ldr	r3, [pc, #220]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f023 0203 	bic.w	r2, r3, #3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	4934      	ldr	r1, [pc, #208]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fa8:	f7fe ff9c 	bl	8000ee4 <HAL_GetTick>
 8001fac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fae:	e00a      	b.n	8001fc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fb0:	f7fe ff98 	bl	8000ee4 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e04f      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fc6:	4b2b      	ldr	r3, [pc, #172]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f003 020c 	and.w	r2, r3, #12
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d1eb      	bne.n	8001fb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fd8:	4b25      	ldr	r3, [pc, #148]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0307 	and.w	r3, r3, #7
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d20c      	bcs.n	8002000 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe6:	4b22      	ldr	r3, [pc, #136]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fee:	4b20      	ldr	r3, [pc, #128]	; (8002070 <HAL_RCC_ClockConfig+0x1b8>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d001      	beq.n	8002000 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e032      	b.n	8002066 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	2b00      	cmp	r3, #0
 800200a:	d008      	beq.n	800201e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800200c:	4b19      	ldr	r3, [pc, #100]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	4916      	ldr	r1, [pc, #88]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 800201a:	4313      	orrs	r3, r2
 800201c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	d009      	beq.n	800203e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800202a:	4b12      	ldr	r3, [pc, #72]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	490e      	ldr	r1, [pc, #56]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 800203a:	4313      	orrs	r3, r2
 800203c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800203e:	f000 f821 	bl	8002084 <HAL_RCC_GetSysClockFreq>
 8002042:	4602      	mov	r2, r0
 8002044:	4b0b      	ldr	r3, [pc, #44]	; (8002074 <HAL_RCC_ClockConfig+0x1bc>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	091b      	lsrs	r3, r3, #4
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	490a      	ldr	r1, [pc, #40]	; (8002078 <HAL_RCC_ClockConfig+0x1c0>)
 8002050:	5ccb      	ldrb	r3, [r1, r3]
 8002052:	fa22 f303 	lsr.w	r3, r2, r3
 8002056:	4a09      	ldr	r2, [pc, #36]	; (800207c <HAL_RCC_ClockConfig+0x1c4>)
 8002058:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800205a:	4b09      	ldr	r3, [pc, #36]	; (8002080 <HAL_RCC_ClockConfig+0x1c8>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f7fe fefc 	bl	8000e5c <HAL_InitTick>

  return HAL_OK;
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40023c00 	.word	0x40023c00
 8002074:	40023800 	.word	0x40023800
 8002078:	08003b70 	.word	0x08003b70
 800207c:	20000000 	.word	0x20000000
 8002080:	20000004 	.word	0x20000004

08002084 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002084:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002088:	b094      	sub	sp, #80	; 0x50
 800208a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	647b      	str	r3, [r7, #68]	; 0x44
 8002090:	2300      	movs	r3, #0
 8002092:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002094:	2300      	movs	r3, #0
 8002096:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002098:	2300      	movs	r3, #0
 800209a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800209c:	4b79      	ldr	r3, [pc, #484]	; (8002284 <HAL_RCC_GetSysClockFreq+0x200>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 030c 	and.w	r3, r3, #12
 80020a4:	2b08      	cmp	r3, #8
 80020a6:	d00d      	beq.n	80020c4 <HAL_RCC_GetSysClockFreq+0x40>
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	f200 80e1 	bhi.w	8002270 <HAL_RCC_GetSysClockFreq+0x1ec>
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d002      	beq.n	80020b8 <HAL_RCC_GetSysClockFreq+0x34>
 80020b2:	2b04      	cmp	r3, #4
 80020b4:	d003      	beq.n	80020be <HAL_RCC_GetSysClockFreq+0x3a>
 80020b6:	e0db      	b.n	8002270 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020b8:	4b73      	ldr	r3, [pc, #460]	; (8002288 <HAL_RCC_GetSysClockFreq+0x204>)
 80020ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80020bc:	e0db      	b.n	8002276 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020be:	4b73      	ldr	r3, [pc, #460]	; (800228c <HAL_RCC_GetSysClockFreq+0x208>)
 80020c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80020c2:	e0d8      	b.n	8002276 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020c4:	4b6f      	ldr	r3, [pc, #444]	; (8002284 <HAL_RCC_GetSysClockFreq+0x200>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80020cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020ce:	4b6d      	ldr	r3, [pc, #436]	; (8002284 <HAL_RCC_GetSysClockFreq+0x200>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d063      	beq.n	80021a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020da:	4b6a      	ldr	r3, [pc, #424]	; (8002284 <HAL_RCC_GetSysClockFreq+0x200>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	099b      	lsrs	r3, r3, #6
 80020e0:	2200      	movs	r2, #0
 80020e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80020e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80020e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020ec:	633b      	str	r3, [r7, #48]	; 0x30
 80020ee:	2300      	movs	r3, #0
 80020f0:	637b      	str	r3, [r7, #52]	; 0x34
 80020f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80020f6:	4622      	mov	r2, r4
 80020f8:	462b      	mov	r3, r5
 80020fa:	f04f 0000 	mov.w	r0, #0
 80020fe:	f04f 0100 	mov.w	r1, #0
 8002102:	0159      	lsls	r1, r3, #5
 8002104:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002108:	0150      	lsls	r0, r2, #5
 800210a:	4602      	mov	r2, r0
 800210c:	460b      	mov	r3, r1
 800210e:	4621      	mov	r1, r4
 8002110:	1a51      	subs	r1, r2, r1
 8002112:	6139      	str	r1, [r7, #16]
 8002114:	4629      	mov	r1, r5
 8002116:	eb63 0301 	sbc.w	r3, r3, r1
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	f04f 0300 	mov.w	r3, #0
 8002124:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002128:	4659      	mov	r1, fp
 800212a:	018b      	lsls	r3, r1, #6
 800212c:	4651      	mov	r1, sl
 800212e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002132:	4651      	mov	r1, sl
 8002134:	018a      	lsls	r2, r1, #6
 8002136:	4651      	mov	r1, sl
 8002138:	ebb2 0801 	subs.w	r8, r2, r1
 800213c:	4659      	mov	r1, fp
 800213e:	eb63 0901 	sbc.w	r9, r3, r1
 8002142:	f04f 0200 	mov.w	r2, #0
 8002146:	f04f 0300 	mov.w	r3, #0
 800214a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800214e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002152:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002156:	4690      	mov	r8, r2
 8002158:	4699      	mov	r9, r3
 800215a:	4623      	mov	r3, r4
 800215c:	eb18 0303 	adds.w	r3, r8, r3
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	462b      	mov	r3, r5
 8002164:	eb49 0303 	adc.w	r3, r9, r3
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	f04f 0200 	mov.w	r2, #0
 800216e:	f04f 0300 	mov.w	r3, #0
 8002172:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002176:	4629      	mov	r1, r5
 8002178:	024b      	lsls	r3, r1, #9
 800217a:	4621      	mov	r1, r4
 800217c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002180:	4621      	mov	r1, r4
 8002182:	024a      	lsls	r2, r1, #9
 8002184:	4610      	mov	r0, r2
 8002186:	4619      	mov	r1, r3
 8002188:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800218a:	2200      	movs	r2, #0
 800218c:	62bb      	str	r3, [r7, #40]	; 0x28
 800218e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002190:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002194:	f7fe f874 	bl	8000280 <__aeabi_uldivmod>
 8002198:	4602      	mov	r2, r0
 800219a:	460b      	mov	r3, r1
 800219c:	4613      	mov	r3, r2
 800219e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80021a0:	e058      	b.n	8002254 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021a2:	4b38      	ldr	r3, [pc, #224]	; (8002284 <HAL_RCC_GetSysClockFreq+0x200>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	099b      	lsrs	r3, r3, #6
 80021a8:	2200      	movs	r2, #0
 80021aa:	4618      	mov	r0, r3
 80021ac:	4611      	mov	r1, r2
 80021ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80021b2:	623b      	str	r3, [r7, #32]
 80021b4:	2300      	movs	r3, #0
 80021b6:	627b      	str	r3, [r7, #36]	; 0x24
 80021b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80021bc:	4642      	mov	r2, r8
 80021be:	464b      	mov	r3, r9
 80021c0:	f04f 0000 	mov.w	r0, #0
 80021c4:	f04f 0100 	mov.w	r1, #0
 80021c8:	0159      	lsls	r1, r3, #5
 80021ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021ce:	0150      	lsls	r0, r2, #5
 80021d0:	4602      	mov	r2, r0
 80021d2:	460b      	mov	r3, r1
 80021d4:	4641      	mov	r1, r8
 80021d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80021da:	4649      	mov	r1, r9
 80021dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	f04f 0300 	mov.w	r3, #0
 80021e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80021ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80021f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80021f4:	ebb2 040a 	subs.w	r4, r2, sl
 80021f8:	eb63 050b 	sbc.w	r5, r3, fp
 80021fc:	f04f 0200 	mov.w	r2, #0
 8002200:	f04f 0300 	mov.w	r3, #0
 8002204:	00eb      	lsls	r3, r5, #3
 8002206:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800220a:	00e2      	lsls	r2, r4, #3
 800220c:	4614      	mov	r4, r2
 800220e:	461d      	mov	r5, r3
 8002210:	4643      	mov	r3, r8
 8002212:	18e3      	adds	r3, r4, r3
 8002214:	603b      	str	r3, [r7, #0]
 8002216:	464b      	mov	r3, r9
 8002218:	eb45 0303 	adc.w	r3, r5, r3
 800221c:	607b      	str	r3, [r7, #4]
 800221e:	f04f 0200 	mov.w	r2, #0
 8002222:	f04f 0300 	mov.w	r3, #0
 8002226:	e9d7 4500 	ldrd	r4, r5, [r7]
 800222a:	4629      	mov	r1, r5
 800222c:	028b      	lsls	r3, r1, #10
 800222e:	4621      	mov	r1, r4
 8002230:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002234:	4621      	mov	r1, r4
 8002236:	028a      	lsls	r2, r1, #10
 8002238:	4610      	mov	r0, r2
 800223a:	4619      	mov	r1, r3
 800223c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800223e:	2200      	movs	r2, #0
 8002240:	61bb      	str	r3, [r7, #24]
 8002242:	61fa      	str	r2, [r7, #28]
 8002244:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002248:	f7fe f81a 	bl	8000280 <__aeabi_uldivmod>
 800224c:	4602      	mov	r2, r0
 800224e:	460b      	mov	r3, r1
 8002250:	4613      	mov	r3, r2
 8002252:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002254:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <HAL_RCC_GetSysClockFreq+0x200>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	0c1b      	lsrs	r3, r3, #16
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	3301      	adds	r3, #1
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002264:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002266:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002268:	fbb2 f3f3 	udiv	r3, r2, r3
 800226c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800226e:	e002      	b.n	8002276 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002270:	4b05      	ldr	r3, [pc, #20]	; (8002288 <HAL_RCC_GetSysClockFreq+0x204>)
 8002272:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002274:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002276:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002278:	4618      	mov	r0, r3
 800227a:	3750      	adds	r7, #80	; 0x50
 800227c:	46bd      	mov	sp, r7
 800227e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002282:	bf00      	nop
 8002284:	40023800 	.word	0x40023800
 8002288:	00f42400 	.word	0x00f42400
 800228c:	007a1200 	.word	0x007a1200

08002290 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002294:	4b03      	ldr	r3, [pc, #12]	; (80022a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002296:	681b      	ldr	r3, [r3, #0]
}
 8002298:	4618      	mov	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	20000000 	.word	0x20000000

080022a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80022ac:	f7ff fff0 	bl	8002290 <HAL_RCC_GetHCLKFreq>
 80022b0:	4602      	mov	r2, r0
 80022b2:	4b05      	ldr	r3, [pc, #20]	; (80022c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	0a9b      	lsrs	r3, r3, #10
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	4903      	ldr	r1, [pc, #12]	; (80022cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80022be:	5ccb      	ldrb	r3, [r1, r3]
 80022c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40023800 	.word	0x40023800
 80022cc:	08003b80 	.word	0x08003b80

080022d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80022d4:	f7ff ffdc 	bl	8002290 <HAL_RCC_GetHCLKFreq>
 80022d8:	4602      	mov	r2, r0
 80022da:	4b05      	ldr	r3, [pc, #20]	; (80022f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	0b5b      	lsrs	r3, r3, #13
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	4903      	ldr	r1, [pc, #12]	; (80022f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022e6:	5ccb      	ldrb	r3, [r1, r3]
 80022e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40023800 	.word	0x40023800
 80022f4:	08003b80 	.word	0x08003b80

080022f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e03f      	b.n	800238a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d106      	bne.n	8002324 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7fe fc28 	bl	8000b74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2224      	movs	r2, #36	; 0x24
 8002328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800233a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 f929 	bl	8002594 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	691a      	ldr	r2, [r3, #16]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002350:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	695a      	ldr	r2, [r3, #20]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002360:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68da      	ldr	r2, [r3, #12]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002370:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2220      	movs	r2, #32
 800237c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2220      	movs	r2, #32
 8002384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b08a      	sub	sp, #40	; 0x28
 8002396:	af02      	add	r7, sp, #8
 8002398:	60f8      	str	r0, [r7, #12]
 800239a:	60b9      	str	r1, [r7, #8]
 800239c:	603b      	str	r3, [r7, #0]
 800239e:	4613      	mov	r3, r2
 80023a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b20      	cmp	r3, #32
 80023b0:	d17c      	bne.n	80024ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d002      	beq.n	80023be <HAL_UART_Transmit+0x2c>
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e075      	b.n	80024ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d101      	bne.n	80023d0 <HAL_UART_Transmit+0x3e>
 80023cc:	2302      	movs	r3, #2
 80023ce:	e06e      	b.n	80024ae <HAL_UART_Transmit+0x11c>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2201      	movs	r2, #1
 80023d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2200      	movs	r2, #0
 80023dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2221      	movs	r2, #33	; 0x21
 80023e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023e6:	f7fe fd7d 	bl	8000ee4 <HAL_GetTick>
 80023ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	88fa      	ldrh	r2, [r7, #6]
 80023f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	88fa      	ldrh	r2, [r7, #6]
 80023f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002400:	d108      	bne.n	8002414 <HAL_UART_Transmit+0x82>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d104      	bne.n	8002414 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800240a:	2300      	movs	r3, #0
 800240c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	61bb      	str	r3, [r7, #24]
 8002412:	e003      	b.n	800241c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002418:	2300      	movs	r3, #0
 800241a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002424:	e02a      	b.n	800247c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	9300      	str	r3, [sp, #0]
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	2200      	movs	r2, #0
 800242e:	2180      	movs	r1, #128	; 0x80
 8002430:	68f8      	ldr	r0, [r7, #12]
 8002432:	f000 f840 	bl	80024b6 <UART_WaitOnFlagUntilTimeout>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e036      	b.n	80024ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d10b      	bne.n	800245e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	881b      	ldrh	r3, [r3, #0]
 800244a:	461a      	mov	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002454:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	3302      	adds	r3, #2
 800245a:	61bb      	str	r3, [r7, #24]
 800245c:	e007      	b.n	800246e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	781a      	ldrb	r2, [r3, #0]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	3301      	adds	r3, #1
 800246c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002472:	b29b      	uxth	r3, r3
 8002474:	3b01      	subs	r3, #1
 8002476:	b29a      	uxth	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002480:	b29b      	uxth	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1cf      	bne.n	8002426 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	9300      	str	r3, [sp, #0]
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	2200      	movs	r2, #0
 800248e:	2140      	movs	r1, #64	; 0x40
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f000 f810 	bl	80024b6 <UART_WaitOnFlagUntilTimeout>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e006      	b.n	80024ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2220      	movs	r2, #32
 80024a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80024a8:	2300      	movs	r3, #0
 80024aa:	e000      	b.n	80024ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80024ac:	2302      	movs	r3, #2
  }
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3720      	adds	r7, #32
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b090      	sub	sp, #64	; 0x40
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	60f8      	str	r0, [r7, #12]
 80024be:	60b9      	str	r1, [r7, #8]
 80024c0:	603b      	str	r3, [r7, #0]
 80024c2:	4613      	mov	r3, r2
 80024c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024c6:	e050      	b.n	800256a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ce:	d04c      	beq.n	800256a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80024d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d007      	beq.n	80024e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80024d6:	f7fe fd05 	bl	8000ee4 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d241      	bcs.n	800256a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	330c      	adds	r3, #12
 80024ec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f0:	e853 3f00 	ldrex	r3, [r3]
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80024f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80024fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	330c      	adds	r3, #12
 8002504:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002506:	637a      	str	r2, [r7, #52]	; 0x34
 8002508:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800250a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800250c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800250e:	e841 2300 	strex	r3, r2, [r1]
 8002512:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1e5      	bne.n	80024e6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	3314      	adds	r3, #20
 8002520:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	e853 3f00 	ldrex	r3, [r3]
 8002528:	613b      	str	r3, [r7, #16]
   return(result);
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	f023 0301 	bic.w	r3, r3, #1
 8002530:	63bb      	str	r3, [r7, #56]	; 0x38
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	3314      	adds	r3, #20
 8002538:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800253a:	623a      	str	r2, [r7, #32]
 800253c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800253e:	69f9      	ldr	r1, [r7, #28]
 8002540:	6a3a      	ldr	r2, [r7, #32]
 8002542:	e841 2300 	strex	r3, r2, [r1]
 8002546:	61bb      	str	r3, [r7, #24]
   return(result);
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1e5      	bne.n	800251a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2220      	movs	r2, #32
 8002552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2220      	movs	r2, #32
 800255a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e00f      	b.n	800258a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	4013      	ands	r3, r2
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	429a      	cmp	r2, r3
 8002578:	bf0c      	ite	eq
 800257a:	2301      	moveq	r3, #1
 800257c:	2300      	movne	r3, #0
 800257e:	b2db      	uxtb	r3, r3
 8002580:	461a      	mov	r2, r3
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	429a      	cmp	r2, r3
 8002586:	d09f      	beq.n	80024c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	3740      	adds	r7, #64	; 0x40
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
	...

08002594 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002594:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002598:	b0c0      	sub	sp, #256	; 0x100
 800259a:	af00      	add	r7, sp, #0
 800259c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	691b      	ldr	r3, [r3, #16]
 80025a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80025ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025b0:	68d9      	ldr	r1, [r3, #12]
 80025b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	ea40 0301 	orr.w	r3, r0, r1
 80025bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80025be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025c8:	691b      	ldr	r3, [r3, #16]
 80025ca:	431a      	orrs	r2, r3
 80025cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	431a      	orrs	r2, r3
 80025d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	4313      	orrs	r3, r2
 80025dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80025e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80025ec:	f021 010c 	bic.w	r1, r1, #12
 80025f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80025fa:	430b      	orrs	r3, r1
 80025fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800260a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800260e:	6999      	ldr	r1, [r3, #24]
 8002610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	ea40 0301 	orr.w	r3, r0, r1
 800261a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800261c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	4b8f      	ldr	r3, [pc, #572]	; (8002860 <UART_SetConfig+0x2cc>)
 8002624:	429a      	cmp	r2, r3
 8002626:	d005      	beq.n	8002634 <UART_SetConfig+0xa0>
 8002628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	4b8d      	ldr	r3, [pc, #564]	; (8002864 <UART_SetConfig+0x2d0>)
 8002630:	429a      	cmp	r2, r3
 8002632:	d104      	bne.n	800263e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002634:	f7ff fe4c 	bl	80022d0 <HAL_RCC_GetPCLK2Freq>
 8002638:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800263c:	e003      	b.n	8002646 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800263e:	f7ff fe33 	bl	80022a8 <HAL_RCC_GetPCLK1Freq>
 8002642:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002650:	f040 810c 	bne.w	800286c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002654:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002658:	2200      	movs	r2, #0
 800265a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800265e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002662:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002666:	4622      	mov	r2, r4
 8002668:	462b      	mov	r3, r5
 800266a:	1891      	adds	r1, r2, r2
 800266c:	65b9      	str	r1, [r7, #88]	; 0x58
 800266e:	415b      	adcs	r3, r3
 8002670:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002672:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002676:	4621      	mov	r1, r4
 8002678:	eb12 0801 	adds.w	r8, r2, r1
 800267c:	4629      	mov	r1, r5
 800267e:	eb43 0901 	adc.w	r9, r3, r1
 8002682:	f04f 0200 	mov.w	r2, #0
 8002686:	f04f 0300 	mov.w	r3, #0
 800268a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800268e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002692:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002696:	4690      	mov	r8, r2
 8002698:	4699      	mov	r9, r3
 800269a:	4623      	mov	r3, r4
 800269c:	eb18 0303 	adds.w	r3, r8, r3
 80026a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80026a4:	462b      	mov	r3, r5
 80026a6:	eb49 0303 	adc.w	r3, r9, r3
 80026aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80026ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80026ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80026be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80026c2:	460b      	mov	r3, r1
 80026c4:	18db      	adds	r3, r3, r3
 80026c6:	653b      	str	r3, [r7, #80]	; 0x50
 80026c8:	4613      	mov	r3, r2
 80026ca:	eb42 0303 	adc.w	r3, r2, r3
 80026ce:	657b      	str	r3, [r7, #84]	; 0x54
 80026d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80026d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80026d8:	f7fd fdd2 	bl	8000280 <__aeabi_uldivmod>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4b61      	ldr	r3, [pc, #388]	; (8002868 <UART_SetConfig+0x2d4>)
 80026e2:	fba3 2302 	umull	r2, r3, r3, r2
 80026e6:	095b      	lsrs	r3, r3, #5
 80026e8:	011c      	lsls	r4, r3, #4
 80026ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026ee:	2200      	movs	r2, #0
 80026f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80026f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80026f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80026fc:	4642      	mov	r2, r8
 80026fe:	464b      	mov	r3, r9
 8002700:	1891      	adds	r1, r2, r2
 8002702:	64b9      	str	r1, [r7, #72]	; 0x48
 8002704:	415b      	adcs	r3, r3
 8002706:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002708:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800270c:	4641      	mov	r1, r8
 800270e:	eb12 0a01 	adds.w	sl, r2, r1
 8002712:	4649      	mov	r1, r9
 8002714:	eb43 0b01 	adc.w	fp, r3, r1
 8002718:	f04f 0200 	mov.w	r2, #0
 800271c:	f04f 0300 	mov.w	r3, #0
 8002720:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002724:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002728:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800272c:	4692      	mov	sl, r2
 800272e:	469b      	mov	fp, r3
 8002730:	4643      	mov	r3, r8
 8002732:	eb1a 0303 	adds.w	r3, sl, r3
 8002736:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800273a:	464b      	mov	r3, r9
 800273c:	eb4b 0303 	adc.w	r3, fp, r3
 8002740:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002750:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002754:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002758:	460b      	mov	r3, r1
 800275a:	18db      	adds	r3, r3, r3
 800275c:	643b      	str	r3, [r7, #64]	; 0x40
 800275e:	4613      	mov	r3, r2
 8002760:	eb42 0303 	adc.w	r3, r2, r3
 8002764:	647b      	str	r3, [r7, #68]	; 0x44
 8002766:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800276a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800276e:	f7fd fd87 	bl	8000280 <__aeabi_uldivmod>
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	4611      	mov	r1, r2
 8002778:	4b3b      	ldr	r3, [pc, #236]	; (8002868 <UART_SetConfig+0x2d4>)
 800277a:	fba3 2301 	umull	r2, r3, r3, r1
 800277e:	095b      	lsrs	r3, r3, #5
 8002780:	2264      	movs	r2, #100	; 0x64
 8002782:	fb02 f303 	mul.w	r3, r2, r3
 8002786:	1acb      	subs	r3, r1, r3
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800278e:	4b36      	ldr	r3, [pc, #216]	; (8002868 <UART_SetConfig+0x2d4>)
 8002790:	fba3 2302 	umull	r2, r3, r3, r2
 8002794:	095b      	lsrs	r3, r3, #5
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800279c:	441c      	add	r4, r3
 800279e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027a2:	2200      	movs	r2, #0
 80027a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80027a8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80027ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80027b0:	4642      	mov	r2, r8
 80027b2:	464b      	mov	r3, r9
 80027b4:	1891      	adds	r1, r2, r2
 80027b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80027b8:	415b      	adcs	r3, r3
 80027ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80027c0:	4641      	mov	r1, r8
 80027c2:	1851      	adds	r1, r2, r1
 80027c4:	6339      	str	r1, [r7, #48]	; 0x30
 80027c6:	4649      	mov	r1, r9
 80027c8:	414b      	adcs	r3, r1
 80027ca:	637b      	str	r3, [r7, #52]	; 0x34
 80027cc:	f04f 0200 	mov.w	r2, #0
 80027d0:	f04f 0300 	mov.w	r3, #0
 80027d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80027d8:	4659      	mov	r1, fp
 80027da:	00cb      	lsls	r3, r1, #3
 80027dc:	4651      	mov	r1, sl
 80027de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027e2:	4651      	mov	r1, sl
 80027e4:	00ca      	lsls	r2, r1, #3
 80027e6:	4610      	mov	r0, r2
 80027e8:	4619      	mov	r1, r3
 80027ea:	4603      	mov	r3, r0
 80027ec:	4642      	mov	r2, r8
 80027ee:	189b      	adds	r3, r3, r2
 80027f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80027f4:	464b      	mov	r3, r9
 80027f6:	460a      	mov	r2, r1
 80027f8:	eb42 0303 	adc.w	r3, r2, r3
 80027fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800280c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002810:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002814:	460b      	mov	r3, r1
 8002816:	18db      	adds	r3, r3, r3
 8002818:	62bb      	str	r3, [r7, #40]	; 0x28
 800281a:	4613      	mov	r3, r2
 800281c:	eb42 0303 	adc.w	r3, r2, r3
 8002820:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002822:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002826:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800282a:	f7fd fd29 	bl	8000280 <__aeabi_uldivmod>
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	4b0d      	ldr	r3, [pc, #52]	; (8002868 <UART_SetConfig+0x2d4>)
 8002834:	fba3 1302 	umull	r1, r3, r3, r2
 8002838:	095b      	lsrs	r3, r3, #5
 800283a:	2164      	movs	r1, #100	; 0x64
 800283c:	fb01 f303 	mul.w	r3, r1, r3
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	00db      	lsls	r3, r3, #3
 8002844:	3332      	adds	r3, #50	; 0x32
 8002846:	4a08      	ldr	r2, [pc, #32]	; (8002868 <UART_SetConfig+0x2d4>)
 8002848:	fba2 2303 	umull	r2, r3, r2, r3
 800284c:	095b      	lsrs	r3, r3, #5
 800284e:	f003 0207 	and.w	r2, r3, #7
 8002852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4422      	add	r2, r4
 800285a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800285c:	e105      	b.n	8002a6a <UART_SetConfig+0x4d6>
 800285e:	bf00      	nop
 8002860:	40011000 	.word	0x40011000
 8002864:	40011400 	.word	0x40011400
 8002868:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800286c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002870:	2200      	movs	r2, #0
 8002872:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002876:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800287a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800287e:	4642      	mov	r2, r8
 8002880:	464b      	mov	r3, r9
 8002882:	1891      	adds	r1, r2, r2
 8002884:	6239      	str	r1, [r7, #32]
 8002886:	415b      	adcs	r3, r3
 8002888:	627b      	str	r3, [r7, #36]	; 0x24
 800288a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800288e:	4641      	mov	r1, r8
 8002890:	1854      	adds	r4, r2, r1
 8002892:	4649      	mov	r1, r9
 8002894:	eb43 0501 	adc.w	r5, r3, r1
 8002898:	f04f 0200 	mov.w	r2, #0
 800289c:	f04f 0300 	mov.w	r3, #0
 80028a0:	00eb      	lsls	r3, r5, #3
 80028a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028a6:	00e2      	lsls	r2, r4, #3
 80028a8:	4614      	mov	r4, r2
 80028aa:	461d      	mov	r5, r3
 80028ac:	4643      	mov	r3, r8
 80028ae:	18e3      	adds	r3, r4, r3
 80028b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80028b4:	464b      	mov	r3, r9
 80028b6:	eb45 0303 	adc.w	r3, r5, r3
 80028ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80028be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80028ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80028ce:	f04f 0200 	mov.w	r2, #0
 80028d2:	f04f 0300 	mov.w	r3, #0
 80028d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80028da:	4629      	mov	r1, r5
 80028dc:	008b      	lsls	r3, r1, #2
 80028de:	4621      	mov	r1, r4
 80028e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028e4:	4621      	mov	r1, r4
 80028e6:	008a      	lsls	r2, r1, #2
 80028e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80028ec:	f7fd fcc8 	bl	8000280 <__aeabi_uldivmod>
 80028f0:	4602      	mov	r2, r0
 80028f2:	460b      	mov	r3, r1
 80028f4:	4b60      	ldr	r3, [pc, #384]	; (8002a78 <UART_SetConfig+0x4e4>)
 80028f6:	fba3 2302 	umull	r2, r3, r3, r2
 80028fa:	095b      	lsrs	r3, r3, #5
 80028fc:	011c      	lsls	r4, r3, #4
 80028fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002902:	2200      	movs	r2, #0
 8002904:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002908:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800290c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002910:	4642      	mov	r2, r8
 8002912:	464b      	mov	r3, r9
 8002914:	1891      	adds	r1, r2, r2
 8002916:	61b9      	str	r1, [r7, #24]
 8002918:	415b      	adcs	r3, r3
 800291a:	61fb      	str	r3, [r7, #28]
 800291c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002920:	4641      	mov	r1, r8
 8002922:	1851      	adds	r1, r2, r1
 8002924:	6139      	str	r1, [r7, #16]
 8002926:	4649      	mov	r1, r9
 8002928:	414b      	adcs	r3, r1
 800292a:	617b      	str	r3, [r7, #20]
 800292c:	f04f 0200 	mov.w	r2, #0
 8002930:	f04f 0300 	mov.w	r3, #0
 8002934:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002938:	4659      	mov	r1, fp
 800293a:	00cb      	lsls	r3, r1, #3
 800293c:	4651      	mov	r1, sl
 800293e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002942:	4651      	mov	r1, sl
 8002944:	00ca      	lsls	r2, r1, #3
 8002946:	4610      	mov	r0, r2
 8002948:	4619      	mov	r1, r3
 800294a:	4603      	mov	r3, r0
 800294c:	4642      	mov	r2, r8
 800294e:	189b      	adds	r3, r3, r2
 8002950:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002954:	464b      	mov	r3, r9
 8002956:	460a      	mov	r2, r1
 8002958:	eb42 0303 	adc.w	r3, r2, r3
 800295c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	67bb      	str	r3, [r7, #120]	; 0x78
 800296a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800296c:	f04f 0200 	mov.w	r2, #0
 8002970:	f04f 0300 	mov.w	r3, #0
 8002974:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002978:	4649      	mov	r1, r9
 800297a:	008b      	lsls	r3, r1, #2
 800297c:	4641      	mov	r1, r8
 800297e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002982:	4641      	mov	r1, r8
 8002984:	008a      	lsls	r2, r1, #2
 8002986:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800298a:	f7fd fc79 	bl	8000280 <__aeabi_uldivmod>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	4b39      	ldr	r3, [pc, #228]	; (8002a78 <UART_SetConfig+0x4e4>)
 8002994:	fba3 1302 	umull	r1, r3, r3, r2
 8002998:	095b      	lsrs	r3, r3, #5
 800299a:	2164      	movs	r1, #100	; 0x64
 800299c:	fb01 f303 	mul.w	r3, r1, r3
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	3332      	adds	r3, #50	; 0x32
 80029a6:	4a34      	ldr	r2, [pc, #208]	; (8002a78 <UART_SetConfig+0x4e4>)
 80029a8:	fba2 2303 	umull	r2, r3, r2, r3
 80029ac:	095b      	lsrs	r3, r3, #5
 80029ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029b2:	441c      	add	r4, r3
 80029b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029b8:	2200      	movs	r2, #0
 80029ba:	673b      	str	r3, [r7, #112]	; 0x70
 80029bc:	677a      	str	r2, [r7, #116]	; 0x74
 80029be:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80029c2:	4642      	mov	r2, r8
 80029c4:	464b      	mov	r3, r9
 80029c6:	1891      	adds	r1, r2, r2
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	415b      	adcs	r3, r3
 80029cc:	60fb      	str	r3, [r7, #12]
 80029ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029d2:	4641      	mov	r1, r8
 80029d4:	1851      	adds	r1, r2, r1
 80029d6:	6039      	str	r1, [r7, #0]
 80029d8:	4649      	mov	r1, r9
 80029da:	414b      	adcs	r3, r1
 80029dc:	607b      	str	r3, [r7, #4]
 80029de:	f04f 0200 	mov.w	r2, #0
 80029e2:	f04f 0300 	mov.w	r3, #0
 80029e6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80029ea:	4659      	mov	r1, fp
 80029ec:	00cb      	lsls	r3, r1, #3
 80029ee:	4651      	mov	r1, sl
 80029f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029f4:	4651      	mov	r1, sl
 80029f6:	00ca      	lsls	r2, r1, #3
 80029f8:	4610      	mov	r0, r2
 80029fa:	4619      	mov	r1, r3
 80029fc:	4603      	mov	r3, r0
 80029fe:	4642      	mov	r2, r8
 8002a00:	189b      	adds	r3, r3, r2
 8002a02:	66bb      	str	r3, [r7, #104]	; 0x68
 8002a04:	464b      	mov	r3, r9
 8002a06:	460a      	mov	r2, r1
 8002a08:	eb42 0303 	adc.w	r3, r2, r3
 8002a0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	663b      	str	r3, [r7, #96]	; 0x60
 8002a18:	667a      	str	r2, [r7, #100]	; 0x64
 8002a1a:	f04f 0200 	mov.w	r2, #0
 8002a1e:	f04f 0300 	mov.w	r3, #0
 8002a22:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002a26:	4649      	mov	r1, r9
 8002a28:	008b      	lsls	r3, r1, #2
 8002a2a:	4641      	mov	r1, r8
 8002a2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a30:	4641      	mov	r1, r8
 8002a32:	008a      	lsls	r2, r1, #2
 8002a34:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002a38:	f7fd fc22 	bl	8000280 <__aeabi_uldivmod>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	460b      	mov	r3, r1
 8002a40:	4b0d      	ldr	r3, [pc, #52]	; (8002a78 <UART_SetConfig+0x4e4>)
 8002a42:	fba3 1302 	umull	r1, r3, r3, r2
 8002a46:	095b      	lsrs	r3, r3, #5
 8002a48:	2164      	movs	r1, #100	; 0x64
 8002a4a:	fb01 f303 	mul.w	r3, r1, r3
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	011b      	lsls	r3, r3, #4
 8002a52:	3332      	adds	r3, #50	; 0x32
 8002a54:	4a08      	ldr	r2, [pc, #32]	; (8002a78 <UART_SetConfig+0x4e4>)
 8002a56:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5a:	095b      	lsrs	r3, r3, #5
 8002a5c:	f003 020f 	and.w	r2, r3, #15
 8002a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4422      	add	r2, r4
 8002a68:	609a      	str	r2, [r3, #8]
}
 8002a6a:	bf00      	nop
 8002a6c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002a70:	46bd      	mov	sp, r7
 8002a72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a76:	bf00      	nop
 8002a78:	51eb851f 	.word	0x51eb851f

08002a7c <__errno>:
 8002a7c:	4b01      	ldr	r3, [pc, #4]	; (8002a84 <__errno+0x8>)
 8002a7e:	6818      	ldr	r0, [r3, #0]
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	2000000c 	.word	0x2000000c

08002a88 <__libc_init_array>:
 8002a88:	b570      	push	{r4, r5, r6, lr}
 8002a8a:	4d0d      	ldr	r5, [pc, #52]	; (8002ac0 <__libc_init_array+0x38>)
 8002a8c:	4c0d      	ldr	r4, [pc, #52]	; (8002ac4 <__libc_init_array+0x3c>)
 8002a8e:	1b64      	subs	r4, r4, r5
 8002a90:	10a4      	asrs	r4, r4, #2
 8002a92:	2600      	movs	r6, #0
 8002a94:	42a6      	cmp	r6, r4
 8002a96:	d109      	bne.n	8002aac <__libc_init_array+0x24>
 8002a98:	4d0b      	ldr	r5, [pc, #44]	; (8002ac8 <__libc_init_array+0x40>)
 8002a9a:	4c0c      	ldr	r4, [pc, #48]	; (8002acc <__libc_init_array+0x44>)
 8002a9c:	f001 f834 	bl	8003b08 <_init>
 8002aa0:	1b64      	subs	r4, r4, r5
 8002aa2:	10a4      	asrs	r4, r4, #2
 8002aa4:	2600      	movs	r6, #0
 8002aa6:	42a6      	cmp	r6, r4
 8002aa8:	d105      	bne.n	8002ab6 <__libc_init_array+0x2e>
 8002aaa:	bd70      	pop	{r4, r5, r6, pc}
 8002aac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ab0:	4798      	blx	r3
 8002ab2:	3601      	adds	r6, #1
 8002ab4:	e7ee      	b.n	8002a94 <__libc_init_array+0xc>
 8002ab6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aba:	4798      	blx	r3
 8002abc:	3601      	adds	r6, #1
 8002abe:	e7f2      	b.n	8002aa6 <__libc_init_array+0x1e>
 8002ac0:	08003c28 	.word	0x08003c28
 8002ac4:	08003c28 	.word	0x08003c28
 8002ac8:	08003c28 	.word	0x08003c28
 8002acc:	08003c2c 	.word	0x08003c2c

08002ad0 <memset>:
 8002ad0:	4402      	add	r2, r0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d100      	bne.n	8002ada <memset+0xa>
 8002ad8:	4770      	bx	lr
 8002ada:	f803 1b01 	strb.w	r1, [r3], #1
 8002ade:	e7f9      	b.n	8002ad4 <memset+0x4>

08002ae0 <iprintf>:
 8002ae0:	b40f      	push	{r0, r1, r2, r3}
 8002ae2:	4b0a      	ldr	r3, [pc, #40]	; (8002b0c <iprintf+0x2c>)
 8002ae4:	b513      	push	{r0, r1, r4, lr}
 8002ae6:	681c      	ldr	r4, [r3, #0]
 8002ae8:	b124      	cbz	r4, 8002af4 <iprintf+0x14>
 8002aea:	69a3      	ldr	r3, [r4, #24]
 8002aec:	b913      	cbnz	r3, 8002af4 <iprintf+0x14>
 8002aee:	4620      	mov	r0, r4
 8002af0:	f000 fa6e 	bl	8002fd0 <__sinit>
 8002af4:	ab05      	add	r3, sp, #20
 8002af6:	9a04      	ldr	r2, [sp, #16]
 8002af8:	68a1      	ldr	r1, [r4, #8]
 8002afa:	9301      	str	r3, [sp, #4]
 8002afc:	4620      	mov	r0, r4
 8002afe:	f000 fc77 	bl	80033f0 <_vfiprintf_r>
 8002b02:	b002      	add	sp, #8
 8002b04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b08:	b004      	add	sp, #16
 8002b0a:	4770      	bx	lr
 8002b0c:	2000000c 	.word	0x2000000c

08002b10 <_puts_r>:
 8002b10:	b570      	push	{r4, r5, r6, lr}
 8002b12:	460e      	mov	r6, r1
 8002b14:	4605      	mov	r5, r0
 8002b16:	b118      	cbz	r0, 8002b20 <_puts_r+0x10>
 8002b18:	6983      	ldr	r3, [r0, #24]
 8002b1a:	b90b      	cbnz	r3, 8002b20 <_puts_r+0x10>
 8002b1c:	f000 fa58 	bl	8002fd0 <__sinit>
 8002b20:	69ab      	ldr	r3, [r5, #24]
 8002b22:	68ac      	ldr	r4, [r5, #8]
 8002b24:	b913      	cbnz	r3, 8002b2c <_puts_r+0x1c>
 8002b26:	4628      	mov	r0, r5
 8002b28:	f000 fa52 	bl	8002fd0 <__sinit>
 8002b2c:	4b2c      	ldr	r3, [pc, #176]	; (8002be0 <_puts_r+0xd0>)
 8002b2e:	429c      	cmp	r4, r3
 8002b30:	d120      	bne.n	8002b74 <_puts_r+0x64>
 8002b32:	686c      	ldr	r4, [r5, #4]
 8002b34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002b36:	07db      	lsls	r3, r3, #31
 8002b38:	d405      	bmi.n	8002b46 <_puts_r+0x36>
 8002b3a:	89a3      	ldrh	r3, [r4, #12]
 8002b3c:	0598      	lsls	r0, r3, #22
 8002b3e:	d402      	bmi.n	8002b46 <_puts_r+0x36>
 8002b40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b42:	f000 fae3 	bl	800310c <__retarget_lock_acquire_recursive>
 8002b46:	89a3      	ldrh	r3, [r4, #12]
 8002b48:	0719      	lsls	r1, r3, #28
 8002b4a:	d51d      	bpl.n	8002b88 <_puts_r+0x78>
 8002b4c:	6923      	ldr	r3, [r4, #16]
 8002b4e:	b1db      	cbz	r3, 8002b88 <_puts_r+0x78>
 8002b50:	3e01      	subs	r6, #1
 8002b52:	68a3      	ldr	r3, [r4, #8]
 8002b54:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	60a3      	str	r3, [r4, #8]
 8002b5c:	bb39      	cbnz	r1, 8002bae <_puts_r+0x9e>
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	da38      	bge.n	8002bd4 <_puts_r+0xc4>
 8002b62:	4622      	mov	r2, r4
 8002b64:	210a      	movs	r1, #10
 8002b66:	4628      	mov	r0, r5
 8002b68:	f000 f858 	bl	8002c1c <__swbuf_r>
 8002b6c:	3001      	adds	r0, #1
 8002b6e:	d011      	beq.n	8002b94 <_puts_r+0x84>
 8002b70:	250a      	movs	r5, #10
 8002b72:	e011      	b.n	8002b98 <_puts_r+0x88>
 8002b74:	4b1b      	ldr	r3, [pc, #108]	; (8002be4 <_puts_r+0xd4>)
 8002b76:	429c      	cmp	r4, r3
 8002b78:	d101      	bne.n	8002b7e <_puts_r+0x6e>
 8002b7a:	68ac      	ldr	r4, [r5, #8]
 8002b7c:	e7da      	b.n	8002b34 <_puts_r+0x24>
 8002b7e:	4b1a      	ldr	r3, [pc, #104]	; (8002be8 <_puts_r+0xd8>)
 8002b80:	429c      	cmp	r4, r3
 8002b82:	bf08      	it	eq
 8002b84:	68ec      	ldreq	r4, [r5, #12]
 8002b86:	e7d5      	b.n	8002b34 <_puts_r+0x24>
 8002b88:	4621      	mov	r1, r4
 8002b8a:	4628      	mov	r0, r5
 8002b8c:	f000 f898 	bl	8002cc0 <__swsetup_r>
 8002b90:	2800      	cmp	r0, #0
 8002b92:	d0dd      	beq.n	8002b50 <_puts_r+0x40>
 8002b94:	f04f 35ff 	mov.w	r5, #4294967295
 8002b98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002b9a:	07da      	lsls	r2, r3, #31
 8002b9c:	d405      	bmi.n	8002baa <_puts_r+0x9a>
 8002b9e:	89a3      	ldrh	r3, [r4, #12]
 8002ba0:	059b      	lsls	r3, r3, #22
 8002ba2:	d402      	bmi.n	8002baa <_puts_r+0x9a>
 8002ba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ba6:	f000 fab2 	bl	800310e <__retarget_lock_release_recursive>
 8002baa:	4628      	mov	r0, r5
 8002bac:	bd70      	pop	{r4, r5, r6, pc}
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	da04      	bge.n	8002bbc <_puts_r+0xac>
 8002bb2:	69a2      	ldr	r2, [r4, #24]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	dc06      	bgt.n	8002bc6 <_puts_r+0xb6>
 8002bb8:	290a      	cmp	r1, #10
 8002bba:	d004      	beq.n	8002bc6 <_puts_r+0xb6>
 8002bbc:	6823      	ldr	r3, [r4, #0]
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	6022      	str	r2, [r4, #0]
 8002bc2:	7019      	strb	r1, [r3, #0]
 8002bc4:	e7c5      	b.n	8002b52 <_puts_r+0x42>
 8002bc6:	4622      	mov	r2, r4
 8002bc8:	4628      	mov	r0, r5
 8002bca:	f000 f827 	bl	8002c1c <__swbuf_r>
 8002bce:	3001      	adds	r0, #1
 8002bd0:	d1bf      	bne.n	8002b52 <_puts_r+0x42>
 8002bd2:	e7df      	b.n	8002b94 <_puts_r+0x84>
 8002bd4:	6823      	ldr	r3, [r4, #0]
 8002bd6:	250a      	movs	r5, #10
 8002bd8:	1c5a      	adds	r2, r3, #1
 8002bda:	6022      	str	r2, [r4, #0]
 8002bdc:	701d      	strb	r5, [r3, #0]
 8002bde:	e7db      	b.n	8002b98 <_puts_r+0x88>
 8002be0:	08003bac 	.word	0x08003bac
 8002be4:	08003bcc 	.word	0x08003bcc
 8002be8:	08003b8c 	.word	0x08003b8c

08002bec <puts>:
 8002bec:	4b02      	ldr	r3, [pc, #8]	; (8002bf8 <puts+0xc>)
 8002bee:	4601      	mov	r1, r0
 8002bf0:	6818      	ldr	r0, [r3, #0]
 8002bf2:	f7ff bf8d 	b.w	8002b10 <_puts_r>
 8002bf6:	bf00      	nop
 8002bf8:	2000000c 	.word	0x2000000c

08002bfc <strcat>:
 8002bfc:	b510      	push	{r4, lr}
 8002bfe:	4602      	mov	r2, r0
 8002c00:	7814      	ldrb	r4, [r2, #0]
 8002c02:	4613      	mov	r3, r2
 8002c04:	3201      	adds	r2, #1
 8002c06:	2c00      	cmp	r4, #0
 8002c08:	d1fa      	bne.n	8002c00 <strcat+0x4>
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c10:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002c14:	2a00      	cmp	r2, #0
 8002c16:	d1f9      	bne.n	8002c0c <strcat+0x10>
 8002c18:	bd10      	pop	{r4, pc}
	...

08002c1c <__swbuf_r>:
 8002c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c1e:	460e      	mov	r6, r1
 8002c20:	4614      	mov	r4, r2
 8002c22:	4605      	mov	r5, r0
 8002c24:	b118      	cbz	r0, 8002c2e <__swbuf_r+0x12>
 8002c26:	6983      	ldr	r3, [r0, #24]
 8002c28:	b90b      	cbnz	r3, 8002c2e <__swbuf_r+0x12>
 8002c2a:	f000 f9d1 	bl	8002fd0 <__sinit>
 8002c2e:	4b21      	ldr	r3, [pc, #132]	; (8002cb4 <__swbuf_r+0x98>)
 8002c30:	429c      	cmp	r4, r3
 8002c32:	d12b      	bne.n	8002c8c <__swbuf_r+0x70>
 8002c34:	686c      	ldr	r4, [r5, #4]
 8002c36:	69a3      	ldr	r3, [r4, #24]
 8002c38:	60a3      	str	r3, [r4, #8]
 8002c3a:	89a3      	ldrh	r3, [r4, #12]
 8002c3c:	071a      	lsls	r2, r3, #28
 8002c3e:	d52f      	bpl.n	8002ca0 <__swbuf_r+0x84>
 8002c40:	6923      	ldr	r3, [r4, #16]
 8002c42:	b36b      	cbz	r3, 8002ca0 <__swbuf_r+0x84>
 8002c44:	6923      	ldr	r3, [r4, #16]
 8002c46:	6820      	ldr	r0, [r4, #0]
 8002c48:	1ac0      	subs	r0, r0, r3
 8002c4a:	6963      	ldr	r3, [r4, #20]
 8002c4c:	b2f6      	uxtb	r6, r6
 8002c4e:	4283      	cmp	r3, r0
 8002c50:	4637      	mov	r7, r6
 8002c52:	dc04      	bgt.n	8002c5e <__swbuf_r+0x42>
 8002c54:	4621      	mov	r1, r4
 8002c56:	4628      	mov	r0, r5
 8002c58:	f000 f926 	bl	8002ea8 <_fflush_r>
 8002c5c:	bb30      	cbnz	r0, 8002cac <__swbuf_r+0x90>
 8002c5e:	68a3      	ldr	r3, [r4, #8]
 8002c60:	3b01      	subs	r3, #1
 8002c62:	60a3      	str	r3, [r4, #8]
 8002c64:	6823      	ldr	r3, [r4, #0]
 8002c66:	1c5a      	adds	r2, r3, #1
 8002c68:	6022      	str	r2, [r4, #0]
 8002c6a:	701e      	strb	r6, [r3, #0]
 8002c6c:	6963      	ldr	r3, [r4, #20]
 8002c6e:	3001      	adds	r0, #1
 8002c70:	4283      	cmp	r3, r0
 8002c72:	d004      	beq.n	8002c7e <__swbuf_r+0x62>
 8002c74:	89a3      	ldrh	r3, [r4, #12]
 8002c76:	07db      	lsls	r3, r3, #31
 8002c78:	d506      	bpl.n	8002c88 <__swbuf_r+0x6c>
 8002c7a:	2e0a      	cmp	r6, #10
 8002c7c:	d104      	bne.n	8002c88 <__swbuf_r+0x6c>
 8002c7e:	4621      	mov	r1, r4
 8002c80:	4628      	mov	r0, r5
 8002c82:	f000 f911 	bl	8002ea8 <_fflush_r>
 8002c86:	b988      	cbnz	r0, 8002cac <__swbuf_r+0x90>
 8002c88:	4638      	mov	r0, r7
 8002c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c8c:	4b0a      	ldr	r3, [pc, #40]	; (8002cb8 <__swbuf_r+0x9c>)
 8002c8e:	429c      	cmp	r4, r3
 8002c90:	d101      	bne.n	8002c96 <__swbuf_r+0x7a>
 8002c92:	68ac      	ldr	r4, [r5, #8]
 8002c94:	e7cf      	b.n	8002c36 <__swbuf_r+0x1a>
 8002c96:	4b09      	ldr	r3, [pc, #36]	; (8002cbc <__swbuf_r+0xa0>)
 8002c98:	429c      	cmp	r4, r3
 8002c9a:	bf08      	it	eq
 8002c9c:	68ec      	ldreq	r4, [r5, #12]
 8002c9e:	e7ca      	b.n	8002c36 <__swbuf_r+0x1a>
 8002ca0:	4621      	mov	r1, r4
 8002ca2:	4628      	mov	r0, r5
 8002ca4:	f000 f80c 	bl	8002cc0 <__swsetup_r>
 8002ca8:	2800      	cmp	r0, #0
 8002caa:	d0cb      	beq.n	8002c44 <__swbuf_r+0x28>
 8002cac:	f04f 37ff 	mov.w	r7, #4294967295
 8002cb0:	e7ea      	b.n	8002c88 <__swbuf_r+0x6c>
 8002cb2:	bf00      	nop
 8002cb4:	08003bac 	.word	0x08003bac
 8002cb8:	08003bcc 	.word	0x08003bcc
 8002cbc:	08003b8c 	.word	0x08003b8c

08002cc0 <__swsetup_r>:
 8002cc0:	4b32      	ldr	r3, [pc, #200]	; (8002d8c <__swsetup_r+0xcc>)
 8002cc2:	b570      	push	{r4, r5, r6, lr}
 8002cc4:	681d      	ldr	r5, [r3, #0]
 8002cc6:	4606      	mov	r6, r0
 8002cc8:	460c      	mov	r4, r1
 8002cca:	b125      	cbz	r5, 8002cd6 <__swsetup_r+0x16>
 8002ccc:	69ab      	ldr	r3, [r5, #24]
 8002cce:	b913      	cbnz	r3, 8002cd6 <__swsetup_r+0x16>
 8002cd0:	4628      	mov	r0, r5
 8002cd2:	f000 f97d 	bl	8002fd0 <__sinit>
 8002cd6:	4b2e      	ldr	r3, [pc, #184]	; (8002d90 <__swsetup_r+0xd0>)
 8002cd8:	429c      	cmp	r4, r3
 8002cda:	d10f      	bne.n	8002cfc <__swsetup_r+0x3c>
 8002cdc:	686c      	ldr	r4, [r5, #4]
 8002cde:	89a3      	ldrh	r3, [r4, #12]
 8002ce0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ce4:	0719      	lsls	r1, r3, #28
 8002ce6:	d42c      	bmi.n	8002d42 <__swsetup_r+0x82>
 8002ce8:	06dd      	lsls	r5, r3, #27
 8002cea:	d411      	bmi.n	8002d10 <__swsetup_r+0x50>
 8002cec:	2309      	movs	r3, #9
 8002cee:	6033      	str	r3, [r6, #0]
 8002cf0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002cf4:	81a3      	strh	r3, [r4, #12]
 8002cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfa:	e03e      	b.n	8002d7a <__swsetup_r+0xba>
 8002cfc:	4b25      	ldr	r3, [pc, #148]	; (8002d94 <__swsetup_r+0xd4>)
 8002cfe:	429c      	cmp	r4, r3
 8002d00:	d101      	bne.n	8002d06 <__swsetup_r+0x46>
 8002d02:	68ac      	ldr	r4, [r5, #8]
 8002d04:	e7eb      	b.n	8002cde <__swsetup_r+0x1e>
 8002d06:	4b24      	ldr	r3, [pc, #144]	; (8002d98 <__swsetup_r+0xd8>)
 8002d08:	429c      	cmp	r4, r3
 8002d0a:	bf08      	it	eq
 8002d0c:	68ec      	ldreq	r4, [r5, #12]
 8002d0e:	e7e6      	b.n	8002cde <__swsetup_r+0x1e>
 8002d10:	0758      	lsls	r0, r3, #29
 8002d12:	d512      	bpl.n	8002d3a <__swsetup_r+0x7a>
 8002d14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002d16:	b141      	cbz	r1, 8002d2a <__swsetup_r+0x6a>
 8002d18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d1c:	4299      	cmp	r1, r3
 8002d1e:	d002      	beq.n	8002d26 <__swsetup_r+0x66>
 8002d20:	4630      	mov	r0, r6
 8002d22:	f000 fa5b 	bl	80031dc <_free_r>
 8002d26:	2300      	movs	r3, #0
 8002d28:	6363      	str	r3, [r4, #52]	; 0x34
 8002d2a:	89a3      	ldrh	r3, [r4, #12]
 8002d2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002d30:	81a3      	strh	r3, [r4, #12]
 8002d32:	2300      	movs	r3, #0
 8002d34:	6063      	str	r3, [r4, #4]
 8002d36:	6923      	ldr	r3, [r4, #16]
 8002d38:	6023      	str	r3, [r4, #0]
 8002d3a:	89a3      	ldrh	r3, [r4, #12]
 8002d3c:	f043 0308 	orr.w	r3, r3, #8
 8002d40:	81a3      	strh	r3, [r4, #12]
 8002d42:	6923      	ldr	r3, [r4, #16]
 8002d44:	b94b      	cbnz	r3, 8002d5a <__swsetup_r+0x9a>
 8002d46:	89a3      	ldrh	r3, [r4, #12]
 8002d48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002d4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d50:	d003      	beq.n	8002d5a <__swsetup_r+0x9a>
 8002d52:	4621      	mov	r1, r4
 8002d54:	4630      	mov	r0, r6
 8002d56:	f000 fa01 	bl	800315c <__smakebuf_r>
 8002d5a:	89a0      	ldrh	r0, [r4, #12]
 8002d5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002d60:	f010 0301 	ands.w	r3, r0, #1
 8002d64:	d00a      	beq.n	8002d7c <__swsetup_r+0xbc>
 8002d66:	2300      	movs	r3, #0
 8002d68:	60a3      	str	r3, [r4, #8]
 8002d6a:	6963      	ldr	r3, [r4, #20]
 8002d6c:	425b      	negs	r3, r3
 8002d6e:	61a3      	str	r3, [r4, #24]
 8002d70:	6923      	ldr	r3, [r4, #16]
 8002d72:	b943      	cbnz	r3, 8002d86 <__swsetup_r+0xc6>
 8002d74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002d78:	d1ba      	bne.n	8002cf0 <__swsetup_r+0x30>
 8002d7a:	bd70      	pop	{r4, r5, r6, pc}
 8002d7c:	0781      	lsls	r1, r0, #30
 8002d7e:	bf58      	it	pl
 8002d80:	6963      	ldrpl	r3, [r4, #20]
 8002d82:	60a3      	str	r3, [r4, #8]
 8002d84:	e7f4      	b.n	8002d70 <__swsetup_r+0xb0>
 8002d86:	2000      	movs	r0, #0
 8002d88:	e7f7      	b.n	8002d7a <__swsetup_r+0xba>
 8002d8a:	bf00      	nop
 8002d8c:	2000000c 	.word	0x2000000c
 8002d90:	08003bac 	.word	0x08003bac
 8002d94:	08003bcc 	.word	0x08003bcc
 8002d98:	08003b8c 	.word	0x08003b8c

08002d9c <__sflush_r>:
 8002d9c:	898a      	ldrh	r2, [r1, #12]
 8002d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002da2:	4605      	mov	r5, r0
 8002da4:	0710      	lsls	r0, r2, #28
 8002da6:	460c      	mov	r4, r1
 8002da8:	d458      	bmi.n	8002e5c <__sflush_r+0xc0>
 8002daa:	684b      	ldr	r3, [r1, #4]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	dc05      	bgt.n	8002dbc <__sflush_r+0x20>
 8002db0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	dc02      	bgt.n	8002dbc <__sflush_r+0x20>
 8002db6:	2000      	movs	r0, #0
 8002db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002dbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002dbe:	2e00      	cmp	r6, #0
 8002dc0:	d0f9      	beq.n	8002db6 <__sflush_r+0x1a>
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002dc8:	682f      	ldr	r7, [r5, #0]
 8002dca:	602b      	str	r3, [r5, #0]
 8002dcc:	d032      	beq.n	8002e34 <__sflush_r+0x98>
 8002dce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002dd0:	89a3      	ldrh	r3, [r4, #12]
 8002dd2:	075a      	lsls	r2, r3, #29
 8002dd4:	d505      	bpl.n	8002de2 <__sflush_r+0x46>
 8002dd6:	6863      	ldr	r3, [r4, #4]
 8002dd8:	1ac0      	subs	r0, r0, r3
 8002dda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ddc:	b10b      	cbz	r3, 8002de2 <__sflush_r+0x46>
 8002dde:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002de0:	1ac0      	subs	r0, r0, r3
 8002de2:	2300      	movs	r3, #0
 8002de4:	4602      	mov	r2, r0
 8002de6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002de8:	6a21      	ldr	r1, [r4, #32]
 8002dea:	4628      	mov	r0, r5
 8002dec:	47b0      	blx	r6
 8002dee:	1c43      	adds	r3, r0, #1
 8002df0:	89a3      	ldrh	r3, [r4, #12]
 8002df2:	d106      	bne.n	8002e02 <__sflush_r+0x66>
 8002df4:	6829      	ldr	r1, [r5, #0]
 8002df6:	291d      	cmp	r1, #29
 8002df8:	d82c      	bhi.n	8002e54 <__sflush_r+0xb8>
 8002dfa:	4a2a      	ldr	r2, [pc, #168]	; (8002ea4 <__sflush_r+0x108>)
 8002dfc:	40ca      	lsrs	r2, r1
 8002dfe:	07d6      	lsls	r6, r2, #31
 8002e00:	d528      	bpl.n	8002e54 <__sflush_r+0xb8>
 8002e02:	2200      	movs	r2, #0
 8002e04:	6062      	str	r2, [r4, #4]
 8002e06:	04d9      	lsls	r1, r3, #19
 8002e08:	6922      	ldr	r2, [r4, #16]
 8002e0a:	6022      	str	r2, [r4, #0]
 8002e0c:	d504      	bpl.n	8002e18 <__sflush_r+0x7c>
 8002e0e:	1c42      	adds	r2, r0, #1
 8002e10:	d101      	bne.n	8002e16 <__sflush_r+0x7a>
 8002e12:	682b      	ldr	r3, [r5, #0]
 8002e14:	b903      	cbnz	r3, 8002e18 <__sflush_r+0x7c>
 8002e16:	6560      	str	r0, [r4, #84]	; 0x54
 8002e18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e1a:	602f      	str	r7, [r5, #0]
 8002e1c:	2900      	cmp	r1, #0
 8002e1e:	d0ca      	beq.n	8002db6 <__sflush_r+0x1a>
 8002e20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e24:	4299      	cmp	r1, r3
 8002e26:	d002      	beq.n	8002e2e <__sflush_r+0x92>
 8002e28:	4628      	mov	r0, r5
 8002e2a:	f000 f9d7 	bl	80031dc <_free_r>
 8002e2e:	2000      	movs	r0, #0
 8002e30:	6360      	str	r0, [r4, #52]	; 0x34
 8002e32:	e7c1      	b.n	8002db8 <__sflush_r+0x1c>
 8002e34:	6a21      	ldr	r1, [r4, #32]
 8002e36:	2301      	movs	r3, #1
 8002e38:	4628      	mov	r0, r5
 8002e3a:	47b0      	blx	r6
 8002e3c:	1c41      	adds	r1, r0, #1
 8002e3e:	d1c7      	bne.n	8002dd0 <__sflush_r+0x34>
 8002e40:	682b      	ldr	r3, [r5, #0]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d0c4      	beq.n	8002dd0 <__sflush_r+0x34>
 8002e46:	2b1d      	cmp	r3, #29
 8002e48:	d001      	beq.n	8002e4e <__sflush_r+0xb2>
 8002e4a:	2b16      	cmp	r3, #22
 8002e4c:	d101      	bne.n	8002e52 <__sflush_r+0xb6>
 8002e4e:	602f      	str	r7, [r5, #0]
 8002e50:	e7b1      	b.n	8002db6 <__sflush_r+0x1a>
 8002e52:	89a3      	ldrh	r3, [r4, #12]
 8002e54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e58:	81a3      	strh	r3, [r4, #12]
 8002e5a:	e7ad      	b.n	8002db8 <__sflush_r+0x1c>
 8002e5c:	690f      	ldr	r7, [r1, #16]
 8002e5e:	2f00      	cmp	r7, #0
 8002e60:	d0a9      	beq.n	8002db6 <__sflush_r+0x1a>
 8002e62:	0793      	lsls	r3, r2, #30
 8002e64:	680e      	ldr	r6, [r1, #0]
 8002e66:	bf08      	it	eq
 8002e68:	694b      	ldreq	r3, [r1, #20]
 8002e6a:	600f      	str	r7, [r1, #0]
 8002e6c:	bf18      	it	ne
 8002e6e:	2300      	movne	r3, #0
 8002e70:	eba6 0807 	sub.w	r8, r6, r7
 8002e74:	608b      	str	r3, [r1, #8]
 8002e76:	f1b8 0f00 	cmp.w	r8, #0
 8002e7a:	dd9c      	ble.n	8002db6 <__sflush_r+0x1a>
 8002e7c:	6a21      	ldr	r1, [r4, #32]
 8002e7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002e80:	4643      	mov	r3, r8
 8002e82:	463a      	mov	r2, r7
 8002e84:	4628      	mov	r0, r5
 8002e86:	47b0      	blx	r6
 8002e88:	2800      	cmp	r0, #0
 8002e8a:	dc06      	bgt.n	8002e9a <__sflush_r+0xfe>
 8002e8c:	89a3      	ldrh	r3, [r4, #12]
 8002e8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e92:	81a3      	strh	r3, [r4, #12]
 8002e94:	f04f 30ff 	mov.w	r0, #4294967295
 8002e98:	e78e      	b.n	8002db8 <__sflush_r+0x1c>
 8002e9a:	4407      	add	r7, r0
 8002e9c:	eba8 0800 	sub.w	r8, r8, r0
 8002ea0:	e7e9      	b.n	8002e76 <__sflush_r+0xda>
 8002ea2:	bf00      	nop
 8002ea4:	20400001 	.word	0x20400001

08002ea8 <_fflush_r>:
 8002ea8:	b538      	push	{r3, r4, r5, lr}
 8002eaa:	690b      	ldr	r3, [r1, #16]
 8002eac:	4605      	mov	r5, r0
 8002eae:	460c      	mov	r4, r1
 8002eb0:	b913      	cbnz	r3, 8002eb8 <_fflush_r+0x10>
 8002eb2:	2500      	movs	r5, #0
 8002eb4:	4628      	mov	r0, r5
 8002eb6:	bd38      	pop	{r3, r4, r5, pc}
 8002eb8:	b118      	cbz	r0, 8002ec2 <_fflush_r+0x1a>
 8002eba:	6983      	ldr	r3, [r0, #24]
 8002ebc:	b90b      	cbnz	r3, 8002ec2 <_fflush_r+0x1a>
 8002ebe:	f000 f887 	bl	8002fd0 <__sinit>
 8002ec2:	4b14      	ldr	r3, [pc, #80]	; (8002f14 <_fflush_r+0x6c>)
 8002ec4:	429c      	cmp	r4, r3
 8002ec6:	d11b      	bne.n	8002f00 <_fflush_r+0x58>
 8002ec8:	686c      	ldr	r4, [r5, #4]
 8002eca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d0ef      	beq.n	8002eb2 <_fflush_r+0xa>
 8002ed2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002ed4:	07d0      	lsls	r0, r2, #31
 8002ed6:	d404      	bmi.n	8002ee2 <_fflush_r+0x3a>
 8002ed8:	0599      	lsls	r1, r3, #22
 8002eda:	d402      	bmi.n	8002ee2 <_fflush_r+0x3a>
 8002edc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ede:	f000 f915 	bl	800310c <__retarget_lock_acquire_recursive>
 8002ee2:	4628      	mov	r0, r5
 8002ee4:	4621      	mov	r1, r4
 8002ee6:	f7ff ff59 	bl	8002d9c <__sflush_r>
 8002eea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002eec:	07da      	lsls	r2, r3, #31
 8002eee:	4605      	mov	r5, r0
 8002ef0:	d4e0      	bmi.n	8002eb4 <_fflush_r+0xc>
 8002ef2:	89a3      	ldrh	r3, [r4, #12]
 8002ef4:	059b      	lsls	r3, r3, #22
 8002ef6:	d4dd      	bmi.n	8002eb4 <_fflush_r+0xc>
 8002ef8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002efa:	f000 f908 	bl	800310e <__retarget_lock_release_recursive>
 8002efe:	e7d9      	b.n	8002eb4 <_fflush_r+0xc>
 8002f00:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <_fflush_r+0x70>)
 8002f02:	429c      	cmp	r4, r3
 8002f04:	d101      	bne.n	8002f0a <_fflush_r+0x62>
 8002f06:	68ac      	ldr	r4, [r5, #8]
 8002f08:	e7df      	b.n	8002eca <_fflush_r+0x22>
 8002f0a:	4b04      	ldr	r3, [pc, #16]	; (8002f1c <_fflush_r+0x74>)
 8002f0c:	429c      	cmp	r4, r3
 8002f0e:	bf08      	it	eq
 8002f10:	68ec      	ldreq	r4, [r5, #12]
 8002f12:	e7da      	b.n	8002eca <_fflush_r+0x22>
 8002f14:	08003bac 	.word	0x08003bac
 8002f18:	08003bcc 	.word	0x08003bcc
 8002f1c:	08003b8c 	.word	0x08003b8c

08002f20 <std>:
 8002f20:	2300      	movs	r3, #0
 8002f22:	b510      	push	{r4, lr}
 8002f24:	4604      	mov	r4, r0
 8002f26:	e9c0 3300 	strd	r3, r3, [r0]
 8002f2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f2e:	6083      	str	r3, [r0, #8]
 8002f30:	8181      	strh	r1, [r0, #12]
 8002f32:	6643      	str	r3, [r0, #100]	; 0x64
 8002f34:	81c2      	strh	r2, [r0, #14]
 8002f36:	6183      	str	r3, [r0, #24]
 8002f38:	4619      	mov	r1, r3
 8002f3a:	2208      	movs	r2, #8
 8002f3c:	305c      	adds	r0, #92	; 0x5c
 8002f3e:	f7ff fdc7 	bl	8002ad0 <memset>
 8002f42:	4b05      	ldr	r3, [pc, #20]	; (8002f58 <std+0x38>)
 8002f44:	6263      	str	r3, [r4, #36]	; 0x24
 8002f46:	4b05      	ldr	r3, [pc, #20]	; (8002f5c <std+0x3c>)
 8002f48:	62a3      	str	r3, [r4, #40]	; 0x28
 8002f4a:	4b05      	ldr	r3, [pc, #20]	; (8002f60 <std+0x40>)
 8002f4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002f4e:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <std+0x44>)
 8002f50:	6224      	str	r4, [r4, #32]
 8002f52:	6323      	str	r3, [r4, #48]	; 0x30
 8002f54:	bd10      	pop	{r4, pc}
 8002f56:	bf00      	nop
 8002f58:	08003999 	.word	0x08003999
 8002f5c:	080039bb 	.word	0x080039bb
 8002f60:	080039f3 	.word	0x080039f3
 8002f64:	08003a17 	.word	0x08003a17

08002f68 <_cleanup_r>:
 8002f68:	4901      	ldr	r1, [pc, #4]	; (8002f70 <_cleanup_r+0x8>)
 8002f6a:	f000 b8af 	b.w	80030cc <_fwalk_reent>
 8002f6e:	bf00      	nop
 8002f70:	08002ea9 	.word	0x08002ea9

08002f74 <__sfmoreglue>:
 8002f74:	b570      	push	{r4, r5, r6, lr}
 8002f76:	2268      	movs	r2, #104	; 0x68
 8002f78:	1e4d      	subs	r5, r1, #1
 8002f7a:	4355      	muls	r5, r2
 8002f7c:	460e      	mov	r6, r1
 8002f7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002f82:	f000 f997 	bl	80032b4 <_malloc_r>
 8002f86:	4604      	mov	r4, r0
 8002f88:	b140      	cbz	r0, 8002f9c <__sfmoreglue+0x28>
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	e9c0 1600 	strd	r1, r6, [r0]
 8002f90:	300c      	adds	r0, #12
 8002f92:	60a0      	str	r0, [r4, #8]
 8002f94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002f98:	f7ff fd9a 	bl	8002ad0 <memset>
 8002f9c:	4620      	mov	r0, r4
 8002f9e:	bd70      	pop	{r4, r5, r6, pc}

08002fa0 <__sfp_lock_acquire>:
 8002fa0:	4801      	ldr	r0, [pc, #4]	; (8002fa8 <__sfp_lock_acquire+0x8>)
 8002fa2:	f000 b8b3 	b.w	800310c <__retarget_lock_acquire_recursive>
 8002fa6:	bf00      	nop
 8002fa8:	2000010d 	.word	0x2000010d

08002fac <__sfp_lock_release>:
 8002fac:	4801      	ldr	r0, [pc, #4]	; (8002fb4 <__sfp_lock_release+0x8>)
 8002fae:	f000 b8ae 	b.w	800310e <__retarget_lock_release_recursive>
 8002fb2:	bf00      	nop
 8002fb4:	2000010d 	.word	0x2000010d

08002fb8 <__sinit_lock_acquire>:
 8002fb8:	4801      	ldr	r0, [pc, #4]	; (8002fc0 <__sinit_lock_acquire+0x8>)
 8002fba:	f000 b8a7 	b.w	800310c <__retarget_lock_acquire_recursive>
 8002fbe:	bf00      	nop
 8002fc0:	2000010e 	.word	0x2000010e

08002fc4 <__sinit_lock_release>:
 8002fc4:	4801      	ldr	r0, [pc, #4]	; (8002fcc <__sinit_lock_release+0x8>)
 8002fc6:	f000 b8a2 	b.w	800310e <__retarget_lock_release_recursive>
 8002fca:	bf00      	nop
 8002fcc:	2000010e 	.word	0x2000010e

08002fd0 <__sinit>:
 8002fd0:	b510      	push	{r4, lr}
 8002fd2:	4604      	mov	r4, r0
 8002fd4:	f7ff fff0 	bl	8002fb8 <__sinit_lock_acquire>
 8002fd8:	69a3      	ldr	r3, [r4, #24]
 8002fda:	b11b      	cbz	r3, 8002fe4 <__sinit+0x14>
 8002fdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fe0:	f7ff bff0 	b.w	8002fc4 <__sinit_lock_release>
 8002fe4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002fe8:	6523      	str	r3, [r4, #80]	; 0x50
 8002fea:	4b13      	ldr	r3, [pc, #76]	; (8003038 <__sinit+0x68>)
 8002fec:	4a13      	ldr	r2, [pc, #76]	; (800303c <__sinit+0x6c>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	62a2      	str	r2, [r4, #40]	; 0x28
 8002ff2:	42a3      	cmp	r3, r4
 8002ff4:	bf04      	itt	eq
 8002ff6:	2301      	moveq	r3, #1
 8002ff8:	61a3      	streq	r3, [r4, #24]
 8002ffa:	4620      	mov	r0, r4
 8002ffc:	f000 f820 	bl	8003040 <__sfp>
 8003000:	6060      	str	r0, [r4, #4]
 8003002:	4620      	mov	r0, r4
 8003004:	f000 f81c 	bl	8003040 <__sfp>
 8003008:	60a0      	str	r0, [r4, #8]
 800300a:	4620      	mov	r0, r4
 800300c:	f000 f818 	bl	8003040 <__sfp>
 8003010:	2200      	movs	r2, #0
 8003012:	60e0      	str	r0, [r4, #12]
 8003014:	2104      	movs	r1, #4
 8003016:	6860      	ldr	r0, [r4, #4]
 8003018:	f7ff ff82 	bl	8002f20 <std>
 800301c:	68a0      	ldr	r0, [r4, #8]
 800301e:	2201      	movs	r2, #1
 8003020:	2109      	movs	r1, #9
 8003022:	f7ff ff7d 	bl	8002f20 <std>
 8003026:	68e0      	ldr	r0, [r4, #12]
 8003028:	2202      	movs	r2, #2
 800302a:	2112      	movs	r1, #18
 800302c:	f7ff ff78 	bl	8002f20 <std>
 8003030:	2301      	movs	r3, #1
 8003032:	61a3      	str	r3, [r4, #24]
 8003034:	e7d2      	b.n	8002fdc <__sinit+0xc>
 8003036:	bf00      	nop
 8003038:	08003b88 	.word	0x08003b88
 800303c:	08002f69 	.word	0x08002f69

08003040 <__sfp>:
 8003040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003042:	4607      	mov	r7, r0
 8003044:	f7ff ffac 	bl	8002fa0 <__sfp_lock_acquire>
 8003048:	4b1e      	ldr	r3, [pc, #120]	; (80030c4 <__sfp+0x84>)
 800304a:	681e      	ldr	r6, [r3, #0]
 800304c:	69b3      	ldr	r3, [r6, #24]
 800304e:	b913      	cbnz	r3, 8003056 <__sfp+0x16>
 8003050:	4630      	mov	r0, r6
 8003052:	f7ff ffbd 	bl	8002fd0 <__sinit>
 8003056:	3648      	adds	r6, #72	; 0x48
 8003058:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800305c:	3b01      	subs	r3, #1
 800305e:	d503      	bpl.n	8003068 <__sfp+0x28>
 8003060:	6833      	ldr	r3, [r6, #0]
 8003062:	b30b      	cbz	r3, 80030a8 <__sfp+0x68>
 8003064:	6836      	ldr	r6, [r6, #0]
 8003066:	e7f7      	b.n	8003058 <__sfp+0x18>
 8003068:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800306c:	b9d5      	cbnz	r5, 80030a4 <__sfp+0x64>
 800306e:	4b16      	ldr	r3, [pc, #88]	; (80030c8 <__sfp+0x88>)
 8003070:	60e3      	str	r3, [r4, #12]
 8003072:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003076:	6665      	str	r5, [r4, #100]	; 0x64
 8003078:	f000 f847 	bl	800310a <__retarget_lock_init_recursive>
 800307c:	f7ff ff96 	bl	8002fac <__sfp_lock_release>
 8003080:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003084:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003088:	6025      	str	r5, [r4, #0]
 800308a:	61a5      	str	r5, [r4, #24]
 800308c:	2208      	movs	r2, #8
 800308e:	4629      	mov	r1, r5
 8003090:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003094:	f7ff fd1c 	bl	8002ad0 <memset>
 8003098:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800309c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80030a0:	4620      	mov	r0, r4
 80030a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030a4:	3468      	adds	r4, #104	; 0x68
 80030a6:	e7d9      	b.n	800305c <__sfp+0x1c>
 80030a8:	2104      	movs	r1, #4
 80030aa:	4638      	mov	r0, r7
 80030ac:	f7ff ff62 	bl	8002f74 <__sfmoreglue>
 80030b0:	4604      	mov	r4, r0
 80030b2:	6030      	str	r0, [r6, #0]
 80030b4:	2800      	cmp	r0, #0
 80030b6:	d1d5      	bne.n	8003064 <__sfp+0x24>
 80030b8:	f7ff ff78 	bl	8002fac <__sfp_lock_release>
 80030bc:	230c      	movs	r3, #12
 80030be:	603b      	str	r3, [r7, #0]
 80030c0:	e7ee      	b.n	80030a0 <__sfp+0x60>
 80030c2:	bf00      	nop
 80030c4:	08003b88 	.word	0x08003b88
 80030c8:	ffff0001 	.word	0xffff0001

080030cc <_fwalk_reent>:
 80030cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030d0:	4606      	mov	r6, r0
 80030d2:	4688      	mov	r8, r1
 80030d4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80030d8:	2700      	movs	r7, #0
 80030da:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80030de:	f1b9 0901 	subs.w	r9, r9, #1
 80030e2:	d505      	bpl.n	80030f0 <_fwalk_reent+0x24>
 80030e4:	6824      	ldr	r4, [r4, #0]
 80030e6:	2c00      	cmp	r4, #0
 80030e8:	d1f7      	bne.n	80030da <_fwalk_reent+0xe>
 80030ea:	4638      	mov	r0, r7
 80030ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030f0:	89ab      	ldrh	r3, [r5, #12]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d907      	bls.n	8003106 <_fwalk_reent+0x3a>
 80030f6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030fa:	3301      	adds	r3, #1
 80030fc:	d003      	beq.n	8003106 <_fwalk_reent+0x3a>
 80030fe:	4629      	mov	r1, r5
 8003100:	4630      	mov	r0, r6
 8003102:	47c0      	blx	r8
 8003104:	4307      	orrs	r7, r0
 8003106:	3568      	adds	r5, #104	; 0x68
 8003108:	e7e9      	b.n	80030de <_fwalk_reent+0x12>

0800310a <__retarget_lock_init_recursive>:
 800310a:	4770      	bx	lr

0800310c <__retarget_lock_acquire_recursive>:
 800310c:	4770      	bx	lr

0800310e <__retarget_lock_release_recursive>:
 800310e:	4770      	bx	lr

08003110 <__swhatbuf_r>:
 8003110:	b570      	push	{r4, r5, r6, lr}
 8003112:	460e      	mov	r6, r1
 8003114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003118:	2900      	cmp	r1, #0
 800311a:	b096      	sub	sp, #88	; 0x58
 800311c:	4614      	mov	r4, r2
 800311e:	461d      	mov	r5, r3
 8003120:	da08      	bge.n	8003134 <__swhatbuf_r+0x24>
 8003122:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003126:	2200      	movs	r2, #0
 8003128:	602a      	str	r2, [r5, #0]
 800312a:	061a      	lsls	r2, r3, #24
 800312c:	d410      	bmi.n	8003150 <__swhatbuf_r+0x40>
 800312e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003132:	e00e      	b.n	8003152 <__swhatbuf_r+0x42>
 8003134:	466a      	mov	r2, sp
 8003136:	f000 fc95 	bl	8003a64 <_fstat_r>
 800313a:	2800      	cmp	r0, #0
 800313c:	dbf1      	blt.n	8003122 <__swhatbuf_r+0x12>
 800313e:	9a01      	ldr	r2, [sp, #4]
 8003140:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003144:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003148:	425a      	negs	r2, r3
 800314a:	415a      	adcs	r2, r3
 800314c:	602a      	str	r2, [r5, #0]
 800314e:	e7ee      	b.n	800312e <__swhatbuf_r+0x1e>
 8003150:	2340      	movs	r3, #64	; 0x40
 8003152:	2000      	movs	r0, #0
 8003154:	6023      	str	r3, [r4, #0]
 8003156:	b016      	add	sp, #88	; 0x58
 8003158:	bd70      	pop	{r4, r5, r6, pc}
	...

0800315c <__smakebuf_r>:
 800315c:	898b      	ldrh	r3, [r1, #12]
 800315e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003160:	079d      	lsls	r5, r3, #30
 8003162:	4606      	mov	r6, r0
 8003164:	460c      	mov	r4, r1
 8003166:	d507      	bpl.n	8003178 <__smakebuf_r+0x1c>
 8003168:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800316c:	6023      	str	r3, [r4, #0]
 800316e:	6123      	str	r3, [r4, #16]
 8003170:	2301      	movs	r3, #1
 8003172:	6163      	str	r3, [r4, #20]
 8003174:	b002      	add	sp, #8
 8003176:	bd70      	pop	{r4, r5, r6, pc}
 8003178:	ab01      	add	r3, sp, #4
 800317a:	466a      	mov	r2, sp
 800317c:	f7ff ffc8 	bl	8003110 <__swhatbuf_r>
 8003180:	9900      	ldr	r1, [sp, #0]
 8003182:	4605      	mov	r5, r0
 8003184:	4630      	mov	r0, r6
 8003186:	f000 f895 	bl	80032b4 <_malloc_r>
 800318a:	b948      	cbnz	r0, 80031a0 <__smakebuf_r+0x44>
 800318c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003190:	059a      	lsls	r2, r3, #22
 8003192:	d4ef      	bmi.n	8003174 <__smakebuf_r+0x18>
 8003194:	f023 0303 	bic.w	r3, r3, #3
 8003198:	f043 0302 	orr.w	r3, r3, #2
 800319c:	81a3      	strh	r3, [r4, #12]
 800319e:	e7e3      	b.n	8003168 <__smakebuf_r+0xc>
 80031a0:	4b0d      	ldr	r3, [pc, #52]	; (80031d8 <__smakebuf_r+0x7c>)
 80031a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80031a4:	89a3      	ldrh	r3, [r4, #12]
 80031a6:	6020      	str	r0, [r4, #0]
 80031a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031ac:	81a3      	strh	r3, [r4, #12]
 80031ae:	9b00      	ldr	r3, [sp, #0]
 80031b0:	6163      	str	r3, [r4, #20]
 80031b2:	9b01      	ldr	r3, [sp, #4]
 80031b4:	6120      	str	r0, [r4, #16]
 80031b6:	b15b      	cbz	r3, 80031d0 <__smakebuf_r+0x74>
 80031b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80031bc:	4630      	mov	r0, r6
 80031be:	f000 fc63 	bl	8003a88 <_isatty_r>
 80031c2:	b128      	cbz	r0, 80031d0 <__smakebuf_r+0x74>
 80031c4:	89a3      	ldrh	r3, [r4, #12]
 80031c6:	f023 0303 	bic.w	r3, r3, #3
 80031ca:	f043 0301 	orr.w	r3, r3, #1
 80031ce:	81a3      	strh	r3, [r4, #12]
 80031d0:	89a0      	ldrh	r0, [r4, #12]
 80031d2:	4305      	orrs	r5, r0
 80031d4:	81a5      	strh	r5, [r4, #12]
 80031d6:	e7cd      	b.n	8003174 <__smakebuf_r+0x18>
 80031d8:	08002f69 	.word	0x08002f69

080031dc <_free_r>:
 80031dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80031de:	2900      	cmp	r1, #0
 80031e0:	d044      	beq.n	800326c <_free_r+0x90>
 80031e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031e6:	9001      	str	r0, [sp, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f1a1 0404 	sub.w	r4, r1, #4
 80031ee:	bfb8      	it	lt
 80031f0:	18e4      	addlt	r4, r4, r3
 80031f2:	f000 fc6b 	bl	8003acc <__malloc_lock>
 80031f6:	4a1e      	ldr	r2, [pc, #120]	; (8003270 <_free_r+0x94>)
 80031f8:	9801      	ldr	r0, [sp, #4]
 80031fa:	6813      	ldr	r3, [r2, #0]
 80031fc:	b933      	cbnz	r3, 800320c <_free_r+0x30>
 80031fe:	6063      	str	r3, [r4, #4]
 8003200:	6014      	str	r4, [r2, #0]
 8003202:	b003      	add	sp, #12
 8003204:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003208:	f000 bc66 	b.w	8003ad8 <__malloc_unlock>
 800320c:	42a3      	cmp	r3, r4
 800320e:	d908      	bls.n	8003222 <_free_r+0x46>
 8003210:	6825      	ldr	r5, [r4, #0]
 8003212:	1961      	adds	r1, r4, r5
 8003214:	428b      	cmp	r3, r1
 8003216:	bf01      	itttt	eq
 8003218:	6819      	ldreq	r1, [r3, #0]
 800321a:	685b      	ldreq	r3, [r3, #4]
 800321c:	1949      	addeq	r1, r1, r5
 800321e:	6021      	streq	r1, [r4, #0]
 8003220:	e7ed      	b.n	80031fe <_free_r+0x22>
 8003222:	461a      	mov	r2, r3
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	b10b      	cbz	r3, 800322c <_free_r+0x50>
 8003228:	42a3      	cmp	r3, r4
 800322a:	d9fa      	bls.n	8003222 <_free_r+0x46>
 800322c:	6811      	ldr	r1, [r2, #0]
 800322e:	1855      	adds	r5, r2, r1
 8003230:	42a5      	cmp	r5, r4
 8003232:	d10b      	bne.n	800324c <_free_r+0x70>
 8003234:	6824      	ldr	r4, [r4, #0]
 8003236:	4421      	add	r1, r4
 8003238:	1854      	adds	r4, r2, r1
 800323a:	42a3      	cmp	r3, r4
 800323c:	6011      	str	r1, [r2, #0]
 800323e:	d1e0      	bne.n	8003202 <_free_r+0x26>
 8003240:	681c      	ldr	r4, [r3, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	6053      	str	r3, [r2, #4]
 8003246:	4421      	add	r1, r4
 8003248:	6011      	str	r1, [r2, #0]
 800324a:	e7da      	b.n	8003202 <_free_r+0x26>
 800324c:	d902      	bls.n	8003254 <_free_r+0x78>
 800324e:	230c      	movs	r3, #12
 8003250:	6003      	str	r3, [r0, #0]
 8003252:	e7d6      	b.n	8003202 <_free_r+0x26>
 8003254:	6825      	ldr	r5, [r4, #0]
 8003256:	1961      	adds	r1, r4, r5
 8003258:	428b      	cmp	r3, r1
 800325a:	bf04      	itt	eq
 800325c:	6819      	ldreq	r1, [r3, #0]
 800325e:	685b      	ldreq	r3, [r3, #4]
 8003260:	6063      	str	r3, [r4, #4]
 8003262:	bf04      	itt	eq
 8003264:	1949      	addeq	r1, r1, r5
 8003266:	6021      	streq	r1, [r4, #0]
 8003268:	6054      	str	r4, [r2, #4]
 800326a:	e7ca      	b.n	8003202 <_free_r+0x26>
 800326c:	b003      	add	sp, #12
 800326e:	bd30      	pop	{r4, r5, pc}
 8003270:	20000110 	.word	0x20000110

08003274 <sbrk_aligned>:
 8003274:	b570      	push	{r4, r5, r6, lr}
 8003276:	4e0e      	ldr	r6, [pc, #56]	; (80032b0 <sbrk_aligned+0x3c>)
 8003278:	460c      	mov	r4, r1
 800327a:	6831      	ldr	r1, [r6, #0]
 800327c:	4605      	mov	r5, r0
 800327e:	b911      	cbnz	r1, 8003286 <sbrk_aligned+0x12>
 8003280:	f000 fb7a 	bl	8003978 <_sbrk_r>
 8003284:	6030      	str	r0, [r6, #0]
 8003286:	4621      	mov	r1, r4
 8003288:	4628      	mov	r0, r5
 800328a:	f000 fb75 	bl	8003978 <_sbrk_r>
 800328e:	1c43      	adds	r3, r0, #1
 8003290:	d00a      	beq.n	80032a8 <sbrk_aligned+0x34>
 8003292:	1cc4      	adds	r4, r0, #3
 8003294:	f024 0403 	bic.w	r4, r4, #3
 8003298:	42a0      	cmp	r0, r4
 800329a:	d007      	beq.n	80032ac <sbrk_aligned+0x38>
 800329c:	1a21      	subs	r1, r4, r0
 800329e:	4628      	mov	r0, r5
 80032a0:	f000 fb6a 	bl	8003978 <_sbrk_r>
 80032a4:	3001      	adds	r0, #1
 80032a6:	d101      	bne.n	80032ac <sbrk_aligned+0x38>
 80032a8:	f04f 34ff 	mov.w	r4, #4294967295
 80032ac:	4620      	mov	r0, r4
 80032ae:	bd70      	pop	{r4, r5, r6, pc}
 80032b0:	20000114 	.word	0x20000114

080032b4 <_malloc_r>:
 80032b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032b8:	1ccd      	adds	r5, r1, #3
 80032ba:	f025 0503 	bic.w	r5, r5, #3
 80032be:	3508      	adds	r5, #8
 80032c0:	2d0c      	cmp	r5, #12
 80032c2:	bf38      	it	cc
 80032c4:	250c      	movcc	r5, #12
 80032c6:	2d00      	cmp	r5, #0
 80032c8:	4607      	mov	r7, r0
 80032ca:	db01      	blt.n	80032d0 <_malloc_r+0x1c>
 80032cc:	42a9      	cmp	r1, r5
 80032ce:	d905      	bls.n	80032dc <_malloc_r+0x28>
 80032d0:	230c      	movs	r3, #12
 80032d2:	603b      	str	r3, [r7, #0]
 80032d4:	2600      	movs	r6, #0
 80032d6:	4630      	mov	r0, r6
 80032d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032dc:	4e2e      	ldr	r6, [pc, #184]	; (8003398 <_malloc_r+0xe4>)
 80032de:	f000 fbf5 	bl	8003acc <__malloc_lock>
 80032e2:	6833      	ldr	r3, [r6, #0]
 80032e4:	461c      	mov	r4, r3
 80032e6:	bb34      	cbnz	r4, 8003336 <_malloc_r+0x82>
 80032e8:	4629      	mov	r1, r5
 80032ea:	4638      	mov	r0, r7
 80032ec:	f7ff ffc2 	bl	8003274 <sbrk_aligned>
 80032f0:	1c43      	adds	r3, r0, #1
 80032f2:	4604      	mov	r4, r0
 80032f4:	d14d      	bne.n	8003392 <_malloc_r+0xde>
 80032f6:	6834      	ldr	r4, [r6, #0]
 80032f8:	4626      	mov	r6, r4
 80032fa:	2e00      	cmp	r6, #0
 80032fc:	d140      	bne.n	8003380 <_malloc_r+0xcc>
 80032fe:	6823      	ldr	r3, [r4, #0]
 8003300:	4631      	mov	r1, r6
 8003302:	4638      	mov	r0, r7
 8003304:	eb04 0803 	add.w	r8, r4, r3
 8003308:	f000 fb36 	bl	8003978 <_sbrk_r>
 800330c:	4580      	cmp	r8, r0
 800330e:	d13a      	bne.n	8003386 <_malloc_r+0xd2>
 8003310:	6821      	ldr	r1, [r4, #0]
 8003312:	3503      	adds	r5, #3
 8003314:	1a6d      	subs	r5, r5, r1
 8003316:	f025 0503 	bic.w	r5, r5, #3
 800331a:	3508      	adds	r5, #8
 800331c:	2d0c      	cmp	r5, #12
 800331e:	bf38      	it	cc
 8003320:	250c      	movcc	r5, #12
 8003322:	4629      	mov	r1, r5
 8003324:	4638      	mov	r0, r7
 8003326:	f7ff ffa5 	bl	8003274 <sbrk_aligned>
 800332a:	3001      	adds	r0, #1
 800332c:	d02b      	beq.n	8003386 <_malloc_r+0xd2>
 800332e:	6823      	ldr	r3, [r4, #0]
 8003330:	442b      	add	r3, r5
 8003332:	6023      	str	r3, [r4, #0]
 8003334:	e00e      	b.n	8003354 <_malloc_r+0xa0>
 8003336:	6822      	ldr	r2, [r4, #0]
 8003338:	1b52      	subs	r2, r2, r5
 800333a:	d41e      	bmi.n	800337a <_malloc_r+0xc6>
 800333c:	2a0b      	cmp	r2, #11
 800333e:	d916      	bls.n	800336e <_malloc_r+0xba>
 8003340:	1961      	adds	r1, r4, r5
 8003342:	42a3      	cmp	r3, r4
 8003344:	6025      	str	r5, [r4, #0]
 8003346:	bf18      	it	ne
 8003348:	6059      	strne	r1, [r3, #4]
 800334a:	6863      	ldr	r3, [r4, #4]
 800334c:	bf08      	it	eq
 800334e:	6031      	streq	r1, [r6, #0]
 8003350:	5162      	str	r2, [r4, r5]
 8003352:	604b      	str	r3, [r1, #4]
 8003354:	4638      	mov	r0, r7
 8003356:	f104 060b 	add.w	r6, r4, #11
 800335a:	f000 fbbd 	bl	8003ad8 <__malloc_unlock>
 800335e:	f026 0607 	bic.w	r6, r6, #7
 8003362:	1d23      	adds	r3, r4, #4
 8003364:	1af2      	subs	r2, r6, r3
 8003366:	d0b6      	beq.n	80032d6 <_malloc_r+0x22>
 8003368:	1b9b      	subs	r3, r3, r6
 800336a:	50a3      	str	r3, [r4, r2]
 800336c:	e7b3      	b.n	80032d6 <_malloc_r+0x22>
 800336e:	6862      	ldr	r2, [r4, #4]
 8003370:	42a3      	cmp	r3, r4
 8003372:	bf0c      	ite	eq
 8003374:	6032      	streq	r2, [r6, #0]
 8003376:	605a      	strne	r2, [r3, #4]
 8003378:	e7ec      	b.n	8003354 <_malloc_r+0xa0>
 800337a:	4623      	mov	r3, r4
 800337c:	6864      	ldr	r4, [r4, #4]
 800337e:	e7b2      	b.n	80032e6 <_malloc_r+0x32>
 8003380:	4634      	mov	r4, r6
 8003382:	6876      	ldr	r6, [r6, #4]
 8003384:	e7b9      	b.n	80032fa <_malloc_r+0x46>
 8003386:	230c      	movs	r3, #12
 8003388:	603b      	str	r3, [r7, #0]
 800338a:	4638      	mov	r0, r7
 800338c:	f000 fba4 	bl	8003ad8 <__malloc_unlock>
 8003390:	e7a1      	b.n	80032d6 <_malloc_r+0x22>
 8003392:	6025      	str	r5, [r4, #0]
 8003394:	e7de      	b.n	8003354 <_malloc_r+0xa0>
 8003396:	bf00      	nop
 8003398:	20000110 	.word	0x20000110

0800339c <__sfputc_r>:
 800339c:	6893      	ldr	r3, [r2, #8]
 800339e:	3b01      	subs	r3, #1
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	b410      	push	{r4}
 80033a4:	6093      	str	r3, [r2, #8]
 80033a6:	da08      	bge.n	80033ba <__sfputc_r+0x1e>
 80033a8:	6994      	ldr	r4, [r2, #24]
 80033aa:	42a3      	cmp	r3, r4
 80033ac:	db01      	blt.n	80033b2 <__sfputc_r+0x16>
 80033ae:	290a      	cmp	r1, #10
 80033b0:	d103      	bne.n	80033ba <__sfputc_r+0x1e>
 80033b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033b6:	f7ff bc31 	b.w	8002c1c <__swbuf_r>
 80033ba:	6813      	ldr	r3, [r2, #0]
 80033bc:	1c58      	adds	r0, r3, #1
 80033be:	6010      	str	r0, [r2, #0]
 80033c0:	7019      	strb	r1, [r3, #0]
 80033c2:	4608      	mov	r0, r1
 80033c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033c8:	4770      	bx	lr

080033ca <__sfputs_r>:
 80033ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033cc:	4606      	mov	r6, r0
 80033ce:	460f      	mov	r7, r1
 80033d0:	4614      	mov	r4, r2
 80033d2:	18d5      	adds	r5, r2, r3
 80033d4:	42ac      	cmp	r4, r5
 80033d6:	d101      	bne.n	80033dc <__sfputs_r+0x12>
 80033d8:	2000      	movs	r0, #0
 80033da:	e007      	b.n	80033ec <__sfputs_r+0x22>
 80033dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033e0:	463a      	mov	r2, r7
 80033e2:	4630      	mov	r0, r6
 80033e4:	f7ff ffda 	bl	800339c <__sfputc_r>
 80033e8:	1c43      	adds	r3, r0, #1
 80033ea:	d1f3      	bne.n	80033d4 <__sfputs_r+0xa>
 80033ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080033f0 <_vfiprintf_r>:
 80033f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033f4:	460d      	mov	r5, r1
 80033f6:	b09d      	sub	sp, #116	; 0x74
 80033f8:	4614      	mov	r4, r2
 80033fa:	4698      	mov	r8, r3
 80033fc:	4606      	mov	r6, r0
 80033fe:	b118      	cbz	r0, 8003408 <_vfiprintf_r+0x18>
 8003400:	6983      	ldr	r3, [r0, #24]
 8003402:	b90b      	cbnz	r3, 8003408 <_vfiprintf_r+0x18>
 8003404:	f7ff fde4 	bl	8002fd0 <__sinit>
 8003408:	4b89      	ldr	r3, [pc, #548]	; (8003630 <_vfiprintf_r+0x240>)
 800340a:	429d      	cmp	r5, r3
 800340c:	d11b      	bne.n	8003446 <_vfiprintf_r+0x56>
 800340e:	6875      	ldr	r5, [r6, #4]
 8003410:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003412:	07d9      	lsls	r1, r3, #31
 8003414:	d405      	bmi.n	8003422 <_vfiprintf_r+0x32>
 8003416:	89ab      	ldrh	r3, [r5, #12]
 8003418:	059a      	lsls	r2, r3, #22
 800341a:	d402      	bmi.n	8003422 <_vfiprintf_r+0x32>
 800341c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800341e:	f7ff fe75 	bl	800310c <__retarget_lock_acquire_recursive>
 8003422:	89ab      	ldrh	r3, [r5, #12]
 8003424:	071b      	lsls	r3, r3, #28
 8003426:	d501      	bpl.n	800342c <_vfiprintf_r+0x3c>
 8003428:	692b      	ldr	r3, [r5, #16]
 800342a:	b9eb      	cbnz	r3, 8003468 <_vfiprintf_r+0x78>
 800342c:	4629      	mov	r1, r5
 800342e:	4630      	mov	r0, r6
 8003430:	f7ff fc46 	bl	8002cc0 <__swsetup_r>
 8003434:	b1c0      	cbz	r0, 8003468 <_vfiprintf_r+0x78>
 8003436:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003438:	07dc      	lsls	r4, r3, #31
 800343a:	d50e      	bpl.n	800345a <_vfiprintf_r+0x6a>
 800343c:	f04f 30ff 	mov.w	r0, #4294967295
 8003440:	b01d      	add	sp, #116	; 0x74
 8003442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003446:	4b7b      	ldr	r3, [pc, #492]	; (8003634 <_vfiprintf_r+0x244>)
 8003448:	429d      	cmp	r5, r3
 800344a:	d101      	bne.n	8003450 <_vfiprintf_r+0x60>
 800344c:	68b5      	ldr	r5, [r6, #8]
 800344e:	e7df      	b.n	8003410 <_vfiprintf_r+0x20>
 8003450:	4b79      	ldr	r3, [pc, #484]	; (8003638 <_vfiprintf_r+0x248>)
 8003452:	429d      	cmp	r5, r3
 8003454:	bf08      	it	eq
 8003456:	68f5      	ldreq	r5, [r6, #12]
 8003458:	e7da      	b.n	8003410 <_vfiprintf_r+0x20>
 800345a:	89ab      	ldrh	r3, [r5, #12]
 800345c:	0598      	lsls	r0, r3, #22
 800345e:	d4ed      	bmi.n	800343c <_vfiprintf_r+0x4c>
 8003460:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003462:	f7ff fe54 	bl	800310e <__retarget_lock_release_recursive>
 8003466:	e7e9      	b.n	800343c <_vfiprintf_r+0x4c>
 8003468:	2300      	movs	r3, #0
 800346a:	9309      	str	r3, [sp, #36]	; 0x24
 800346c:	2320      	movs	r3, #32
 800346e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003472:	f8cd 800c 	str.w	r8, [sp, #12]
 8003476:	2330      	movs	r3, #48	; 0x30
 8003478:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800363c <_vfiprintf_r+0x24c>
 800347c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003480:	f04f 0901 	mov.w	r9, #1
 8003484:	4623      	mov	r3, r4
 8003486:	469a      	mov	sl, r3
 8003488:	f813 2b01 	ldrb.w	r2, [r3], #1
 800348c:	b10a      	cbz	r2, 8003492 <_vfiprintf_r+0xa2>
 800348e:	2a25      	cmp	r2, #37	; 0x25
 8003490:	d1f9      	bne.n	8003486 <_vfiprintf_r+0x96>
 8003492:	ebba 0b04 	subs.w	fp, sl, r4
 8003496:	d00b      	beq.n	80034b0 <_vfiprintf_r+0xc0>
 8003498:	465b      	mov	r3, fp
 800349a:	4622      	mov	r2, r4
 800349c:	4629      	mov	r1, r5
 800349e:	4630      	mov	r0, r6
 80034a0:	f7ff ff93 	bl	80033ca <__sfputs_r>
 80034a4:	3001      	adds	r0, #1
 80034a6:	f000 80aa 	beq.w	80035fe <_vfiprintf_r+0x20e>
 80034aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80034ac:	445a      	add	r2, fp
 80034ae:	9209      	str	r2, [sp, #36]	; 0x24
 80034b0:	f89a 3000 	ldrb.w	r3, [sl]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f000 80a2 	beq.w	80035fe <_vfiprintf_r+0x20e>
 80034ba:	2300      	movs	r3, #0
 80034bc:	f04f 32ff 	mov.w	r2, #4294967295
 80034c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80034c4:	f10a 0a01 	add.w	sl, sl, #1
 80034c8:	9304      	str	r3, [sp, #16]
 80034ca:	9307      	str	r3, [sp, #28]
 80034cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80034d0:	931a      	str	r3, [sp, #104]	; 0x68
 80034d2:	4654      	mov	r4, sl
 80034d4:	2205      	movs	r2, #5
 80034d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034da:	4858      	ldr	r0, [pc, #352]	; (800363c <_vfiprintf_r+0x24c>)
 80034dc:	f7fc fe80 	bl	80001e0 <memchr>
 80034e0:	9a04      	ldr	r2, [sp, #16]
 80034e2:	b9d8      	cbnz	r0, 800351c <_vfiprintf_r+0x12c>
 80034e4:	06d1      	lsls	r1, r2, #27
 80034e6:	bf44      	itt	mi
 80034e8:	2320      	movmi	r3, #32
 80034ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80034ee:	0713      	lsls	r3, r2, #28
 80034f0:	bf44      	itt	mi
 80034f2:	232b      	movmi	r3, #43	; 0x2b
 80034f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80034f8:	f89a 3000 	ldrb.w	r3, [sl]
 80034fc:	2b2a      	cmp	r3, #42	; 0x2a
 80034fe:	d015      	beq.n	800352c <_vfiprintf_r+0x13c>
 8003500:	9a07      	ldr	r2, [sp, #28]
 8003502:	4654      	mov	r4, sl
 8003504:	2000      	movs	r0, #0
 8003506:	f04f 0c0a 	mov.w	ip, #10
 800350a:	4621      	mov	r1, r4
 800350c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003510:	3b30      	subs	r3, #48	; 0x30
 8003512:	2b09      	cmp	r3, #9
 8003514:	d94e      	bls.n	80035b4 <_vfiprintf_r+0x1c4>
 8003516:	b1b0      	cbz	r0, 8003546 <_vfiprintf_r+0x156>
 8003518:	9207      	str	r2, [sp, #28]
 800351a:	e014      	b.n	8003546 <_vfiprintf_r+0x156>
 800351c:	eba0 0308 	sub.w	r3, r0, r8
 8003520:	fa09 f303 	lsl.w	r3, r9, r3
 8003524:	4313      	orrs	r3, r2
 8003526:	9304      	str	r3, [sp, #16]
 8003528:	46a2      	mov	sl, r4
 800352a:	e7d2      	b.n	80034d2 <_vfiprintf_r+0xe2>
 800352c:	9b03      	ldr	r3, [sp, #12]
 800352e:	1d19      	adds	r1, r3, #4
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	9103      	str	r1, [sp, #12]
 8003534:	2b00      	cmp	r3, #0
 8003536:	bfbb      	ittet	lt
 8003538:	425b      	neglt	r3, r3
 800353a:	f042 0202 	orrlt.w	r2, r2, #2
 800353e:	9307      	strge	r3, [sp, #28]
 8003540:	9307      	strlt	r3, [sp, #28]
 8003542:	bfb8      	it	lt
 8003544:	9204      	strlt	r2, [sp, #16]
 8003546:	7823      	ldrb	r3, [r4, #0]
 8003548:	2b2e      	cmp	r3, #46	; 0x2e
 800354a:	d10c      	bne.n	8003566 <_vfiprintf_r+0x176>
 800354c:	7863      	ldrb	r3, [r4, #1]
 800354e:	2b2a      	cmp	r3, #42	; 0x2a
 8003550:	d135      	bne.n	80035be <_vfiprintf_r+0x1ce>
 8003552:	9b03      	ldr	r3, [sp, #12]
 8003554:	1d1a      	adds	r2, r3, #4
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	9203      	str	r2, [sp, #12]
 800355a:	2b00      	cmp	r3, #0
 800355c:	bfb8      	it	lt
 800355e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003562:	3402      	adds	r4, #2
 8003564:	9305      	str	r3, [sp, #20]
 8003566:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800364c <_vfiprintf_r+0x25c>
 800356a:	7821      	ldrb	r1, [r4, #0]
 800356c:	2203      	movs	r2, #3
 800356e:	4650      	mov	r0, sl
 8003570:	f7fc fe36 	bl	80001e0 <memchr>
 8003574:	b140      	cbz	r0, 8003588 <_vfiprintf_r+0x198>
 8003576:	2340      	movs	r3, #64	; 0x40
 8003578:	eba0 000a 	sub.w	r0, r0, sl
 800357c:	fa03 f000 	lsl.w	r0, r3, r0
 8003580:	9b04      	ldr	r3, [sp, #16]
 8003582:	4303      	orrs	r3, r0
 8003584:	3401      	adds	r4, #1
 8003586:	9304      	str	r3, [sp, #16]
 8003588:	f814 1b01 	ldrb.w	r1, [r4], #1
 800358c:	482c      	ldr	r0, [pc, #176]	; (8003640 <_vfiprintf_r+0x250>)
 800358e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003592:	2206      	movs	r2, #6
 8003594:	f7fc fe24 	bl	80001e0 <memchr>
 8003598:	2800      	cmp	r0, #0
 800359a:	d03f      	beq.n	800361c <_vfiprintf_r+0x22c>
 800359c:	4b29      	ldr	r3, [pc, #164]	; (8003644 <_vfiprintf_r+0x254>)
 800359e:	bb1b      	cbnz	r3, 80035e8 <_vfiprintf_r+0x1f8>
 80035a0:	9b03      	ldr	r3, [sp, #12]
 80035a2:	3307      	adds	r3, #7
 80035a4:	f023 0307 	bic.w	r3, r3, #7
 80035a8:	3308      	adds	r3, #8
 80035aa:	9303      	str	r3, [sp, #12]
 80035ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035ae:	443b      	add	r3, r7
 80035b0:	9309      	str	r3, [sp, #36]	; 0x24
 80035b2:	e767      	b.n	8003484 <_vfiprintf_r+0x94>
 80035b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80035b8:	460c      	mov	r4, r1
 80035ba:	2001      	movs	r0, #1
 80035bc:	e7a5      	b.n	800350a <_vfiprintf_r+0x11a>
 80035be:	2300      	movs	r3, #0
 80035c0:	3401      	adds	r4, #1
 80035c2:	9305      	str	r3, [sp, #20]
 80035c4:	4619      	mov	r1, r3
 80035c6:	f04f 0c0a 	mov.w	ip, #10
 80035ca:	4620      	mov	r0, r4
 80035cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80035d0:	3a30      	subs	r2, #48	; 0x30
 80035d2:	2a09      	cmp	r2, #9
 80035d4:	d903      	bls.n	80035de <_vfiprintf_r+0x1ee>
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0c5      	beq.n	8003566 <_vfiprintf_r+0x176>
 80035da:	9105      	str	r1, [sp, #20]
 80035dc:	e7c3      	b.n	8003566 <_vfiprintf_r+0x176>
 80035de:	fb0c 2101 	mla	r1, ip, r1, r2
 80035e2:	4604      	mov	r4, r0
 80035e4:	2301      	movs	r3, #1
 80035e6:	e7f0      	b.n	80035ca <_vfiprintf_r+0x1da>
 80035e8:	ab03      	add	r3, sp, #12
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	462a      	mov	r2, r5
 80035ee:	4b16      	ldr	r3, [pc, #88]	; (8003648 <_vfiprintf_r+0x258>)
 80035f0:	a904      	add	r1, sp, #16
 80035f2:	4630      	mov	r0, r6
 80035f4:	f3af 8000 	nop.w
 80035f8:	4607      	mov	r7, r0
 80035fa:	1c78      	adds	r0, r7, #1
 80035fc:	d1d6      	bne.n	80035ac <_vfiprintf_r+0x1bc>
 80035fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003600:	07d9      	lsls	r1, r3, #31
 8003602:	d405      	bmi.n	8003610 <_vfiprintf_r+0x220>
 8003604:	89ab      	ldrh	r3, [r5, #12]
 8003606:	059a      	lsls	r2, r3, #22
 8003608:	d402      	bmi.n	8003610 <_vfiprintf_r+0x220>
 800360a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800360c:	f7ff fd7f 	bl	800310e <__retarget_lock_release_recursive>
 8003610:	89ab      	ldrh	r3, [r5, #12]
 8003612:	065b      	lsls	r3, r3, #25
 8003614:	f53f af12 	bmi.w	800343c <_vfiprintf_r+0x4c>
 8003618:	9809      	ldr	r0, [sp, #36]	; 0x24
 800361a:	e711      	b.n	8003440 <_vfiprintf_r+0x50>
 800361c:	ab03      	add	r3, sp, #12
 800361e:	9300      	str	r3, [sp, #0]
 8003620:	462a      	mov	r2, r5
 8003622:	4b09      	ldr	r3, [pc, #36]	; (8003648 <_vfiprintf_r+0x258>)
 8003624:	a904      	add	r1, sp, #16
 8003626:	4630      	mov	r0, r6
 8003628:	f000 f880 	bl	800372c <_printf_i>
 800362c:	e7e4      	b.n	80035f8 <_vfiprintf_r+0x208>
 800362e:	bf00      	nop
 8003630:	08003bac 	.word	0x08003bac
 8003634:	08003bcc 	.word	0x08003bcc
 8003638:	08003b8c 	.word	0x08003b8c
 800363c:	08003bec 	.word	0x08003bec
 8003640:	08003bf6 	.word	0x08003bf6
 8003644:	00000000 	.word	0x00000000
 8003648:	080033cb 	.word	0x080033cb
 800364c:	08003bf2 	.word	0x08003bf2

08003650 <_printf_common>:
 8003650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003654:	4616      	mov	r6, r2
 8003656:	4699      	mov	r9, r3
 8003658:	688a      	ldr	r2, [r1, #8]
 800365a:	690b      	ldr	r3, [r1, #16]
 800365c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003660:	4293      	cmp	r3, r2
 8003662:	bfb8      	it	lt
 8003664:	4613      	movlt	r3, r2
 8003666:	6033      	str	r3, [r6, #0]
 8003668:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800366c:	4607      	mov	r7, r0
 800366e:	460c      	mov	r4, r1
 8003670:	b10a      	cbz	r2, 8003676 <_printf_common+0x26>
 8003672:	3301      	adds	r3, #1
 8003674:	6033      	str	r3, [r6, #0]
 8003676:	6823      	ldr	r3, [r4, #0]
 8003678:	0699      	lsls	r1, r3, #26
 800367a:	bf42      	ittt	mi
 800367c:	6833      	ldrmi	r3, [r6, #0]
 800367e:	3302      	addmi	r3, #2
 8003680:	6033      	strmi	r3, [r6, #0]
 8003682:	6825      	ldr	r5, [r4, #0]
 8003684:	f015 0506 	ands.w	r5, r5, #6
 8003688:	d106      	bne.n	8003698 <_printf_common+0x48>
 800368a:	f104 0a19 	add.w	sl, r4, #25
 800368e:	68e3      	ldr	r3, [r4, #12]
 8003690:	6832      	ldr	r2, [r6, #0]
 8003692:	1a9b      	subs	r3, r3, r2
 8003694:	42ab      	cmp	r3, r5
 8003696:	dc26      	bgt.n	80036e6 <_printf_common+0x96>
 8003698:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800369c:	1e13      	subs	r3, r2, #0
 800369e:	6822      	ldr	r2, [r4, #0]
 80036a0:	bf18      	it	ne
 80036a2:	2301      	movne	r3, #1
 80036a4:	0692      	lsls	r2, r2, #26
 80036a6:	d42b      	bmi.n	8003700 <_printf_common+0xb0>
 80036a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80036ac:	4649      	mov	r1, r9
 80036ae:	4638      	mov	r0, r7
 80036b0:	47c0      	blx	r8
 80036b2:	3001      	adds	r0, #1
 80036b4:	d01e      	beq.n	80036f4 <_printf_common+0xa4>
 80036b6:	6823      	ldr	r3, [r4, #0]
 80036b8:	68e5      	ldr	r5, [r4, #12]
 80036ba:	6832      	ldr	r2, [r6, #0]
 80036bc:	f003 0306 	and.w	r3, r3, #6
 80036c0:	2b04      	cmp	r3, #4
 80036c2:	bf08      	it	eq
 80036c4:	1aad      	subeq	r5, r5, r2
 80036c6:	68a3      	ldr	r3, [r4, #8]
 80036c8:	6922      	ldr	r2, [r4, #16]
 80036ca:	bf0c      	ite	eq
 80036cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80036d0:	2500      	movne	r5, #0
 80036d2:	4293      	cmp	r3, r2
 80036d4:	bfc4      	itt	gt
 80036d6:	1a9b      	subgt	r3, r3, r2
 80036d8:	18ed      	addgt	r5, r5, r3
 80036da:	2600      	movs	r6, #0
 80036dc:	341a      	adds	r4, #26
 80036de:	42b5      	cmp	r5, r6
 80036e0:	d11a      	bne.n	8003718 <_printf_common+0xc8>
 80036e2:	2000      	movs	r0, #0
 80036e4:	e008      	b.n	80036f8 <_printf_common+0xa8>
 80036e6:	2301      	movs	r3, #1
 80036e8:	4652      	mov	r2, sl
 80036ea:	4649      	mov	r1, r9
 80036ec:	4638      	mov	r0, r7
 80036ee:	47c0      	blx	r8
 80036f0:	3001      	adds	r0, #1
 80036f2:	d103      	bne.n	80036fc <_printf_common+0xac>
 80036f4:	f04f 30ff 	mov.w	r0, #4294967295
 80036f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036fc:	3501      	adds	r5, #1
 80036fe:	e7c6      	b.n	800368e <_printf_common+0x3e>
 8003700:	18e1      	adds	r1, r4, r3
 8003702:	1c5a      	adds	r2, r3, #1
 8003704:	2030      	movs	r0, #48	; 0x30
 8003706:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800370a:	4422      	add	r2, r4
 800370c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003710:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003714:	3302      	adds	r3, #2
 8003716:	e7c7      	b.n	80036a8 <_printf_common+0x58>
 8003718:	2301      	movs	r3, #1
 800371a:	4622      	mov	r2, r4
 800371c:	4649      	mov	r1, r9
 800371e:	4638      	mov	r0, r7
 8003720:	47c0      	blx	r8
 8003722:	3001      	adds	r0, #1
 8003724:	d0e6      	beq.n	80036f4 <_printf_common+0xa4>
 8003726:	3601      	adds	r6, #1
 8003728:	e7d9      	b.n	80036de <_printf_common+0x8e>
	...

0800372c <_printf_i>:
 800372c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003730:	7e0f      	ldrb	r7, [r1, #24]
 8003732:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003734:	2f78      	cmp	r7, #120	; 0x78
 8003736:	4691      	mov	r9, r2
 8003738:	4680      	mov	r8, r0
 800373a:	460c      	mov	r4, r1
 800373c:	469a      	mov	sl, r3
 800373e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003742:	d807      	bhi.n	8003754 <_printf_i+0x28>
 8003744:	2f62      	cmp	r7, #98	; 0x62
 8003746:	d80a      	bhi.n	800375e <_printf_i+0x32>
 8003748:	2f00      	cmp	r7, #0
 800374a:	f000 80d8 	beq.w	80038fe <_printf_i+0x1d2>
 800374e:	2f58      	cmp	r7, #88	; 0x58
 8003750:	f000 80a3 	beq.w	800389a <_printf_i+0x16e>
 8003754:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003758:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800375c:	e03a      	b.n	80037d4 <_printf_i+0xa8>
 800375e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003762:	2b15      	cmp	r3, #21
 8003764:	d8f6      	bhi.n	8003754 <_printf_i+0x28>
 8003766:	a101      	add	r1, pc, #4	; (adr r1, 800376c <_printf_i+0x40>)
 8003768:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800376c:	080037c5 	.word	0x080037c5
 8003770:	080037d9 	.word	0x080037d9
 8003774:	08003755 	.word	0x08003755
 8003778:	08003755 	.word	0x08003755
 800377c:	08003755 	.word	0x08003755
 8003780:	08003755 	.word	0x08003755
 8003784:	080037d9 	.word	0x080037d9
 8003788:	08003755 	.word	0x08003755
 800378c:	08003755 	.word	0x08003755
 8003790:	08003755 	.word	0x08003755
 8003794:	08003755 	.word	0x08003755
 8003798:	080038e5 	.word	0x080038e5
 800379c:	08003809 	.word	0x08003809
 80037a0:	080038c7 	.word	0x080038c7
 80037a4:	08003755 	.word	0x08003755
 80037a8:	08003755 	.word	0x08003755
 80037ac:	08003907 	.word	0x08003907
 80037b0:	08003755 	.word	0x08003755
 80037b4:	08003809 	.word	0x08003809
 80037b8:	08003755 	.word	0x08003755
 80037bc:	08003755 	.word	0x08003755
 80037c0:	080038cf 	.word	0x080038cf
 80037c4:	682b      	ldr	r3, [r5, #0]
 80037c6:	1d1a      	adds	r2, r3, #4
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	602a      	str	r2, [r5, #0]
 80037cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80037d4:	2301      	movs	r3, #1
 80037d6:	e0a3      	b.n	8003920 <_printf_i+0x1f4>
 80037d8:	6820      	ldr	r0, [r4, #0]
 80037da:	6829      	ldr	r1, [r5, #0]
 80037dc:	0606      	lsls	r6, r0, #24
 80037de:	f101 0304 	add.w	r3, r1, #4
 80037e2:	d50a      	bpl.n	80037fa <_printf_i+0xce>
 80037e4:	680e      	ldr	r6, [r1, #0]
 80037e6:	602b      	str	r3, [r5, #0]
 80037e8:	2e00      	cmp	r6, #0
 80037ea:	da03      	bge.n	80037f4 <_printf_i+0xc8>
 80037ec:	232d      	movs	r3, #45	; 0x2d
 80037ee:	4276      	negs	r6, r6
 80037f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037f4:	485e      	ldr	r0, [pc, #376]	; (8003970 <_printf_i+0x244>)
 80037f6:	230a      	movs	r3, #10
 80037f8:	e019      	b.n	800382e <_printf_i+0x102>
 80037fa:	680e      	ldr	r6, [r1, #0]
 80037fc:	602b      	str	r3, [r5, #0]
 80037fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003802:	bf18      	it	ne
 8003804:	b236      	sxthne	r6, r6
 8003806:	e7ef      	b.n	80037e8 <_printf_i+0xbc>
 8003808:	682b      	ldr	r3, [r5, #0]
 800380a:	6820      	ldr	r0, [r4, #0]
 800380c:	1d19      	adds	r1, r3, #4
 800380e:	6029      	str	r1, [r5, #0]
 8003810:	0601      	lsls	r1, r0, #24
 8003812:	d501      	bpl.n	8003818 <_printf_i+0xec>
 8003814:	681e      	ldr	r6, [r3, #0]
 8003816:	e002      	b.n	800381e <_printf_i+0xf2>
 8003818:	0646      	lsls	r6, r0, #25
 800381a:	d5fb      	bpl.n	8003814 <_printf_i+0xe8>
 800381c:	881e      	ldrh	r6, [r3, #0]
 800381e:	4854      	ldr	r0, [pc, #336]	; (8003970 <_printf_i+0x244>)
 8003820:	2f6f      	cmp	r7, #111	; 0x6f
 8003822:	bf0c      	ite	eq
 8003824:	2308      	moveq	r3, #8
 8003826:	230a      	movne	r3, #10
 8003828:	2100      	movs	r1, #0
 800382a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800382e:	6865      	ldr	r5, [r4, #4]
 8003830:	60a5      	str	r5, [r4, #8]
 8003832:	2d00      	cmp	r5, #0
 8003834:	bfa2      	ittt	ge
 8003836:	6821      	ldrge	r1, [r4, #0]
 8003838:	f021 0104 	bicge.w	r1, r1, #4
 800383c:	6021      	strge	r1, [r4, #0]
 800383e:	b90e      	cbnz	r6, 8003844 <_printf_i+0x118>
 8003840:	2d00      	cmp	r5, #0
 8003842:	d04d      	beq.n	80038e0 <_printf_i+0x1b4>
 8003844:	4615      	mov	r5, r2
 8003846:	fbb6 f1f3 	udiv	r1, r6, r3
 800384a:	fb03 6711 	mls	r7, r3, r1, r6
 800384e:	5dc7      	ldrb	r7, [r0, r7]
 8003850:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003854:	4637      	mov	r7, r6
 8003856:	42bb      	cmp	r3, r7
 8003858:	460e      	mov	r6, r1
 800385a:	d9f4      	bls.n	8003846 <_printf_i+0x11a>
 800385c:	2b08      	cmp	r3, #8
 800385e:	d10b      	bne.n	8003878 <_printf_i+0x14c>
 8003860:	6823      	ldr	r3, [r4, #0]
 8003862:	07de      	lsls	r6, r3, #31
 8003864:	d508      	bpl.n	8003878 <_printf_i+0x14c>
 8003866:	6923      	ldr	r3, [r4, #16]
 8003868:	6861      	ldr	r1, [r4, #4]
 800386a:	4299      	cmp	r1, r3
 800386c:	bfde      	ittt	le
 800386e:	2330      	movle	r3, #48	; 0x30
 8003870:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003874:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003878:	1b52      	subs	r2, r2, r5
 800387a:	6122      	str	r2, [r4, #16]
 800387c:	f8cd a000 	str.w	sl, [sp]
 8003880:	464b      	mov	r3, r9
 8003882:	aa03      	add	r2, sp, #12
 8003884:	4621      	mov	r1, r4
 8003886:	4640      	mov	r0, r8
 8003888:	f7ff fee2 	bl	8003650 <_printf_common>
 800388c:	3001      	adds	r0, #1
 800388e:	d14c      	bne.n	800392a <_printf_i+0x1fe>
 8003890:	f04f 30ff 	mov.w	r0, #4294967295
 8003894:	b004      	add	sp, #16
 8003896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800389a:	4835      	ldr	r0, [pc, #212]	; (8003970 <_printf_i+0x244>)
 800389c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80038a0:	6829      	ldr	r1, [r5, #0]
 80038a2:	6823      	ldr	r3, [r4, #0]
 80038a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80038a8:	6029      	str	r1, [r5, #0]
 80038aa:	061d      	lsls	r5, r3, #24
 80038ac:	d514      	bpl.n	80038d8 <_printf_i+0x1ac>
 80038ae:	07df      	lsls	r7, r3, #31
 80038b0:	bf44      	itt	mi
 80038b2:	f043 0320 	orrmi.w	r3, r3, #32
 80038b6:	6023      	strmi	r3, [r4, #0]
 80038b8:	b91e      	cbnz	r6, 80038c2 <_printf_i+0x196>
 80038ba:	6823      	ldr	r3, [r4, #0]
 80038bc:	f023 0320 	bic.w	r3, r3, #32
 80038c0:	6023      	str	r3, [r4, #0]
 80038c2:	2310      	movs	r3, #16
 80038c4:	e7b0      	b.n	8003828 <_printf_i+0xfc>
 80038c6:	6823      	ldr	r3, [r4, #0]
 80038c8:	f043 0320 	orr.w	r3, r3, #32
 80038cc:	6023      	str	r3, [r4, #0]
 80038ce:	2378      	movs	r3, #120	; 0x78
 80038d0:	4828      	ldr	r0, [pc, #160]	; (8003974 <_printf_i+0x248>)
 80038d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80038d6:	e7e3      	b.n	80038a0 <_printf_i+0x174>
 80038d8:	0659      	lsls	r1, r3, #25
 80038da:	bf48      	it	mi
 80038dc:	b2b6      	uxthmi	r6, r6
 80038de:	e7e6      	b.n	80038ae <_printf_i+0x182>
 80038e0:	4615      	mov	r5, r2
 80038e2:	e7bb      	b.n	800385c <_printf_i+0x130>
 80038e4:	682b      	ldr	r3, [r5, #0]
 80038e6:	6826      	ldr	r6, [r4, #0]
 80038e8:	6961      	ldr	r1, [r4, #20]
 80038ea:	1d18      	adds	r0, r3, #4
 80038ec:	6028      	str	r0, [r5, #0]
 80038ee:	0635      	lsls	r5, r6, #24
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	d501      	bpl.n	80038f8 <_printf_i+0x1cc>
 80038f4:	6019      	str	r1, [r3, #0]
 80038f6:	e002      	b.n	80038fe <_printf_i+0x1d2>
 80038f8:	0670      	lsls	r0, r6, #25
 80038fa:	d5fb      	bpl.n	80038f4 <_printf_i+0x1c8>
 80038fc:	8019      	strh	r1, [r3, #0]
 80038fe:	2300      	movs	r3, #0
 8003900:	6123      	str	r3, [r4, #16]
 8003902:	4615      	mov	r5, r2
 8003904:	e7ba      	b.n	800387c <_printf_i+0x150>
 8003906:	682b      	ldr	r3, [r5, #0]
 8003908:	1d1a      	adds	r2, r3, #4
 800390a:	602a      	str	r2, [r5, #0]
 800390c:	681d      	ldr	r5, [r3, #0]
 800390e:	6862      	ldr	r2, [r4, #4]
 8003910:	2100      	movs	r1, #0
 8003912:	4628      	mov	r0, r5
 8003914:	f7fc fc64 	bl	80001e0 <memchr>
 8003918:	b108      	cbz	r0, 800391e <_printf_i+0x1f2>
 800391a:	1b40      	subs	r0, r0, r5
 800391c:	6060      	str	r0, [r4, #4]
 800391e:	6863      	ldr	r3, [r4, #4]
 8003920:	6123      	str	r3, [r4, #16]
 8003922:	2300      	movs	r3, #0
 8003924:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003928:	e7a8      	b.n	800387c <_printf_i+0x150>
 800392a:	6923      	ldr	r3, [r4, #16]
 800392c:	462a      	mov	r2, r5
 800392e:	4649      	mov	r1, r9
 8003930:	4640      	mov	r0, r8
 8003932:	47d0      	blx	sl
 8003934:	3001      	adds	r0, #1
 8003936:	d0ab      	beq.n	8003890 <_printf_i+0x164>
 8003938:	6823      	ldr	r3, [r4, #0]
 800393a:	079b      	lsls	r3, r3, #30
 800393c:	d413      	bmi.n	8003966 <_printf_i+0x23a>
 800393e:	68e0      	ldr	r0, [r4, #12]
 8003940:	9b03      	ldr	r3, [sp, #12]
 8003942:	4298      	cmp	r0, r3
 8003944:	bfb8      	it	lt
 8003946:	4618      	movlt	r0, r3
 8003948:	e7a4      	b.n	8003894 <_printf_i+0x168>
 800394a:	2301      	movs	r3, #1
 800394c:	4632      	mov	r2, r6
 800394e:	4649      	mov	r1, r9
 8003950:	4640      	mov	r0, r8
 8003952:	47d0      	blx	sl
 8003954:	3001      	adds	r0, #1
 8003956:	d09b      	beq.n	8003890 <_printf_i+0x164>
 8003958:	3501      	adds	r5, #1
 800395a:	68e3      	ldr	r3, [r4, #12]
 800395c:	9903      	ldr	r1, [sp, #12]
 800395e:	1a5b      	subs	r3, r3, r1
 8003960:	42ab      	cmp	r3, r5
 8003962:	dcf2      	bgt.n	800394a <_printf_i+0x21e>
 8003964:	e7eb      	b.n	800393e <_printf_i+0x212>
 8003966:	2500      	movs	r5, #0
 8003968:	f104 0619 	add.w	r6, r4, #25
 800396c:	e7f5      	b.n	800395a <_printf_i+0x22e>
 800396e:	bf00      	nop
 8003970:	08003bfd 	.word	0x08003bfd
 8003974:	08003c0e 	.word	0x08003c0e

08003978 <_sbrk_r>:
 8003978:	b538      	push	{r3, r4, r5, lr}
 800397a:	4d06      	ldr	r5, [pc, #24]	; (8003994 <_sbrk_r+0x1c>)
 800397c:	2300      	movs	r3, #0
 800397e:	4604      	mov	r4, r0
 8003980:	4608      	mov	r0, r1
 8003982:	602b      	str	r3, [r5, #0]
 8003984:	f7fd f9d6 	bl	8000d34 <_sbrk>
 8003988:	1c43      	adds	r3, r0, #1
 800398a:	d102      	bne.n	8003992 <_sbrk_r+0x1a>
 800398c:	682b      	ldr	r3, [r5, #0]
 800398e:	b103      	cbz	r3, 8003992 <_sbrk_r+0x1a>
 8003990:	6023      	str	r3, [r4, #0]
 8003992:	bd38      	pop	{r3, r4, r5, pc}
 8003994:	20000118 	.word	0x20000118

08003998 <__sread>:
 8003998:	b510      	push	{r4, lr}
 800399a:	460c      	mov	r4, r1
 800399c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039a0:	f000 f8a0 	bl	8003ae4 <_read_r>
 80039a4:	2800      	cmp	r0, #0
 80039a6:	bfab      	itete	ge
 80039a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80039aa:	89a3      	ldrhlt	r3, [r4, #12]
 80039ac:	181b      	addge	r3, r3, r0
 80039ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80039b2:	bfac      	ite	ge
 80039b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80039b6:	81a3      	strhlt	r3, [r4, #12]
 80039b8:	bd10      	pop	{r4, pc}

080039ba <__swrite>:
 80039ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039be:	461f      	mov	r7, r3
 80039c0:	898b      	ldrh	r3, [r1, #12]
 80039c2:	05db      	lsls	r3, r3, #23
 80039c4:	4605      	mov	r5, r0
 80039c6:	460c      	mov	r4, r1
 80039c8:	4616      	mov	r6, r2
 80039ca:	d505      	bpl.n	80039d8 <__swrite+0x1e>
 80039cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039d0:	2302      	movs	r3, #2
 80039d2:	2200      	movs	r2, #0
 80039d4:	f000 f868 	bl	8003aa8 <_lseek_r>
 80039d8:	89a3      	ldrh	r3, [r4, #12]
 80039da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039e2:	81a3      	strh	r3, [r4, #12]
 80039e4:	4632      	mov	r2, r6
 80039e6:	463b      	mov	r3, r7
 80039e8:	4628      	mov	r0, r5
 80039ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039ee:	f000 b817 	b.w	8003a20 <_write_r>

080039f2 <__sseek>:
 80039f2:	b510      	push	{r4, lr}
 80039f4:	460c      	mov	r4, r1
 80039f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039fa:	f000 f855 	bl	8003aa8 <_lseek_r>
 80039fe:	1c43      	adds	r3, r0, #1
 8003a00:	89a3      	ldrh	r3, [r4, #12]
 8003a02:	bf15      	itete	ne
 8003a04:	6560      	strne	r0, [r4, #84]	; 0x54
 8003a06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003a0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003a0e:	81a3      	strheq	r3, [r4, #12]
 8003a10:	bf18      	it	ne
 8003a12:	81a3      	strhne	r3, [r4, #12]
 8003a14:	bd10      	pop	{r4, pc}

08003a16 <__sclose>:
 8003a16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a1a:	f000 b813 	b.w	8003a44 <_close_r>
	...

08003a20 <_write_r>:
 8003a20:	b538      	push	{r3, r4, r5, lr}
 8003a22:	4d07      	ldr	r5, [pc, #28]	; (8003a40 <_write_r+0x20>)
 8003a24:	4604      	mov	r4, r0
 8003a26:	4608      	mov	r0, r1
 8003a28:	4611      	mov	r1, r2
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	602a      	str	r2, [r5, #0]
 8003a2e:	461a      	mov	r2, r3
 8003a30:	f7fd f92f 	bl	8000c92 <_write>
 8003a34:	1c43      	adds	r3, r0, #1
 8003a36:	d102      	bne.n	8003a3e <_write_r+0x1e>
 8003a38:	682b      	ldr	r3, [r5, #0]
 8003a3a:	b103      	cbz	r3, 8003a3e <_write_r+0x1e>
 8003a3c:	6023      	str	r3, [r4, #0]
 8003a3e:	bd38      	pop	{r3, r4, r5, pc}
 8003a40:	20000118 	.word	0x20000118

08003a44 <_close_r>:
 8003a44:	b538      	push	{r3, r4, r5, lr}
 8003a46:	4d06      	ldr	r5, [pc, #24]	; (8003a60 <_close_r+0x1c>)
 8003a48:	2300      	movs	r3, #0
 8003a4a:	4604      	mov	r4, r0
 8003a4c:	4608      	mov	r0, r1
 8003a4e:	602b      	str	r3, [r5, #0]
 8003a50:	f7fd f93b 	bl	8000cca <_close>
 8003a54:	1c43      	adds	r3, r0, #1
 8003a56:	d102      	bne.n	8003a5e <_close_r+0x1a>
 8003a58:	682b      	ldr	r3, [r5, #0]
 8003a5a:	b103      	cbz	r3, 8003a5e <_close_r+0x1a>
 8003a5c:	6023      	str	r3, [r4, #0]
 8003a5e:	bd38      	pop	{r3, r4, r5, pc}
 8003a60:	20000118 	.word	0x20000118

08003a64 <_fstat_r>:
 8003a64:	b538      	push	{r3, r4, r5, lr}
 8003a66:	4d07      	ldr	r5, [pc, #28]	; (8003a84 <_fstat_r+0x20>)
 8003a68:	2300      	movs	r3, #0
 8003a6a:	4604      	mov	r4, r0
 8003a6c:	4608      	mov	r0, r1
 8003a6e:	4611      	mov	r1, r2
 8003a70:	602b      	str	r3, [r5, #0]
 8003a72:	f7fd f936 	bl	8000ce2 <_fstat>
 8003a76:	1c43      	adds	r3, r0, #1
 8003a78:	d102      	bne.n	8003a80 <_fstat_r+0x1c>
 8003a7a:	682b      	ldr	r3, [r5, #0]
 8003a7c:	b103      	cbz	r3, 8003a80 <_fstat_r+0x1c>
 8003a7e:	6023      	str	r3, [r4, #0]
 8003a80:	bd38      	pop	{r3, r4, r5, pc}
 8003a82:	bf00      	nop
 8003a84:	20000118 	.word	0x20000118

08003a88 <_isatty_r>:
 8003a88:	b538      	push	{r3, r4, r5, lr}
 8003a8a:	4d06      	ldr	r5, [pc, #24]	; (8003aa4 <_isatty_r+0x1c>)
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	4604      	mov	r4, r0
 8003a90:	4608      	mov	r0, r1
 8003a92:	602b      	str	r3, [r5, #0]
 8003a94:	f7fd f935 	bl	8000d02 <_isatty>
 8003a98:	1c43      	adds	r3, r0, #1
 8003a9a:	d102      	bne.n	8003aa2 <_isatty_r+0x1a>
 8003a9c:	682b      	ldr	r3, [r5, #0]
 8003a9e:	b103      	cbz	r3, 8003aa2 <_isatty_r+0x1a>
 8003aa0:	6023      	str	r3, [r4, #0]
 8003aa2:	bd38      	pop	{r3, r4, r5, pc}
 8003aa4:	20000118 	.word	0x20000118

08003aa8 <_lseek_r>:
 8003aa8:	b538      	push	{r3, r4, r5, lr}
 8003aaa:	4d07      	ldr	r5, [pc, #28]	; (8003ac8 <_lseek_r+0x20>)
 8003aac:	4604      	mov	r4, r0
 8003aae:	4608      	mov	r0, r1
 8003ab0:	4611      	mov	r1, r2
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	602a      	str	r2, [r5, #0]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	f7fd f92e 	bl	8000d18 <_lseek>
 8003abc:	1c43      	adds	r3, r0, #1
 8003abe:	d102      	bne.n	8003ac6 <_lseek_r+0x1e>
 8003ac0:	682b      	ldr	r3, [r5, #0]
 8003ac2:	b103      	cbz	r3, 8003ac6 <_lseek_r+0x1e>
 8003ac4:	6023      	str	r3, [r4, #0]
 8003ac6:	bd38      	pop	{r3, r4, r5, pc}
 8003ac8:	20000118 	.word	0x20000118

08003acc <__malloc_lock>:
 8003acc:	4801      	ldr	r0, [pc, #4]	; (8003ad4 <__malloc_lock+0x8>)
 8003ace:	f7ff bb1d 	b.w	800310c <__retarget_lock_acquire_recursive>
 8003ad2:	bf00      	nop
 8003ad4:	2000010c 	.word	0x2000010c

08003ad8 <__malloc_unlock>:
 8003ad8:	4801      	ldr	r0, [pc, #4]	; (8003ae0 <__malloc_unlock+0x8>)
 8003ada:	f7ff bb18 	b.w	800310e <__retarget_lock_release_recursive>
 8003ade:	bf00      	nop
 8003ae0:	2000010c 	.word	0x2000010c

08003ae4 <_read_r>:
 8003ae4:	b538      	push	{r3, r4, r5, lr}
 8003ae6:	4d07      	ldr	r5, [pc, #28]	; (8003b04 <_read_r+0x20>)
 8003ae8:	4604      	mov	r4, r0
 8003aea:	4608      	mov	r0, r1
 8003aec:	4611      	mov	r1, r2
 8003aee:	2200      	movs	r2, #0
 8003af0:	602a      	str	r2, [r5, #0]
 8003af2:	461a      	mov	r2, r3
 8003af4:	f7fd f8b0 	bl	8000c58 <_read>
 8003af8:	1c43      	adds	r3, r0, #1
 8003afa:	d102      	bne.n	8003b02 <_read_r+0x1e>
 8003afc:	682b      	ldr	r3, [r5, #0]
 8003afe:	b103      	cbz	r3, 8003b02 <_read_r+0x1e>
 8003b00:	6023      	str	r3, [r4, #0]
 8003b02:	bd38      	pop	{r3, r4, r5, pc}
 8003b04:	20000118 	.word	0x20000118

08003b08 <_init>:
 8003b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b0a:	bf00      	nop
 8003b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b0e:	bc08      	pop	{r3}
 8003b10:	469e      	mov	lr, r3
 8003b12:	4770      	bx	lr

08003b14 <_fini>:
 8003b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b16:	bf00      	nop
 8003b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b1a:	bc08      	pop	{r3}
 8003b1c:	469e      	mov	lr, r3
 8003b1e:	4770      	bx	lr
