
*** Running vivado
    with args -log ADC8_R2R_MTS_2048.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC8_R2R_MTS_2048.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ADC8_R2R_MTS_2048.tcl -notrace
Command: synth_design -top ADC8_R2R_MTS_2048 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 24 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.762 ; gain = 88.000 ; free physical = 10518 ; free virtual = 31765
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048.v:53]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_block.v:56]
	Parameter dac00_enable bound to: 1'b0 
	Parameter dac00_fifo_enabled bound to: 1'b0 
	Parameter dac00_data_type bound to: 1'b0 
	Parameter dac00_adder_enabled bound to: 1'b0 
	Parameter dac00_interpolation bound to: 3'b000 
	Parameter dac00_mixer bound to: 2'b10 
	Parameter dac00_sinc bound to: 1'b0 
	Parameter dac01_enable bound to: 1'b0 
	Parameter dac01_fifo_enabled bound to: 1'b0 
	Parameter dac01_data_type bound to: 1'b0 
	Parameter dac01_adder_enabled bound to: 1'b0 
	Parameter dac01_interpolation bound to: 3'b000 
	Parameter dac01_mixer bound to: 2'b10 
	Parameter dac01_sinc bound to: 1'b0 
	Parameter dac02_enable bound to: 1'b0 
	Parameter dac02_fifo_enabled bound to: 1'b0 
	Parameter dac02_data_type bound to: 1'b0 
	Parameter dac02_adder_enabled bound to: 1'b0 
	Parameter dac02_interpolation bound to: 3'b000 
	Parameter dac02_mixer bound to: 2'b10 
	Parameter dac02_sinc bound to: 1'b0 
	Parameter dac03_enable bound to: 1'b0 
	Parameter dac03_fifo_enabled bound to: 1'b0 
	Parameter dac03_data_type bound to: 1'b0 
	Parameter dac03_adder_enabled bound to: 1'b0 
	Parameter dac03_interpolation bound to: 3'b000 
	Parameter dac03_mixer bound to: 2'b10 
	Parameter dac03_sinc bound to: 1'b0 
	Parameter dac10_enable bound to: 1'b0 
	Parameter dac10_fifo_enabled bound to: 1'b0 
	Parameter dac10_data_type bound to: 1'b0 
	Parameter dac10_adder_enabled bound to: 1'b0 
	Parameter dac10_interpolation bound to: 3'b000 
	Parameter dac10_mixer bound to: 2'b10 
	Parameter dac10_sinc bound to: 1'b0 
	Parameter dac11_enable bound to: 1'b0 
	Parameter dac11_fifo_enabled bound to: 1'b0 
	Parameter dac11_data_type bound to: 1'b0 
	Parameter dac11_adder_enabled bound to: 1'b0 
	Parameter dac11_interpolation bound to: 3'b000 
	Parameter dac11_mixer bound to: 2'b10 
	Parameter dac11_sinc bound to: 1'b0 
	Parameter dac12_enable bound to: 1'b0 
	Parameter dac12_fifo_enabled bound to: 1'b0 
	Parameter dac12_data_type bound to: 1'b0 
	Parameter dac12_adder_enabled bound to: 1'b0 
	Parameter dac12_interpolation bound to: 3'b000 
	Parameter dac12_mixer bound to: 2'b10 
	Parameter dac12_sinc bound to: 1'b0 
	Parameter dac13_enable bound to: 1'b0 
	Parameter dac13_fifo_enabled bound to: 1'b0 
	Parameter dac13_data_type bound to: 1'b0 
	Parameter dac13_adder_enabled bound to: 1'b0 
	Parameter dac13_interpolation bound to: 3'b000 
	Parameter dac13_mixer bound to: 2'b10 
	Parameter dac13_sinc bound to: 1'b0 
	Parameter adc00_enable bound to: 1'b1 
	Parameter adc00_fifo_enabled bound to: 1'b0 
	Parameter adc00_data_type bound to: 1'b0 
	Parameter adc00_decimation bound to: 3'b001 
	Parameter adc00_mixer bound to: 2'b10 
	Parameter adc01_enable bound to: 1'b1 
	Parameter adc01_fifo_enabled bound to: 1'b0 
	Parameter adc01_data_type bound to: 1'b0 
	Parameter adc01_decimation bound to: 3'b001 
	Parameter adc01_mixer bound to: 2'b10 
	Parameter adc02_enable bound to: 1'b1 
	Parameter adc02_fifo_enabled bound to: 1'b0 
	Parameter adc02_data_type bound to: 1'b0 
	Parameter adc02_decimation bound to: 3'b001 
	Parameter adc02_mixer bound to: 2'b10 
	Parameter adc03_enable bound to: 1'b1 
	Parameter adc03_fifo_enabled bound to: 1'b0 
	Parameter adc03_data_type bound to: 1'b0 
	Parameter adc03_decimation bound to: 3'b001 
	Parameter adc03_mixer bound to: 2'b10 
	Parameter adc10_enable bound to: 1'b1 
	Parameter adc10_fifo_enabled bound to: 1'b0 
	Parameter adc10_data_type bound to: 1'b0 
	Parameter adc10_decimation bound to: 3'b001 
	Parameter adc10_mixer bound to: 2'b10 
	Parameter adc11_enable bound to: 1'b1 
	Parameter adc11_fifo_enabled bound to: 1'b0 
	Parameter adc11_data_type bound to: 1'b0 
	Parameter adc11_decimation bound to: 3'b001 
	Parameter adc11_mixer bound to: 2'b10 
	Parameter adc12_enable bound to: 1'b1 
	Parameter adc12_fifo_enabled bound to: 1'b0 
	Parameter adc12_data_type bound to: 1'b0 
	Parameter adc12_decimation bound to: 3'b001 
	Parameter adc12_mixer bound to: 2'b10 
	Parameter adc13_enable bound to: 1'b1 
	Parameter adc13_fifo_enabled bound to: 1'b0 
	Parameter adc13_data_type bound to: 1'b0 
	Parameter adc13_decimation bound to: 3'b001 
	Parameter adc13_mixer bound to: 2'b10 
	Parameter adc20_enable bound to: 1'b1 
	Parameter adc20_fifo_enabled bound to: 1'b0 
	Parameter adc20_data_type bound to: 1'b0 
	Parameter adc20_decimation bound to: 3'b001 
	Parameter adc20_mixer bound to: 2'b10 
	Parameter adc21_enable bound to: 1'b1 
	Parameter adc21_fifo_enabled bound to: 1'b0 
	Parameter adc21_data_type bound to: 1'b0 
	Parameter adc21_decimation bound to: 3'b001 
	Parameter adc21_mixer bound to: 2'b10 
	Parameter adc22_enable bound to: 1'b1 
	Parameter adc22_fifo_enabled bound to: 1'b0 
	Parameter adc22_data_type bound to: 1'b0 
	Parameter adc22_decimation bound to: 3'b001 
	Parameter adc22_mixer bound to: 2'b10 
	Parameter adc23_enable bound to: 1'b1 
	Parameter adc23_fifo_enabled bound to: 1'b0 
	Parameter adc23_data_type bound to: 1'b0 
	Parameter adc23_decimation bound to: 3'b001 
	Parameter adc23_mixer bound to: 2'b10 
	Parameter adc30_enable bound to: 1'b1 
	Parameter adc30_fifo_enabled bound to: 1'b0 
	Parameter adc30_data_type bound to: 1'b0 
	Parameter adc30_decimation bound to: 3'b001 
	Parameter adc30_mixer bound to: 2'b10 
	Parameter adc31_enable bound to: 1'b1 
	Parameter adc31_fifo_enabled bound to: 1'b0 
	Parameter adc31_data_type bound to: 1'b0 
	Parameter adc31_decimation bound to: 3'b001 
	Parameter adc31_mixer bound to: 2'b10 
	Parameter adc32_enable bound to: 1'b1 
	Parameter adc32_fifo_enabled bound to: 1'b0 
	Parameter adc32_data_type bound to: 1'b0 
	Parameter adc32_decimation bound to: 3'b001 
	Parameter adc32_mixer bound to: 2'b10 
	Parameter adc33_enable bound to: 1'b1 
	Parameter adc33_fifo_enabled bound to: 1'b0 
	Parameter adc33_data_type bound to: 1'b0 
	Parameter adc33_decimation bound to: 3'b001 
	Parameter adc33_mixer bound to: 2'b10 
	Parameter MAX_ADC_T1_DLY bound to: 32 - type: integer 
	Parameter MRK_LOC_BITS bound to: 4 - type: integer 
	Parameter MRK_CNTR_BITS bound to: 16 - type: integer 
	Parameter MTS_SYSREF_COUNT_NBITS bound to: 8 - type: integer 
	Parameter MTS_SYSREF_FREQ_NBITS bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_rf_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_rf_wrapper.v:50]
	Parameter NMR_DAC_TILES bound to: 2 - type: integer 
	Parameter NMR_ADC_TILES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (1#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_por_fsm_top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm_top.sv:47]
	Parameter start_val_500_nanosecs bound to: 24'b000000000000000000110010 
	Parameter start_val_20_microsecs bound to: 24'b000000000000011111010000 
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_tile_config' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_tile_config.sv:47]
	Parameter idle bound to: 3'b000 
	Parameter memory_delay bound to: 3'b001 
	Parameter check_tile_index bound to: 3'b010 
	Parameter wait_for_drp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
	Parameter finished bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_device_rom' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_device_rom.sv:47]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_device_rom.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_device_rom' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_device_rom.sv:47]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_tile_config.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_tile_config' (3#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_tile_config.sv:47]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_constants_config' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_constants_config.sv:48]
	Parameter idle bound to: 3'b000 
	Parameter wait_for_start bound to: 3'b001 
	Parameter wait_for_drp bound to: 3'b010 
	Parameter check_subdrp bound to: 3'b011 
	Parameter write_drp bound to: 3'b100 
	Parameter wait_for_write_rdy bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_constants_config' (4#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_constants_config.sv:48]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_bgt_fsm' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_bgt_fsm.v:47]
	Parameter idle bound to: 5'b00000 
	Parameter request_drp bound to: 5'b00001 
	Parameter write_vbg_ctrl_1 bound to: 5'b00010 
	Parameter write_vbg_ctrl_2 bound to: 5'b00011 
	Parameter write_vbg_ctrl_3 bound to: 5'b00100 
	Parameter write_vbg_ctrl_4 bound to: 5'b00101 
	Parameter wait_for_125_ns_1 bound to: 5'b00110 
	Parameter write_vbg_ctrl_5 bound to: 5'b00111 
	Parameter write_vbg_ctrl_6 bound to: 5'b01000 
	Parameter wait_for_125_ns_2 bound to: 5'b01001 
	Parameter write_vbg_ctrl_7 bound to: 5'b01010 
	Parameter write_vbg_ctrl_8 bound to: 5'b01011 
	Parameter read_vbg_status_1 bound to: 5'b01100 
	Parameter read_vbg_status_2 bound to: 5'b01101 
	Parameter wait_for_vbg_status bound to: 5'b01110 
	Parameter write_vbg_ctrl_9 bound to: 5'b01111 
	Parameter write_vbg_ctrl_10 bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element timer_125ns_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_bgt_fsm.v:116]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_bgt_fsm' (5#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_bgt_fsm.v:47]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_por_fsm' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:47]
	Parameter ADC bound to: 1 - type: integer 
	Parameter NO_OF_SLICES bound to: 4 - type: integer 
	Parameter PLL bound to: 1 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:303]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_por_fsm' (6#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:47]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_drp_arbiter_adc' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_arbiter_adc.v:47]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_const_config bound to: 3'b010 
	Parameter gnt_status bound to: 3'b011 
	Parameter gnt_por bound to: 3'b100 
	Parameter gnt_bgt bound to: 3'b101 
	Parameter gnt_user bound to: 3'b110 
	Parameter gnt_dummy_read bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_arbiter_adc.v:300]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_drp_arbiter_adc' (7#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_arbiter_adc.v:47]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_por_fsm__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:47]
	Parameter ADC bound to: 0 - type: integer 
	Parameter NO_OF_SLICES bound to: 0 - type: integer 
	Parameter PLL bound to: 0 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter find_start_stage bound to: 4'b0010 
	Parameter memory_delay bound to: 4'b0011 
	Parameter op_decode bound to: 4'b0100 
	Parameter request_drp bound to: 4'b0101 
	Parameter read_drp bound to: 4'b0110 
	Parameter wait_for_read_rdy bound to: 4'b0111 
	Parameter dummy_read_drp bound to: 4'b1000 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1001 
	Parameter write_drp bound to: 4'b1010 
	Parameter wait_for_write_rdy bound to: 4'b1011 
	Parameter decode_event bound to: 4'b1100 
	Parameter wait_for_event bound to: 4'b1101 
	Parameter finish bound to: 4'b1110 
	Parameter wait_for_tile_config bound to: 4'b0001 
	Parameter access_drp_status bound to: 4'b0010 
	Parameter read_pll_enable bound to: 4'b0011 
	Parameter wait_for_pll_enable_rdy bound to: 4'b0100 
	Parameter read_pll_status bound to: 4'b0101 
	Parameter wait_for_pll_status_rdy bound to: 4'b0110 
	Parameter access_subdrp bound to: 4'b0111 
	Parameter read_subdrp bound to: 4'b1000 
	Parameter wait_for_subdrp_read_rdy bound to: 4'b1001 
	Parameter write_subdrp bound to: 4'b1010 
	Parameter wait_for_subdrp_write_rdy bound to: 4'b1011 
	Parameter wait_for_50_us bound to: 4'b1100 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:277]
WARNING: [Synth 8-6014] Unused sequential element status_timer_count_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:302]
WARNING: [Synth 8-6014] Unused sequential element status_timer_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:303]
WARNING: [Synth 8-6014] Unused sequential element status_gnt_r_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:329]
WARNING: [Synth 8-6014] Unused sequential element pll_ok_r_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:1031]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_por_fsm__parameterized0' (7#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm.sv:47]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_drp_arbiter' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_arbiter.v:47]
	Parameter DRP_WRITE_DELAY bound to: 4 - type: integer 
	Parameter idle bound to: 3'b000 
	Parameter gnt_tile_config bound to: 3'b001 
	Parameter gnt_status bound to: 3'b010 
	Parameter gnt_por bound to: 3'b011 
	Parameter gnt_bgt bound to: 3'b100 
	Parameter gnt_user bound to: 3'b101 
	Parameter gnt_dummy_read bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_drp_arbiter' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_arbiter.v:47]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_por_fsm_disabled' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm_disabled.sv:47]
	Parameter ADC bound to: 0 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter wait_for_config bound to: 4'b0001 
	Parameter wait_for_supplies_up bound to: 4'b0010 
	Parameter wait_for_timer bound to: 4'b0011 
	Parameter request_drp bound to: 4'b0100 
	Parameter read_drp bound to: 4'b0101 
	Parameter wait_for_read_rdy bound to: 4'b0110 
	Parameter dummy_read_drp bound to: 4'b0111 
	Parameter wait_for_dummy_read_rdy bound to: 4'b1000 
	Parameter write_drp bound to: 4'b1001 
	Parameter wait_for_write_rdy bound to: 4'b1010 
	Parameter finish bound to: 4'b1011 
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm_disabled.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_por_fsm_disabled' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm_disabled.sv:47]
WARNING: [Synth 8-6014] Unused sequential element dac1_start_stage_r_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm_top.sv:2796]
WARNING: [Synth 8-6014] Unused sequential element dac1_end_stage_r_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm_top.sv:2797]
WARNING: [Synth 8-3848] Net dac1_pll_error in module/entity ADC8_R2R_MTS_2048_por_fsm_top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm_top.sv:409]
WARNING: [Synth 8-3848] Net dac1_sm_reset in module/entity ADC8_R2R_MTS_2048_por_fsm_top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm_top.sv:410]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_por_fsm_top' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_por_fsm_top.sv:47]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_mt_fifo_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_mt_fifo_ctrl.sv:52]
	Parameter MTS_NUM_TILES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (11#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (11#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_mt_fifo_ctrl' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_mt_fifo_ctrl.sv:52]
INFO: [Synth 8-6157] synthesizing module 'HSDAC' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20308]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 0 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_DACS bound to: 0 - type: integer 
	Parameter XPA_NUM_DUCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: No - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 6400 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSDAC' (13#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20308]
INFO: [Synth 8-6157] synthesizing module 'HSADC' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20199]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter XPA_CFG0 bound to: 1 - type: integer 
	Parameter XPA_CFG1 bound to: 0 - type: integer 
	Parameter XPA_NUM_ADCS bound to: 2I - type: string 
	Parameter XPA_NUM_DDCS bound to: 0 - type: integer 
	Parameter XPA_PLL_USED bound to: Yes - type: string 
	Parameter XPA_SAMPLE_RATE_MSPS bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HSADC' (14#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20199]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_rf_wrapper' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_rf_wrapper.v:50]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_axi_lite_ipif' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_axi_lite_ipif.v:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_slave_attachment' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_slave_attachment.v:83]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 18 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262140 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 2048 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INCLUDE_DPHASE_TIMER bound to: 2048 - type: integer 
	Parameter AXI_RESP_OK bound to: 2'b00 
	Parameter AXI_RESP_SLVERR bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter READING bound to: 3'b001 
	Parameter READ_WAIT bound to: 3'b010 
	Parameter WRITE_WAIT bound to: 3'b011 
	Parameter WRITING bound to: 3'b100 
	Parameter B_VALID bound to: 3'b101 
	Parameter BRESP_WAIT bound to: 3'b110 
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter DPTO_LD_VALUE bound to: 12'b011111111111 
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_counter_f' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_counter_f.v:54]
	Parameter C_NUM_BITS bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_counter_f' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_counter_f.v:54]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_address_decoder' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_address_decoder.v:65]
	Parameter C_NUM_ADDRESS_RANGES bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_CE bound to: 1 - type: integer 
	Parameter C_BUS_AWIDTH bound to: 18 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 64'b0000000000000000000000000000000000000000000000111111111111111100 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 8'b00000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_address_decoder' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_slave_attachment' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_axi_lite_ipif' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_axi_lite_ipif.v:88]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_register_decode' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_register_decode.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_register_decode.v:146]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_register_decode' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_register_decode.v:49]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_drp_access_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_access_ctrl.v:50]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_drp_access_ctrl' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_access_ctrl.v:50]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_drp_control_top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_drp_control' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_control.v:50]
	Parameter idle bound to: 3'b000 
	Parameter send_enable bound to: 3'b001 
	Parameter wait_rdy bound to: 3'b010 
	Parameter write_done bound to: 3'b011 
	Parameter read_done bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_drp_control' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_control.v:50]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_drp_control_top' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_drp_control_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_irq_sync' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 5 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (23#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_irq_sync' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_irq_sync.v:48]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_overvol_irq' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_overvol_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_irq_req_ack' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_irq_req_ack' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_irq_req_ack.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_overvol_irq' (26#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_overvol_irq.v:49]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_bufg_gt_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (27#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_bufg_gt_ctrl' (28#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048bufg_gt_ctrl.v:49]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_reset_count' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_rst_cnt.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_reset_count' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_rst_cnt.v:49]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_mt_sysref_count' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_mt_sysref_count.sv:50]
	Parameter COUNT_NBITS bound to: 8 - type: integer 
	Parameter FREQ_NBITS bound to: 15 - type: integer 
	Parameter COUNT_MAX bound to: 255 - type: integer 
	Parameter FREQ_MAX bound to: 32767 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (30#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_mt_sysref_count' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_mt_sysref_count.sv:50]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (31#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_mt_mrk_counter' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_mt_mrk_count.sv:50]
	Parameter MRK_LOC_BITS bound to: 4 - type: integer 
	Parameter MRK_CNTR_BITS bound to: 16 - type: integer 
	Parameter MIN_COUNT_THRESH bound to: 16'b0000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_mt_mrk_counter' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_mt_mrk_count.sv:50]
INFO: [Synth 8-6157] synthesizing module 'ADC8_R2R_MTS_2048_mt_data_align' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_mt_data_align.sv:49]
	Parameter BITS_PER_WORD bound to: 16 - type: integer 
	Parameter MAX_WORDS bound to: 8 - type: integer 
	Parameter MAX_T1_DLY bound to: 32 - type: integer 
	Parameter ADC bound to: 1 - type: integer 
	Parameter CFG_DLY_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51850]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (33#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51850]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_mt_data_align' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_mt_data_align.sv:49]
WARNING: [Synth 8-3848] Net dac0_reset_cnt in module/entity ADC8_R2R_MTS_2048_block does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_block.v:703]
WARNING: [Synth 8-3848] Net dac1_reset_cnt in module/entity ADC8_R2R_MTS_2048_block does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_block.v:733]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048_block' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_block.v:56]
INFO: [Synth 8-6155] done synthesizing module 'ADC8_R2R_MTS_2048' (36#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048.v:53]
WARNING: [Synth 8-3331] design xpm_cdc_single__parameterized1 has unconnected port src_clk
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[15]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[14]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[13]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[12]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[7]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[6]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[5]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[4]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[3]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[2]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[1]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_mt_mrk_counter has unconnected port adc_status[0]
WARNING: [Synth 8-3331] design xpm_cdc_single__parameterized0 has unconnected port src_clk
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_register_decode has unconnected port bus2ip_addr[12]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_register_decode has unconnected port bus2ip_addr[1]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_register_decode has unconnected port bus2ip_addr[0]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[5]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[6]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[9]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[10]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[11]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[12]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[13]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[14]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[15]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[16]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Address_In_Erly[17]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[15]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[14]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[13]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[12]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[11]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[10]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[9]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[8]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[7]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[6]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[5]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[4]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[3]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[2]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[1]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drpdo_status[0]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port drprdy_status
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port status_gnt
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[15]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[14]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[13]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[12]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[11]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[10]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[9]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[8]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[7]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[6]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[5]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[4]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[3]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[2]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc0_status[1]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[15]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[14]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[13]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[12]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[11]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[10]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[9]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[8]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[7]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[6]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[5]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[4]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[3]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[2]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc1_status[1]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[15]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[14]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[13]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[12]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[11]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[10]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[9]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[8]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[7]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[6]
WARNING: [Synth 8-3331] design ADC8_R2R_MTS_2048_por_fsm__parameterized0 has unconnected port adc2_status[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1665.082 ; gain = 239.320 ; free physical = 10130 ; free virtual = 31380
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1665.082 ; gain = 239.320 ; free physical = 10064 ; free virtual = 31314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1665.082 ; gain = 239.320 ; free physical = 10064 ; free virtual = 31314
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC8_R2R_MTS_2048_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC8_R2R_MTS_2048_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 7207 ; free virtual = 28463
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/ADC8_R2R_MTS_2048_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/ADC8_R2R_MTS_2048_synth_1/dont_touch.xdc]
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048.xdc:123]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048.xdc:125]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC8_R2R_MTS_2048_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC8_R2R_MTS_2048_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_xpm_cdc_single_mt_mrk_rst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/i_xpm_cdc_single_mt_mrk_rst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC8_R2R_MTS_2048_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC8_R2R_MTS_2048_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_clk_present_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_clk_present_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_pll_lock_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_pll_lock_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_powerup_state_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_powerup_state_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc00_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc00_mrk_cntr_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc02_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc02_mrk_cntr_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc10_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc10_mrk_cntr_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc12_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc12_mrk_cntr_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc1_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc1_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc20_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc20_mrk_cntr_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc22_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc22_mrk_cntr_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc2_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc2_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc30_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc30_mrk_cntr_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc32_mrk_cntr_done_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc32_mrk_cntr_done_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc3_clk_valid_i'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/cdc_adc3_clk_valid_i'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc00/sync_bypass'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc00/sync_bypass'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc02/sync_bypass'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc02/sync_bypass'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc10/sync_bypass'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc10/sync_bypass'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc12/sync_bypass'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc12/sync_bypass'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc20/sync_bypass'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc20/sync_bypass'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc22/sync_bypass'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc22/sync_bypass'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc30/sync_bypass'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc30/sync_bypass'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc32/sync_bypass'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/i_rf_conv_mt_data_align_adc32/sync_bypass'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC8_R2R_MTS_2048_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC8_R2R_MTS_2048_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.230 ; gain = 0.000 ; free physical = 7157 ; free virtual = 28413
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.230 ; gain = 0.000 ; free physical = 7157 ; free virtual = 28413
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.230 ; gain = 0.000 ; free physical = 7156 ; free virtual = 28412
Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2634.230 ; gain = 0.000 ; free physical = 7152 ; free virtual = 28409
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2634.230 ; gain = 1208.469 ; free physical = 7167 ; free virtual = 28424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2634.230 ; gain = 1208.469 ; free physical = 7167 ; free virtual = 28423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/ADC8_R2R_MTS_2048_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_xpm_cdc_single_mt_mrk_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc00_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc02_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc0_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc10_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc12_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc1_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc20_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc22_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc2_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc2_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc30_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc32_mrk_cntr_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_clk_present_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cdc_adc3_clk_valid_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_done_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_pll_lock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_powerup_state_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_adc3_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_dac0_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/cdc_dac1_supplies_up_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ADC8_R2R_MTS_2048_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc00_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc01_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc02_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc03_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc10_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc11_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc12_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc13_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc20_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc21_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc22_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc23_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc30_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc31_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc32_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_over_range. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_adc33_over_vol. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc00/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc02/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc10/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc12/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc20/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc22/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc30/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_rf_conv_mt_data_align_adc32/sync_bypass. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac00_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac00_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac01_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac01_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac02_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac02_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac03_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac03_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac10_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac10_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac11_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac11_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac12_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac12_fifo_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac13_data_irq. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/i_ADC8_R2R_MTS_2048_irq_sync/sync_dac13_fifo_irq. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2634.230 ; gain = 1208.469 ; free physical = 7109 ; free virtual = 28365
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "data_array". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'drp_wen_reg' into 'drp_den_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_tile_config.sv:218]
INFO: [Synth 8-802] inferred FSM for state register 'tc_sm_state_reg' in module 'ADC8_R2R_MTS_2048_tile_config'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_den" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_req_adc0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tc_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tc_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tc_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'adc0_drpwe_reg' into 'adc0_drpen_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_constants_config.sv:455]
INFO: [Synth 8-4471] merging register 'adc1_drpwe_reg' into 'adc1_drpen_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_constants_config.sv:690]
INFO: [Synth 8-4471] merging register 'adc2_drpwe_reg' into 'adc2_drpen_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_constants_config.sv:925]
INFO: [Synth 8-4471] merging register 'adc3_drpwe_reg' into 'adc3_drpen_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_constants_config.sv:1160]
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc0_reg' in module 'ADC8_R2R_MTS_2048_constants_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc1_reg' in module 'ADC8_R2R_MTS_2048_constants_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc2_reg' in module 'ADC8_R2R_MTS_2048_constants_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc3_reg' in module 'ADC8_R2R_MTS_2048_constants_config'
INFO: [Synth 8-5544] ROM "const_sm_state_adc0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_sm_state_adc3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'rdata_status_reg' and it is trimmed from '16' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_bgt_fsm.v:293]
INFO: [Synth 8-802] inferred FSM for state register 'bgt_sm_state_reg' in module 'ADC8_R2R_MTS_2048_bgt_fsm'
INFO: [Synth 8-5546] ROM "bgt_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "drp_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "drp_di" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "drp_den" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bgt_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bgt_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__1'
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "drpaddr_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_event" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "signal_lost_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'ADC8_R2R_MTS_2048_drp_arbiter_adc'
INFO: [Synth 8-5544] ROM "dummy_read_gnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "const_config_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tile_config_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bgt_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_drp_arb_gnt_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__2'
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "drpaddr_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_event" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "signal_lost_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__3'
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "drpaddr_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_event" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "signal_lost_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "por_sm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'ADC8_R2R_MTS_2048_por_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'ADC8_R2R_MTS_2048_por_fsm'
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "drpaddr_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "status_sm_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpen_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpdi_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drpaddr_por" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_clock_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_event" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'ADC8_R2R_MTS_2048_por_fsm__parameterized0'
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'ADC8_R2R_MTS_2048_drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'ADC8_R2R_MTS_2048_por_fsm_disabled'
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_2048/synth/ADC8_R2R_MTS_2048_counter_f.v:99]
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'ADC8_R2R_MTS_2048_slave_attachment'
INFO: [Synth 8-5546] ROM "reg_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_8359_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ADC8_R2R_MTS_2048_drp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            wait_for_drp |                              001 |                              011
            memory_delay |                              010 |                              001
        check_tile_index |                              011 |                              010
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
                finished |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc0_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc1_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc2_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc3_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              111
         gnt_tile_config |                              010 |                              001
        gnt_const_config |                              011 |                              010
              gnt_status |                              100 |                              011
                 gnt_por |                              101 |                              100
                 gnt_bgt |                              110 |                              101
                gnt_user |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_drp_arbiter_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'ADC8_R2R_MTS_2048_por_fsm__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'ADC8_R2R_MTS_2048_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                             0000
         wait_for_config |                  000000000000010 |                             0001
        find_start_stage |                  000000000000100 |                             0010
            memory_delay |                  000000000001000 |                             0011
               op_decode |                  000000000010000 |                             0100
             request_drp |                  000000000100000 |                             0101
                read_drp |                  000000001000000 |                             0110
       wait_for_read_rdy |                  000000010000000 |                             0111
          dummy_read_drp |                  000000100000000 |                             1000
 wait_for_dummy_read_rdy |                  000001000000000 |                             1001
               write_drp |                  000010000000000 |                             1010
      wait_for_write_rdy |                  000100000000000 |                             1011
                  finish |                  001000000000000 |                             1110
            decode_event |                  010000000000000 |                             1100
          wait_for_event |                  100000000000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'ADC8_R2R_MTS_2048_por_fsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
         wait_for_config |                     000000000010 |                             0001
    wait_for_supplies_up |                     000000000100 |                             0010
          wait_for_timer |                     000000001000 |                             0011
             request_drp |                     000000010000 |                             0100
                read_drp |                     000000100000 |                             0101
       wait_for_read_rdy |                     000001000000 |                             0110
          dummy_read_drp |                     000010000000 |                             0111
 wait_for_dummy_read_rdy |                     000100000000 |                             1000
               write_drp |                     001000000000 |                             1001
      wait_for_write_rdy |                     010000000000 |                             1010
                  finish |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'ADC8_R2R_MTS_2048_por_fsm_disabled'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'ADC8_R2R_MTS_2048_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ADC8_R2R_MTS_2048_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 2634.230 ; gain = 1208.469 ; free physical = 6679 ; free virtual = 27939
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |muxpart__731_ADC8_R2R_MTS_2048_register_decode |           1|     41213|
|2     |ADC8_R2R_MTS_2048_register_decode__GB1         |           1|      5616|
|3     |ADC8_R2R_MTS_2048_block__GCB0                  |           1|     35644|
|4     |ADC8_R2R_MTS_2048_block__GCB1                  |           1|      9388|
|5     |ADC8_R2R_MTS_2048_block__GCB2                  |           1|     14528|
|6     |ADC8_R2R_MTS_2048_block__GCB3                  |           1|       688|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 21    
	   2 Input      6 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 5     
	   2 Input     15 Bit         XORs := 4     
	   2 Input     10 Bit         XORs := 4     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 5     
	   2 Input      5 Bit         XORs := 10    
	   2 Input      4 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 134   
	               15 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 17    
	               11 Bit    Registers := 17    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 90    
	                4 Bit    Registers := 127   
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 583   
+---Muxes : 
	   2 Input    201 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 169   
	   6 Input     16 Bit        Muxes := 6     
	  17 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 10    
	   7 Input     16 Bit        Muxes := 4     
	  12 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 64    
	  15 Input     15 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 61    
	   3 Input     15 Bit        Muxes := 10    
	   5 Input     15 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 28    
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 6     
	  17 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 4     
	  15 Input     12 Bit        Muxes := 5     
	   7 Input     12 Bit        Muxes := 4     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 7     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	   6 Input     11 Bit        Muxes := 8     
	   5 Input     10 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 5     
	  15 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 6     
	  17 Input      9 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	  15 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 24    
	  15 Input      7 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 5     
	  17 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 50    
	   5 Input      5 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 20    
	   2 Input      4 Bit        Muxes := 87    
	  15 Input      4 Bit        Muxes := 10    
	  12 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 46    
	   6 Input      3 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 4     
	  25 Input      3 Bit        Muxes := 4     
	  23 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 64    
	   2 Input      2 Bit        Muxes := 4     
	  17 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 401   
	   7 Input      1 Bit        Muxes := 46    
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 78    
	  17 Input      1 Bit        Muxes := 34    
	   8 Input      1 Bit        Muxes := 68    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 53    
	   9 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 126   
	  12 Input      1 Bit        Muxes := 12    
	  14 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADC8_R2R_MTS_2048_register_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    201 Bit        Muxes := 1     
Module xpm_cdc_single__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_device_rom 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_tile_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   7 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 11    
Module ADC8_R2R_MTS_2048_constants_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 20    
	   6 Input     16 Bit        Muxes := 4     
	   6 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   6 Input     11 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 40    
	   6 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 76    
Module ADC8_R2R_MTS_2048_bgt_fsm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 17    
Module xpm_cdc_single__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_por_fsm__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  15 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 25    
Module ADC8_R2R_MTS_2048_drp_arbiter_adc__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module xpm_cdc_single__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_por_fsm__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  15 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 25    
Module ADC8_R2R_MTS_2048_drp_arbiter_adc__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module xpm_cdc_single__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_por_fsm__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  15 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 25    
Module ADC8_R2R_MTS_2048_drp_arbiter_adc__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module xpm_cdc_single__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_por_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  15 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   8 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 25    
Module ADC8_R2R_MTS_2048_drp_arbiter_adc 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module ADC8_R2R_MTS_2048_bgt_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  17 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	  17 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 17    
Module xpm_cdc_single__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_por_fsm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  15 Input     16 Bit        Muxes := 2     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	  15 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 26    
Module ADC8_R2R_MTS_2048_drp_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module ADC8_R2R_MTS_2048_por_fsm_disabled 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 2     
	  12 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 12    
Module ADC8_R2R_MTS_2048_drp_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module ADC8_R2R_MTS_2048_por_fsm_top 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module xpm_cdc_single__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_fifo_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ADC8_R2R_MTS_2048_rf_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module xpm_cdc_single__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_data_align__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module ADC8_R2R_MTS_2048_reset_count__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ADC8_R2R_MTS_2048_reset_count__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ADC8_R2R_MTS_2048_irq_req_ack__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_irq_req_ack__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_overvol_irq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module xpm_cdc_single__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__95 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__96 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__97 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__122 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__123 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__124 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__125 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__126 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__127 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__129 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__130 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__131 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__132 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__133 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__134 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__135 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__136 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__137 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__138 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__139 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__140 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__141 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__142 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__143 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__144 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__145 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__146 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__147 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__148 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__149 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__150 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__151 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__152 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__153 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__154 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__155 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__156 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__157 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__158 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__159 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__160 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__161 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__162 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__163 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__164 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__165 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__166 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__167 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__168 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__169 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__170 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__171 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__172 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_mrk_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ADC8_R2R_MTS_2048_drp_access_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_data_align__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module ADC8_R2R_MTS_2048_mt_mrk_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_data_align__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module ADC8_R2R_MTS_2048_mt_mrk_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ADC8_R2R_MTS_2048_mt_mrk_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_data_align__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_data_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_mrk_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__parameterized1__176 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_data_align__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_mrk_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__parameterized1__175 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_data_align__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_mrk_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__parameterized1__174 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_data_align__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	  16 Input      3 Bit        Muxes := 8     
Module xpm_cdc_single__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_mrk_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module xpm_cdc_single__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_async_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__173 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_mt_sysref_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ADC8_R2R_MTS_2048_reset_count__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ADC8_R2R_MTS_2048_reset_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ADC8_R2R_MTS_2048_irq_req_ack 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ADC8_R2R_MTS_2048_drp_control__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module ADC8_R2R_MTS_2048_drp_control__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module ADC8_R2R_MTS_2048_drp_control__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module ADC8_R2R_MTS_2048_drp_control__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module ADC8_R2R_MTS_2048_drp_control__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module ADC8_R2R_MTS_2048_drp_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
Module xpm_cdc_single__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ADC8_R2R_MTS_2048_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ADC8_R2R_MTS_2048_address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ADC8_R2R_MTS_2048_slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 16    
Module ADC8_R2R_MTS_2048_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	               15 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 59    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 36    
	   2 Input     14 Bit        Muxes := 28    
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
Why this net has no driver: _order_recur <const0>
INFO: [Synth 8-5546] ROM "bgt_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bgt_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_pll_restart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "por_sm_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_index_adc3_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[1]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[6]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[7]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[8]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[9]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\data_stop_adc3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_index_adc2_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[1]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[6]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[7]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[8]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[9]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\data_stop_adc2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_index_adc1_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[1]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[6]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[7]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[8]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[9]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\data_stop_adc1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\const_operation_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_index_adc0_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[1]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[6]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[7]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[8]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[9]' (FDE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\data_stop_adc0_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cal_const_done_r_reg' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clocks_ok_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/powerup_state_r_reg' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clocks_ok_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/clocks_ok_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc3_reg[5]' (FDSE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc3_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_addr_adc3_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc2_reg[5]' (FDSE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc2_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_addr_adc2_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1_reg[5]' (FDSE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_addr_adc1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /bgt_fsm_adc/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0_reg[5]' (FDSE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /constants_config/\subdrp_addr_adc0_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[0]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[1]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[2]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[3]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /bgt_fsm_dac/\vbg_ctrl_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[7]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[8]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[9]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[10]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[11]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[12]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[13]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[22]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[16]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[21]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[23]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[19]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_dac0_reg[20]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[0]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[7]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[6]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[4]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/restart_fg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\restart_fg_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc3_reg[23]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[23]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[23]' (FD) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /\mem_data_adc0_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r2_reg[0]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[0]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[1]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[2]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[3]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[4]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[5]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[6]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[7]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[8]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[9]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[10]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[11]' (FDRE) to 'inst/i_0/ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/pll_state_machine.drpdi_status_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\pll_state_machine.drpwe_status_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\pll_state_machine.drpdi_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /bgt_fsm_adc/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\pll_state_machine.drpaddr_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_dac1/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /tile_config/\ram/data_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /bgt_fsm_dac/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\drpaddr_por_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\por_timer_start_val_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\por_timer_start_val_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc3/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc2/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc1/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_adc0/\signal_lost_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\adc0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\drp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\adc3_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\adc3_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\adc3_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\adc3_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\adc2_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\adc2_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\adc2_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\adc2_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\dac1_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\dac1_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\dac1_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\dac1_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\dac0_slice3_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\dac0_slice2_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\dac0_slice1_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\dac0_slice0_irq_en_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\adc3_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\adc2_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\dac1_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/\dac0_fifo_disable_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\IP2Bus_Data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3/\i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\ADC8_R2R_MTS_2048_rf_wrapper_i/por_state_machine_i /por_fsm_dac0/\por_timer_start_val_reg[13] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:53 . Memory (MB): peak = 2672.215 ; gain = 1246.453 ; free physical = 7526 ; free virtual = 28815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------------------+-----------------+---------------+----------------+
|Module Name                        | RTL Object      | Depth x Width | Implemented As | 
+-----------------------------------+-----------------+---------------+----------------+
|ADC8_R2R_MTS_2048_device_rom       | p_0_out         | 256x30        | LUT            | 
|ADC8_R2R_MTS_2048_constants_config | constants_array | 64x25         | LUT            | 
|ADC8_R2R_MTS_2048_constants_config | constants_array | 64x25         | LUT            | 
|ADC8_R2R_MTS_2048_constants_config | constants_array | 64x25         | LUT            | 
|ADC8_R2R_MTS_2048_constants_config | constants_array | 64x25         | LUT            | 
|ADC8_R2R_MTS_2048_tile_config      | p_0_out         | 256x30        | LUT            | 
|ADC8_R2R_MTS_2048_constants_config | constants_array | 64x25         | LUT            | 
|ADC8_R2R_MTS_2048_constants_config | constants_array | 64x25         | LUT            | 
|ADC8_R2R_MTS_2048_constants_config | constants_array | 64x25         | LUT            | 
|ADC8_R2R_MTS_2048_constants_config | constants_array | 64x25         | LUT            | 
+-----------------------------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |muxpart__731_ADC8_R2R_MTS_2048_register_decode |           1|        97|
|2     |ADC8_R2R_MTS_2048_register_decode__GB1         |           1|       335|
|3     |ADC8_R2R_MTS_2048_block__GCB0                  |           1|     14322|
|4     |ADC8_R2R_MTS_2048_block__GCB1                  |           1|      4874|
|5     |ADC8_R2R_MTS_2048_block__GCB2                  |           1|      8146|
|6     |ADC8_R2R_MTS_2048_block__GCB3                  |           1|       370|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc10/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc10/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc12/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc12/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc12/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc12/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc12/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc12/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc12/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc12/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc30/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc30/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc32/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc32/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc32/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc32/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc32/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc32/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc32/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc32/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[0]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[10]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[10]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[11]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[11]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[12]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[12]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[13]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[13]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[14]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[14]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[1]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[2]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[3]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[4]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[4]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[5]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[5]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[6]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[6]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[7]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[7]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[8]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[8]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[9]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[9]/Q}'
INFO: [Synth 8-5819] Moved 47 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:25 . Memory (MB): peak = 2879.809 ; gain = 1454.047 ; free physical = 6265 ; free virtual = 27562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:03:03 . Memory (MB): peak = 3100.355 ; gain = 1674.594 ; free physical = 8008 ; free virtual = 29311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |muxpart__731_ADC8_R2R_MTS_2048_register_decode |           1|        97|
|2     |ADC8_R2R_MTS_2048_register_decode__GB1         |           1|       335|
|3     |ADC8_R2R_MTS_2048_block__GCB0                  |           1|     14322|
|4     |ADC8_R2R_MTS_2048_block_GT0                    |           1|     13186|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:03:10 . Memory (MB): peak = 3100.355 ; gain = 1674.594 ; free physical = 7792 ; free virtual = 29093
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:45 ; elapsed = 00:03:12 . Memory (MB): peak = 3100.355 ; gain = 1674.594 ; free physical = 7707 ; free virtual = 29008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:45 ; elapsed = 00:03:12 . Memory (MB): peak = 3100.355 ; gain = 1674.594 ; free physical = 7718 ; free virtual = 29019
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:46 ; elapsed = 00:03:13 . Memory (MB): peak = 3100.355 ; gain = 1674.594 ; free physical = 7656 ; free virtual = 28957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:46 ; elapsed = 00:03:13 . Memory (MB): peak = 3100.355 ; gain = 1674.594 ; free physical = 7654 ; free virtual = 28955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:46 ; elapsed = 00:03:13 . Memory (MB): peak = 3100.355 ; gain = 1674.594 ; free physical = 7628 ; free virtual = 28928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:13 . Memory (MB): peak = 3100.355 ; gain = 1674.594 ; free physical = 7627 ; free virtual = 28927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_GT |     4|
|2     |CARRY8  |    36|
|3     |HSADC   |     4|
|4     |HSDAC   |     2|
|5     |LUT1    |    61|
|6     |LUT2    |   608|
|7     |LUT3    |   821|
|8     |LUT4    |   757|
|9     |LUT5    |  2079|
|10    |LUT6    |  3217|
|11    |MUXF7   |   112|
|12    |MUXF8   |    14|
|13    |SRLC32E |  1024|
|14    |FDCE    |   171|
|15    |FDPE    |    47|
|16    |FDRE    |  4107|
|17    |FDSE    |   200|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------------------+------+
|      |Instance                                |Module                                     |Cells |
+------+----------------------------------------+-------------------------------------------+------+
|1     |top                                     |                                           | 13264|
|2     |  inst                                  |ADC8_R2R_MTS_2048_block                    | 13264|
|3     |    i_rf_conv_mt_mrk_counter_adc00      |ADC8_R2R_MTS_2048_mt_mrk_counter__1        |    58|
|4     |    i_rf_conv_mt_mrk_counter_adc02      |ADC8_R2R_MTS_2048_mt_mrk_counter__2        |    58|
|5     |    i_rf_conv_mt_mrk_counter_adc10      |ADC8_R2R_MTS_2048_mt_mrk_counter__3        |    58|
|6     |    i_rf_conv_mt_mrk_counter_adc12      |ADC8_R2R_MTS_2048_mt_mrk_counter__4        |    58|
|7     |    cdc_adc32_mrk_cntr_done_i           |xpm_cdc_single__96                         |     4|
|8     |    i_rf_conv_mt_mrk_counter_adc32      |ADC8_R2R_MTS_2048_mt_mrk_counter__5        |    58|
|9     |    cdc_adc30_mrk_cntr_done_i           |xpm_cdc_single__97                         |     4|
|10    |    i_rf_conv_mt_mrk_counter_adc30      |ADC8_R2R_MTS_2048_mt_mrk_counter__6        |    58|
|11    |    cdc_adc22_mrk_cntr_done_i           |xpm_cdc_single__98                         |     4|
|12    |    i_rf_conv_mt_mrk_counter_adc22      |ADC8_R2R_MTS_2048_mt_mrk_counter__7        |    58|
|13    |    cdc_adc20_mrk_cntr_done_i           |xpm_cdc_single__99                         |     4|
|14    |    i_rf_conv_mt_mrk_counter_adc20      |ADC8_R2R_MTS_2048_mt_mrk_counter           |    58|
|15    |    cdc_adc12_mrk_cntr_done_i           |xpm_cdc_single__100                        |     4|
|16    |    cdc_adc10_mrk_cntr_done_i           |xpm_cdc_single__101                        |     4|
|17    |    cdc_adc02_mrk_cntr_done_i           |xpm_cdc_single__102                        |     4|
|18    |    cdc_adc00_mrk_cntr_done_i           |xpm_cdc_single__103                        |     4|
|19    |    i_xpm_cdc_single_mt_mrk_rst         |xpm_cdc_async_rst__parameterized0          |     4|
|20    |    i_mts_sysref_count_adc              |ADC8_R2R_MTS_2048_mt_sysref_count          |    90|
|21    |      i_xpm_cdc_sysref                  |xpm_cdc_single__parameterized0             |     3|
|22    |      i_xpm_cdc_single_start_pulse      |xpm_cdc_async_rst                          |     3|
|23    |      i_xpm_cdc_sysref_done             |xpm_cdc_single__parameterized1__173        |     5|
|24    |    cdc_adc3_clk_valid_i                |xpm_cdc_single__104                        |     4|
|25    |    cdc_adc2_clk_valid_i                |xpm_cdc_single__105                        |     4|
|26    |    cdc_adc1_clk_valid_i                |xpm_cdc_single__106                        |     4|
|27    |    cdc_adc0_clk_valid_i                |xpm_cdc_single                             |     4|
|28    |    ADC8_R2R_MTS_2048_rf_wrapper_i      |ADC8_R2R_MTS_2048_rf_wrapper               |  5676|
|29    |      cdc_adc0_done_i                   |xpm_cdc_single__74                         |     4|
|30    |      cdc_adc1_done_i                   |xpm_cdc_single__75                         |     4|
|31    |      cdc_adc2_done_i                   |xpm_cdc_single__76                         |     4|
|32    |      cdc_adc3_done_i                   |xpm_cdc_single__77                         |     4|
|33    |      cdc_adc0_pll_lock_i               |xpm_cdc_single__78                         |     4|
|34    |      cdc_adc0_powerup_state_i          |xpm_cdc_single__79                         |     4|
|35    |      cdc_adc0_supplies_up_i            |xpm_cdc_single__80                         |     4|
|36    |      cdc_adc0_clk_present_i            |xpm_cdc_single__81                         |     4|
|37    |      cdc_adc1_pll_lock_i               |xpm_cdc_single__82                         |     4|
|38    |      cdc_adc1_powerup_state_i          |xpm_cdc_single__83                         |     4|
|39    |      cdc_adc1_supplies_up_i            |xpm_cdc_single__84                         |     4|
|40    |      cdc_adc1_clk_present_i            |xpm_cdc_single__85                         |     4|
|41    |      cdc_adc2_pll_lock_i               |xpm_cdc_single__86                         |     4|
|42    |      cdc_adc2_powerup_state_i          |xpm_cdc_single__87                         |     4|
|43    |      cdc_adc2_supplies_up_i            |xpm_cdc_single__88                         |     4|
|44    |      cdc_adc2_clk_present_i            |xpm_cdc_single__89                         |     4|
|45    |      cdc_adc3_pll_lock_i               |xpm_cdc_single__90                         |     4|
|46    |      cdc_adc3_powerup_state_i          |xpm_cdc_single__91                         |     4|
|47    |      cdc_adc3_supplies_up_i            |xpm_cdc_single__92                         |     4|
|48    |      cdc_adc3_clk_present_i            |xpm_cdc_single__93                         |     4|
|49    |      cdc_dac0_supplies_up_i            |xpm_cdc_single__94                         |     4|
|50    |      cdc_dac1_supplies_up_i            |xpm_cdc_single__95                         |     4|
|51    |      i_fifo_ctrl_adc                   |ADC8_R2R_MTS_2048_mt_fifo_ctrl             |    14|
|52    |        Ixpm_cdc_fifo_en                |xpm_cdc_single__parameterized0__3          |     3|
|53    |        Ixpm_cdc_fifo_src               |xpm_cdc_single__parameterized0__4          |     3|
|54    |      por_state_machine_i               |ADC8_R2R_MTS_2048_por_fsm_top              |  5549|
|55    |        bgt_fsm_adc                     |ADC8_R2R_MTS_2048_bgt_fsm                  |   190|
|56    |        bgt_fsm_dac                     |ADC8_R2R_MTS_2048_bgt_fsm_24               |   137|
|57    |        constants_config                |ADC8_R2R_MTS_2048_constants_config         |   784|
|58    |        drp_arbiter_adc0                |ADC8_R2R_MTS_2048_drp_arbiter_adc          |   114|
|59    |        drp_arbiter_adc1                |ADC8_R2R_MTS_2048_drp_arbiter_adc_25       |    81|
|60    |        drp_arbiter_adc2                |ADC8_R2R_MTS_2048_drp_arbiter_adc_26       |    83|
|61    |        drp_arbiter_adc3                |ADC8_R2R_MTS_2048_drp_arbiter_adc_27       |    82|
|62    |        drp_arbiter_dac0                |ADC8_R2R_MTS_2048_drp_arbiter              |    76|
|63    |        drp_arbiter_dac1                |ADC8_R2R_MTS_2048_drp_arbiter_28           |    68|
|64    |        por_fsm_adc0                    |ADC8_R2R_MTS_2048_por_fsm__xdcDup__1       |   624|
|65    |          cdc_adc0_status_i             |xpm_cdc_single__70                         |     4|
|66    |          cdc_adc1_status_i             |xpm_cdc_single__71                         |     4|
|67    |          cdc_adc2_status_i             |xpm_cdc_single__72                         |     4|
|68    |          cdc_adc3_status_i             |xpm_cdc_single__73                         |     4|
|69    |        por_fsm_adc1                    |ADC8_R2R_MTS_2048_por_fsm__xdcDup__2       |   618|
|70    |          cdc_adc0_status_i             |xpm_cdc_single__66                         |     4|
|71    |          cdc_adc1_status_i             |xpm_cdc_single__67                         |     4|
|72    |          cdc_adc2_status_i             |xpm_cdc_single__68                         |     4|
|73    |          cdc_adc3_status_i             |xpm_cdc_single__69                         |     4|
|74    |        por_fsm_adc2                    |ADC8_R2R_MTS_2048_por_fsm__xdcDup__3       |   633|
|75    |          cdc_adc0_status_i             |xpm_cdc_single__62                         |     4|
|76    |          cdc_adc1_status_i             |xpm_cdc_single__63                         |     4|
|77    |          cdc_adc2_status_i             |xpm_cdc_single__64                         |     4|
|78    |          cdc_adc3_status_i             |xpm_cdc_single__65                         |     4|
|79    |        por_fsm_adc3                    |ADC8_R2R_MTS_2048_por_fsm                  |   627|
|80    |          cdc_adc0_status_i             |xpm_cdc_single__58                         |     4|
|81    |          cdc_adc1_status_i             |xpm_cdc_single__59                         |     4|
|82    |          cdc_adc2_status_i             |xpm_cdc_single__60                         |     4|
|83    |          cdc_adc3_status_i             |xpm_cdc_single__61                         |     4|
|84    |        por_fsm_dac0                    |ADC8_R2R_MTS_2048_por_fsm__parameterized0  |   310|
|85    |          cdc_adc0_status_i             |xpm_cdc_single__54                         |     4|
|86    |          cdc_adc1_status_i             |xpm_cdc_single__55                         |     4|
|87    |          cdc_adc2_status_i             |xpm_cdc_single__56                         |     4|
|88    |          cdc_adc3_status_i             |xpm_cdc_single__57                         |     4|
|89    |        por_fsm_dac1                    |ADC8_R2R_MTS_2048_por_fsm_disabled         |   170|
|90    |        tile_config                     |ADC8_R2R_MTS_2048_tile_config              |   438|
|91    |          ram                           |ADC8_R2R_MTS_2048_device_rom               |   209|
|92    |    i_ADC8_R2R_MTS_2048_bufg_gt_ctrl    |ADC8_R2R_MTS_2048_bufg_gt_ctrl             |     4|
|93    |    i_ADC8_R2R_MTS_2048_irq_req_ack     |ADC8_R2R_MTS_2048_irq_req_ack              |     6|
|94    |    i_ADC8_R2R_MTS_2048_irq_sync        |ADC8_R2R_MTS_2048_irq_sync                 |   456|
|95    |      sync_dac00_data_irq               |xpm_cdc_single__parameterized1__93         |     5|
|96    |      sync_dac00_fifo_irq               |xpm_cdc_single__parameterized1__94         |     5|
|97    |      sync_dac01_data_irq               |xpm_cdc_single__parameterized1__95         |     5|
|98    |      sync_dac01_fifo_irq               |xpm_cdc_single__parameterized1__96         |     5|
|99    |      sync_dac02_data_irq               |xpm_cdc_single__parameterized1__97         |     5|
|100   |      sync_dac02_fifo_irq               |xpm_cdc_single__parameterized1__98         |     5|
|101   |      sync_dac03_data_irq               |xpm_cdc_single__parameterized1__99         |     5|
|102   |      sync_dac03_fifo_irq               |xpm_cdc_single__parameterized1__100        |     5|
|103   |      sync_dac10_data_irq               |xpm_cdc_single__parameterized1__101        |     5|
|104   |      sync_dac10_fifo_irq               |xpm_cdc_single__parameterized1__102        |     5|
|105   |      sync_dac11_data_irq               |xpm_cdc_single__parameterized1__103        |     5|
|106   |      sync_dac11_fifo_irq               |xpm_cdc_single__parameterized1__104        |     5|
|107   |      sync_dac12_data_irq               |xpm_cdc_single__parameterized1__105        |     5|
|108   |      sync_dac12_fifo_irq               |xpm_cdc_single__parameterized1__106        |     5|
|109   |      sync_dac13_data_irq               |xpm_cdc_single__parameterized1__107        |     5|
|110   |      sync_dac13_fifo_irq               |xpm_cdc_single__parameterized1__108        |     5|
|111   |      sync_adc00_over_vol               |xpm_cdc_single__parameterized1__109        |     5|
|112   |      sync_adc00_over_range             |xpm_cdc_single__parameterized1__110        |     5|
|113   |      sync_adc00_data_irq               |xpm_cdc_single__parameterized1__111        |     5|
|114   |      sync_adc00_fifo_irq               |xpm_cdc_single__parameterized1__112        |     5|
|115   |      sync_adc01_over_vol               |xpm_cdc_single__parameterized1__113        |     5|
|116   |      sync_adc01_over_range             |xpm_cdc_single__parameterized1__114        |     5|
|117   |      sync_adc01_data_irq               |xpm_cdc_single__parameterized1__115        |     5|
|118   |      sync_adc01_fifo_irq               |xpm_cdc_single__parameterized1__116        |     5|
|119   |      sync_adc02_over_vol               |xpm_cdc_single__parameterized1__117        |     5|
|120   |      sync_adc02_over_range             |xpm_cdc_single__parameterized1__118        |     5|
|121   |      sync_adc02_data_irq               |xpm_cdc_single__parameterized1__119        |     5|
|122   |      sync_adc02_fifo_irq               |xpm_cdc_single__parameterized1__120        |     5|
|123   |      sync_adc03_over_vol               |xpm_cdc_single__parameterized1__121        |     5|
|124   |      sync_adc03_over_range             |xpm_cdc_single__parameterized1__122        |     5|
|125   |      sync_adc03_data_irq               |xpm_cdc_single__parameterized1__123        |     5|
|126   |      sync_adc03_fifo_irq               |xpm_cdc_single__parameterized1__124        |     5|
|127   |      sync_adc10_over_vol               |xpm_cdc_single__parameterized1__125        |     5|
|128   |      sync_adc10_over_range             |xpm_cdc_single__parameterized1__126        |     5|
|129   |      sync_adc10_data_irq               |xpm_cdc_single__parameterized1__127        |     5|
|130   |      sync_adc10_fifo_irq               |xpm_cdc_single__parameterized1__128        |     5|
|131   |      sync_adc11_over_vol               |xpm_cdc_single__parameterized1__129        |     5|
|132   |      sync_adc11_over_range             |xpm_cdc_single__parameterized1__130        |     5|
|133   |      sync_adc11_data_irq               |xpm_cdc_single__parameterized1__131        |     5|
|134   |      sync_adc11_fifo_irq               |xpm_cdc_single__parameterized1__132        |     5|
|135   |      sync_adc12_over_vol               |xpm_cdc_single__parameterized1__133        |     5|
|136   |      sync_adc12_over_range             |xpm_cdc_single__parameterized1__134        |     5|
|137   |      sync_adc12_data_irq               |xpm_cdc_single__parameterized1__135        |     5|
|138   |      sync_adc12_fifo_irq               |xpm_cdc_single__parameterized1__136        |     5|
|139   |      sync_adc13_over_vol               |xpm_cdc_single__parameterized1__137        |     5|
|140   |      sync_adc13_over_range             |xpm_cdc_single__parameterized1__138        |     5|
|141   |      sync_adc13_data_irq               |xpm_cdc_single__parameterized1__139        |     5|
|142   |      sync_adc13_fifo_irq               |xpm_cdc_single__parameterized1__140        |     5|
|143   |      sync_adc20_over_vol               |xpm_cdc_single__parameterized1__141        |     5|
|144   |      sync_adc20_over_range             |xpm_cdc_single__parameterized1__142        |     5|
|145   |      sync_adc20_data_irq               |xpm_cdc_single__parameterized1__143        |     5|
|146   |      sync_adc20_fifo_irq               |xpm_cdc_single__parameterized1__144        |     5|
|147   |      sync_adc21_over_vol               |xpm_cdc_single__parameterized1__145        |     5|
|148   |      sync_adc21_over_range             |xpm_cdc_single__parameterized1__146        |     5|
|149   |      sync_adc21_data_irq               |xpm_cdc_single__parameterized1__147        |     5|
|150   |      sync_adc21_fifo_irq               |xpm_cdc_single__parameterized1__148        |     5|
|151   |      sync_adc22_over_vol               |xpm_cdc_single__parameterized1__149        |     5|
|152   |      sync_adc22_over_range             |xpm_cdc_single__parameterized1__150        |     5|
|153   |      sync_adc22_data_irq               |xpm_cdc_single__parameterized1__151        |     5|
|154   |      sync_adc22_fifo_irq               |xpm_cdc_single__parameterized1__152        |     5|
|155   |      sync_adc23_over_vol               |xpm_cdc_single__parameterized1__153        |     5|
|156   |      sync_adc23_over_range             |xpm_cdc_single__parameterized1__154        |     5|
|157   |      sync_adc23_data_irq               |xpm_cdc_single__parameterized1__155        |     5|
|158   |      sync_adc23_fifo_irq               |xpm_cdc_single__parameterized1__156        |     5|
|159   |      sync_adc30_over_vol               |xpm_cdc_single__parameterized1__157        |     5|
|160   |      sync_adc30_over_range             |xpm_cdc_single__parameterized1__158        |     5|
|161   |      sync_adc30_data_irq               |xpm_cdc_single__parameterized1__159        |     5|
|162   |      sync_adc30_fifo_irq               |xpm_cdc_single__parameterized1__160        |     5|
|163   |      sync_adc31_over_vol               |xpm_cdc_single__parameterized1__161        |     5|
|164   |      sync_adc31_over_range             |xpm_cdc_single__parameterized1__162        |     5|
|165   |      sync_adc31_data_irq               |xpm_cdc_single__parameterized1__163        |     5|
|166   |      sync_adc31_fifo_irq               |xpm_cdc_single__parameterized1__164        |     5|
|167   |      sync_adc32_over_vol               |xpm_cdc_single__parameterized1__165        |     5|
|168   |      sync_adc32_over_range             |xpm_cdc_single__parameterized1__166        |     5|
|169   |      sync_adc32_data_irq               |xpm_cdc_single__parameterized1__167        |     5|
|170   |      sync_adc32_fifo_irq               |xpm_cdc_single__parameterized1__168        |     5|
|171   |      sync_adc33_over_vol               |xpm_cdc_single__parameterized1__169        |     5|
|172   |      sync_adc33_over_range             |xpm_cdc_single__parameterized1__170        |     5|
|173   |      sync_adc33_data_irq               |xpm_cdc_single__parameterized1__171        |     5|
|174   |      sync_adc33_fifo_irq               |xpm_cdc_single__parameterized1__172        |     5|
|175   |    i_ADC8_R2R_MTS_2048_overvol_irq     |ADC8_R2R_MTS_2048_overvol_irq              |   132|
|176   |      i_adc00_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_8            |     6|
|177   |      i_adc01_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_9            |     7|
|178   |      i_adc02_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_10           |     7|
|179   |      i_adc03_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_11           |     7|
|180   |      i_adc10_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_12           |     7|
|181   |      i_adc11_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_13           |     7|
|182   |      i_adc12_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_14           |     7|
|183   |      i_adc13_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_15           |     6|
|184   |      i_adc20_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_16           |     6|
|185   |      i_adc21_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_17           |     6|
|186   |      i_adc22_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_18           |     7|
|187   |      i_adc23_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_19           |     6|
|188   |      i_adc30_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_20           |     7|
|189   |      i_adc31_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_21           |     6|
|190   |      i_adc32_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_22           |     6|
|191   |      i_adc33_overvol_ack               |ADC8_R2R_MTS_2048_irq_req_ack_23           |     8|
|192   |    i_adc0_reset_count                  |ADC8_R2R_MTS_2048_reset_count              |    26|
|193   |    i_adc1_reset_count                  |ADC8_R2R_MTS_2048_reset_count_0            |    27|
|194   |    i_adc2_reset_count                  |ADC8_R2R_MTS_2048_reset_count_1            |    26|
|195   |    i_adc3_reset_count                  |ADC8_R2R_MTS_2048_reset_count_2            |    26|
|196   |    i_axi_lite_ipif                     |ADC8_R2R_MTS_2048_axi_lite_ipif            |  1310|
|197   |      I_SLAVE_ATTACHMENT                |ADC8_R2R_MTS_2048_slave_attachment         |  1310|
|198   |        \DATA_PHASE_WDT.I_DPTO_COUNTER  |ADC8_R2R_MTS_2048_counter_f                |    48|
|199   |        I_DECODER                       |ADC8_R2R_MTS_2048_address_decoder          |  1125|
|200   |    i_drp_control_top                   |ADC8_R2R_MTS_2048_drp_control_top          |    78|
|201   |      i_adc0_drp_control                |ADC8_R2R_MTS_2048_drp_control              |    10|
|202   |      i_adc1_drp_control                |ADC8_R2R_MTS_2048_drp_control_3            |    12|
|203   |      i_adc2_drp_control                |ADC8_R2R_MTS_2048_drp_control_4            |    12|
|204   |      i_adc3_drp_control                |ADC8_R2R_MTS_2048_drp_control_5            |    15|
|205   |      i_dac0_drp_control                |ADC8_R2R_MTS_2048_drp_control_6            |    12|
|206   |      i_dac1_drp_control                |ADC8_R2R_MTS_2048_drp_control_7            |    17|
|207   |    i_register_decode                   |ADC8_R2R_MTS_2048_register_decode          |    49|
|208   |    i_rf_conv_mt_data_align_adc00       |ADC8_R2R_MTS_2048_mt_data_align__xdcDup__1 |   539|
|209   |      sync_bypass                       |xpm_cdc_single__parameterized1__92         |     5|
|210   |    i_rf_conv_mt_data_align_adc02       |ADC8_R2R_MTS_2048_mt_data_align__xdcDup__2 |   539|
|211   |      sync_bypass                       |xpm_cdc_single__parameterized1__91         |     5|
|212   |    i_rf_conv_mt_data_align_adc10       |ADC8_R2R_MTS_2048_mt_data_align__xdcDup__3 |   538|
|213   |      sync_bypass                       |xpm_cdc_single__parameterized1__89         |     5|
|214   |    i_rf_conv_mt_data_align_adc12       |ADC8_R2R_MTS_2048_mt_data_align__xdcDup__4 |   539|
|215   |      sync_bypass                       |xpm_cdc_single__parameterized1__90         |     5|
|216   |    i_rf_conv_mt_data_align_adc20       |ADC8_R2R_MTS_2048_mt_data_align__xdcDup__5 |   538|
|217   |      sync_bypass                       |xpm_cdc_single__parameterized1__174        |     5|
|218   |    i_rf_conv_mt_data_align_adc22       |ADC8_R2R_MTS_2048_mt_data_align__xdcDup__6 |   538|
|219   |      sync_bypass                       |xpm_cdc_single__parameterized1__175        |     5|
|220   |    i_rf_conv_mt_data_align_adc30       |ADC8_R2R_MTS_2048_mt_data_align__xdcDup__7 |   538|
|221   |      sync_bypass                       |xpm_cdc_single__parameterized1__176        |     5|
|222   |    i_rf_conv_mt_data_align_adc32       |ADC8_R2R_MTS_2048_mt_data_align            |   538|
|223   |      sync_bypass                       |xpm_cdc_single__parameterized1             |     5|
+------+----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:13 . Memory (MB): peak = 3100.355 ; gain = 1674.594 ; free physical = 7624 ; free virtual = 28924
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:30 ; elapsed = 00:02:52 . Memory (MB): peak = 3100.355 ; gain = 705.445 ; free physical = 7653 ; free virtual = 28953
Synthesis Optimization Complete : Time (s): cpu = 00:02:47 ; elapsed = 00:03:13 . Memory (MB): peak = 3100.363 ; gain = 1674.594 ; free physical = 7663 ; free virtual = 28964
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/ADC8_R2R_MTS_2048_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT inst/i_ADC8_R2R_MTS_2048_bufg_gt_ctrl/adc0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/ADC8_R2R_MTS_2048_rf_wrapper_i/BUFG_GT_SYNC_1 for BUFG_GT inst/i_ADC8_R2R_MTS_2048_bufg_gt_ctrl/adc1_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/ADC8_R2R_MTS_2048_rf_wrapper_i/BUFG_GT_SYNC_2 for BUFG_GT inst/i_ADC8_R2R_MTS_2048_bufg_gt_ctrl/adc2_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/ADC8_R2R_MTS_2048_rf_wrapper_i/BUFG_GT_SYNC_3 for BUFG_GT inst/i_ADC8_R2R_MTS_2048_bufg_gt_ctrl/adc3_bufg_gt
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.371 ; gain = 0.000 ; free physical = 7426 ; free virtual = 28727
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
545 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:51 ; elapsed = 00:03:16 . Memory (MB): peak = 3132.371 ; gain = 1720.340 ; free physical = 7628 ; free virtual = 28931
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3132.371 ; gain = 0.000 ; free physical = 7628 ; free virtual = 28931
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/ADC8_R2R_MTS_2048_synth_1/ADC8_R2R_MTS_2048.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ADC8_R2R_MTS_2048, cache-ID = 00de311641f2012d
INFO: [Coretcl 2-1174] Renamed 222 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3156.383 ; gain = 0.000 ; free physical = 7308 ; free virtual = 28625
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/ADC8_R2R_MTS_2048_synth_1/ADC8_R2R_MTS_2048.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ADC8_R2R_MTS_2048_utilization_synth.rpt -pb ADC8_R2R_MTS_2048_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 12:24:10 2020...
