// Seed: 3895399256
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    output tri   id_2,
    input  uwire id_3
);
  uwire id_5;
  wire  id_6;
  assign id_6 = 1'b0;
  for (id_7 = id_0; 1; id_2 = id_5) assign id_6 = id_5;
  wire id_8;
  wire id_9, id_10, id_11;
  tri1 id_12 = id_5 == 1;
  module_0();
endmodule
module module_2 (
    input  tri0  id_0,
    output wand  id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output logic id_4
);
  logic [7:0] id_6;
  id_7 :
  assert property (@(1) 1)
  else begin
    id_4 <= 1;
  end
  tri0 id_8;
  module_0(); id_9(
      1, id_6[1] - id_8, id_3 - 1, 1 ? 1 : id_3
  );
  assign id_4 = 1;
  wire id_10;
endmodule
