# compile verilog/system verilog design source files
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "D:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog xil_defaultlib  "../../../ImageProcessing.srcs/sources_1/new/LineBuffer.v"
verilog fifo_generator_v13_1_0  "../../../ImageProcessing.ip_user_files/ipstatic/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v"
verilog fifo_generator_v13_1_0  "../../../ImageProcessing.ip_user_files/ipstatic/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.v"
verilog xil_defaultlib  "../../../ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v"
verilog xil_defaultlib  "../../../ImageProcessing.srcs/sources_1/new/conv1.v"
verilog xil_defaultlib  "../../../ImageProcessing.srcs/sources_1/imports/new/imageControl.v"
verilog xil_defaultlib  "../../../ImageProcessing.srcs/sources_1/new/imageProcessTop.v"
verilog xil_defaultlib  "../../../ImageProcessing.srcs/sim_1/new/tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
