#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jun 18 11:02:13 2024
# Process ID: 2895913
# Current directory: /home/user/vivado_project
# Command line: vivado -mode tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :5499.905 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :106156 MB
#-----------------------------------------------------------
read_verilog rtl.v 
/home/user/vivado_project/rtl.v
synth_design -top top -flatten_hierarchy none -gated_clock_conversion auto -bufg 12 -directive AreaMapLargeShiftRegToBRAM -fsm_extraction gray -resource_sharing on -control_set_opt_threshold 20 -shreg_min_size 11 -max_bram 33 -max_uram 50 -max_dsp 16 -max_bram_cascade_height 10 -max_uram_cascade_height 17 -cascade_dsp force -incremental_mode quick -no_lc -retiming 
WARNING: [Common 17-576] 'retiming' is deprecated. Please use -global_retiming option
Command: synth_design -top top -flatten_hierarchy none -gated_clock_conversion auto -bufg 12 -directive AreaMapLargeShiftRegToBRAM -fsm_extraction gray -resource_sharing on -control_set_opt_threshold 20 -shreg_min_size 11 -max_bram 33 -max_uram 50 -max_dsp 16 -max_bram_cascade_height 10 -max_uram_cascade_height 17 -cascade_dsp force -incremental_mode quick -no_lc -retiming
Starting synth_design
Using part: xc7k70tfbv676-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 33
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 50
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 16
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 10
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 17
INFO: [Designutils 20-5008] Incremental synthesis strategy quick
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2896519
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1806.824 ; gain = 423.652 ; free physical = 29897 ; free virtual = 101707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module4' [/home/user/vivado_project/rtl.v:339]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module27' [/home/user/vivado_project/rtl.v:436]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/user/vivado_project/rtl.v:588]
INFO: [Synth 8-6155] done synthesizing module 'module27' (0#1) [/home/user/vivado_project/rtl.v:436]
WARNING: [Synth 8-689] width (17) of port connection 'wire30' does not match port width (3) of module 'module27' [/home/user/vivado_project/rtl.v:432]
WARNING: [Synth 8-689] width (11) of port connection 'wire29' does not match port width (10) of module 'module27' [/home/user/vivado_project/rtl.v:432]
WARNING: [Synth 8-689] width (7) of port connection 'y' does not match port width (749) of module 'module27' [/home/user/vivado_project/rtl.v:432]
INFO: [Synth 8-6155] done synthesizing module 'module4' (0#1) [/home/user/vivado_project/rtl.v:339]
WARNING: [Synth 8-689] width (13) of port connection 'wire6' does not match port width (8) of module 'module4' [/home/user/vivado_project/rtl.v:133]
WARNING: [Synth 8-689] width (20) of port connection 'wire8' does not match port width (13) of module 'module4' [/home/user/vivado_project/rtl.v:133]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (236) of module 'module4' [/home/user/vivado_project/rtl.v:133]
INFO: [Synth 8-6157] synthesizing module 'module159' [/home/user/vivado_project/rtl.v:292]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module167' [/home/user/vivado_project/rtl.v:2178]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module167' (0#1) [/home/user/vivado_project/rtl.v:2178]
WARNING: [Synth 8-689] width (22) of port connection 'wire170' does not match port width (5) of module 'module167' [/home/user/vivado_project/rtl.v:324]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (1247) of module 'module167' [/home/user/vivado_project/rtl.v:324]
WARNING: [Synth 8-689] width (22) of port connection 'wire169' does not match port width (11) of module 'module167' [/home/user/vivado_project/rtl.v:324]
INFO: [Synth 8-6157] synthesizing module 'module292' [/home/user/vivado_project/rtl.v:1848]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module292' (0#1) [/home/user/vivado_project/rtl.v:1848]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (883) of module 'module292' [/home/user/vivado_project/rtl.v:325]
WARNING: [Synth 8-689] width (19) of port connection 'wire296' does not match port width (14) of module 'module292' [/home/user/vivado_project/rtl.v:325]
WARNING: [Synth 8-689] width (19) of port connection 'wire295' does not match port width (7) of module 'module292' [/home/user/vivado_project/rtl.v:325]
WARNING: [Synth 8-689] width (22) of port connection 'wire294' does not match port width (21) of module 'module292' [/home/user/vivado_project/rtl.v:325]
INFO: [Synth 8-6157] synthesizing module 'module374' [/home/user/vivado_project/rtl.v:1494]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module374' (0#1) [/home/user/vivado_project/rtl.v:1494]
WARNING: [Synth 8-689] width (22) of port connection 'wire377' does not match port width (15) of module 'module374' [/home/user/vivado_project/rtl.v:326]
WARNING: [Synth 8-689] width (19) of port connection 'wire378' does not match port width (12) of module 'module374' [/home/user/vivado_project/rtl.v:326]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (935) of module 'module374' [/home/user/vivado_project/rtl.v:326]
WARNING: [Synth 8-689] width (22) of port connection 'wire376' does not match port width (21) of module 'module374' [/home/user/vivado_project/rtl.v:326]
WARNING: [Synth 8-689] width (22) of port connection 'wire375' does not match port width (4) of module 'module374' [/home/user/vivado_project/rtl.v:326]
INFO: [Synth 8-6157] synthesizing module 'module463' [/home/user/vivado_project/rtl.v:1136]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module463' (0#1) [/home/user/vivado_project/rtl.v:1136]
WARNING: [Synth 8-689] width (10) of port connection 'y' does not match port width (827) of module 'module463' [/home/user/vivado_project/rtl.v:330]
WARNING: [Synth 8-689] width (22) of port connection 'wire467' does not match port width (17) of module 'module463' [/home/user/vivado_project/rtl.v:330]
WARNING: [Synth 8-689] width (19) of port connection 'wire465' does not match port width (16) of module 'module463' [/home/user/vivado_project/rtl.v:330]
WARNING: [Synth 8-689] width (22) of port connection 'wire464' does not match port width (13) of module 'module463' [/home/user/vivado_project/rtl.v:330]
WARNING: [Synth 8-689] width (22) of port connection 'wire468' does not match port width (4) of module 'module463' [/home/user/vivado_project/rtl.v:330]
INFO: [Synth 8-6157] synthesizing module 'module546' [/home/user/vivado_project/rtl.v:756]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module546' (0#1) [/home/user/vivado_project/rtl.v:756]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (939) of module 'module546' [/home/user/vivado_project/rtl.v:336]
WARNING: [Synth 8-689] width (22) of port connection 'wire550' does not match port width (20) of module 'module546' [/home/user/vivado_project/rtl.v:336]
WARNING: [Synth 8-689] width (10) of port connection 'wire549' does not match port width (4) of module 'module546' [/home/user/vivado_project/rtl.v:336]
WARNING: [Synth 8-689] width (22) of port connection 'wire548' does not match port width (9) of module 'module546' [/home/user/vivado_project/rtl.v:336]
WARNING: [Synth 8-689] width (22) of port connection 'wire547' does not match port width (12) of module 'module546' [/home/user/vivado_project/rtl.v:336]
INFO: [Synth 8-6155] done synthesizing module 'module159' (0#1) [/home/user/vivado_project/rtl.v:292]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (180) of module 'module159' [/home/user/vivado_project/rtl.v:275]
WARNING: [Synth 8-689] width (13) of port connection 'wire375' does not match port width (4) of module 'module374' [/home/user/vivado_project/rtl.v:286]
WARNING: [Synth 8-689] width (12) of port connection 'y' does not match port width (935) of module 'module374' [/home/user/vivado_project/rtl.v:286]
WARNING: [Synth 8-689] width (22) of port connection 'wire378' does not match port width (12) of module 'module374' [/home/user/vivado_project/rtl.v:286]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg284_reg' and it is trimmed from '13' to '3' bits. [/home/user/vivado_project/rtl.v:2312]
WARNING: [Synth 8-6014] Unused sequential element reg286_reg was removed.  [/home/user/vivado_project/rtl.v:2311]
WARNING: [Synth 8-3917] design top has port y[664] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[663] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[662] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[661] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[660] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[640] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[639] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[638] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[582] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[581] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[580] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[579] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[578] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[577] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[576] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[575] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[574] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[573] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[572] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[571] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[570] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[569] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[568] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[567] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[563] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[562] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[561] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[560] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[559] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[558] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[557] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[556] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[554] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[553] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[552] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[551] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[550] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[549] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[548] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[547] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[546] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[545] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[544] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[543] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[542] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[541] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[540] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[539] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[538] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[537] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[536] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[535] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[534] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[533] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[532] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[531] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[530] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[529] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[528] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[527] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[526] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[525] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[524] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[523] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[522] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[521] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[520] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[519] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[518] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[517] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[516] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[515] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[514] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[513] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[512] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[511] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[510] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[509] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[508] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[507] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[506] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[505] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[504] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[503] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[502] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[501] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[500] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[499] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[498] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[497] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[496] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[495] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[494] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[493] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[492] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[491] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[490] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[489] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[488] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[487] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port wire375[0] in module module374 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire161[21] in module module159 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire7[17] in module module4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire7[16] in module module4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire7[15] in module module4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire7[14] in module module4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire7[13] in module module4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire7[12] in module module4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire7[11] in module module4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire7[10] in module module4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire7[9] in module module4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1897.793 ; gain = 514.621 ; free physical = 29528 ; free virtual = 101341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1912.637 ; gain = 529.465 ; free physical = 29519 ; free virtual = 101331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1920.641 ; gain = 537.469 ; free physical = 29518 ; free virtual = 101330
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'forvar38' [/home/user/vivado_project/rtl.v:584]
WARNING: [Synth 8-327] inferring latch for variable 'forvar42' [/home/user/vivado_project/rtl.v:582]
WARNING: [Synth 8-327] inferring latch for variable 'forvar45' [/home/user/vivado_project/rtl.v:580]
WARNING: [Synth 8-327] inferring latch for variable 'forvar37' [/home/user/vivado_project/rtl.v:579]
WARNING: [Synth 8-327] inferring latch for variable 'forvar40' [/home/user/vivado_project/rtl.v:578]
WARNING: [Synth 8-327] inferring latch for variable 'forvar90' [/home/user/vivado_project/rtl.v:559]
WARNING: [Synth 8-327] inferring latch for variable 'forvar489' [/home/user/vivado_project/rtl.v:1288]
WARNING: [Synth 8-327] inferring latch for variable 'forvar494' [/home/user/vivado_project/rtl.v:1286]
WARNING: [Synth 8-327] inferring latch for variable 'forvar498' [/home/user/vivado_project/rtl.v:1284]
WARNING: [Synth 8-327] inferring latch for variable 'forvar488' [/home/user/vivado_project/rtl.v:1281]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1947.633 ; gain = 564.461 ; free physical = 29451 ; free virtual = 101264
---------------------------------------------------------------------------------
INFO: Gated Clock Conversion is not possible as flatten_hierarchy is auto or none
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
	   2 Input     20 Bit         XORs := 2     
	   2 Input     19 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 1     
	   2 Input     17 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 4     
	   2 Input     14 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 3     
	   2 Input     11 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               43 Bit    Wide XORs := 1     
	               41 Bit    Wide XORs := 1     
	               22 Bit    Wide XORs := 1     
	               21 Bit    Wide XORs := 4     
	               19 Bit    Wide XORs := 6     
	               18 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 3     
	               14 Bit    Wide XORs := 1     
	               13 Bit    Wide XORs := 2     
	               12 Bit    Wide XORs := 3     
	               11 Bit    Wide XORs := 3     
	               10 Bit    Wide XORs := 1     
	                9 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
	                1 Bit    Wide XORs := 4     
+---Registers : 
	               22 Bit    Registers := 6     
	               21 Bit    Registers := 5     
	               20 Bit    Registers := 7     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 11    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 23    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 27    
+---Multipliers : 
	               8x19  Multipliers := 1     
	               2x16  Multipliers := 1     
	               4x14  Multipliers := 1     
	              13x13  Multipliers := 1     
	               4x13  Multipliers := 1     
	                6x8  Multipliers := 1     
	                3x4  Multipliers := 1     
	                2x4  Multipliers := 1     
	                1x1  Multipliers := 2     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 5     
	   2 Input   21 Bit        Muxes := 6     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 19    
	   2 Input   18 Bit        Muxes := 7     
	   2 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 11    
	   2 Input   15 Bit        Muxes := 4     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 8     
	   2 Input   13 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 22    
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 14    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
