Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: test1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test1"
Output Format                      : NGC
Target Device                      : xc4vsx35-10-ff668

---- Source Options
Top Module Name                    : test1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/mem_ramb16_s36_x2.vhd" in Library work.
Architecture behavioral of Entity mem_ramb16_s36_x2 is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/p_fphdl_package1.vhd" in Library work.
Architecture p_fphdl_package1 of Entity p_fphdl_package1 is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/p_fphdl_package2.vhd" in Library work.
Architecture p_fphdl_package2 of Entity p_fphdl_package2 is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/p_fphdl_package3.vhd" in Library work.
WARNING:HDLParsers:523 - "/home/user/workspace/kedziorno/mlx90640_fpga/p_fphdl_package3.vhd" Line 94. The function ap_slv2int does not contain any return statement.
WARNING:HDLParsers:3350 - "/home/user/workspace/kedziorno/mlx90640_fpga/p_fphdl_package3.vhd" Line 122. Null range: -2 downto -1
WARNING:HDLParsers:3350 - "/home/user/workspace/kedziorno/mlx90640_fpga/p_fphdl_package3.vhd" Line 126. Null range: -2 downto 0
WARNING:HDLParsers:523 - "/home/user/workspace/kedziorno/mlx90640_fpga/p_fphdl_package3.vhd" Line 150. The function to_string_1 does not contain any return statement.
Architecture p_fphdl_package3 of Entity p_fphdl_package3 is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/colormap_pkg.vhd" in Library work.
Architecture colormap_pkg of Entity colormap_pkg is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/tfm_mock.vhd" in Library work.
Architecture behavioral of Entity tfm_mock is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tb_i2c_mem.vhd" in Library work.
Architecture tb_i2c_mem_a of Entity tb_i2c_mem is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/address_generator.vhd" in Library work.
Architecture behavioral of Entity address_generator is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/vga_timing.vhd" in Library work.
Architecture behavioral of Entity vga_timing_synch is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/float2fixed.vhd" in Library work.
Architecture float2fixed_a of Entity float2fixed is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/dualmem.vhd" in Library work.
Architecture dualmem_a of Entity dualmem is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/dualmem2.vhd" in Library work.
Architecture dualmem2_a of Entity dualmem2 is up to date.
Compiling vhdl file "/home/user/workspace/kedziorno/mlx90640_fpga/test1.vhd" in Library work.
Entity <test1> compiled.
Entity <test1> (Architecture <behavioral>) compiled.
Compiling verilog file "scaler.v" in library work
Module <streamScaler> compiled
Module <ramFifo> compiled
Module <ramDualPort> compiled
No errors in compilation
Analysis of file <"test1.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <tfm_mock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <address_generator> in library <work> (architecture <behavioral>) with generics.
	ADDRESS1 = 12
	PIXELS = 3072

Analyzing hierarchy for entity <VGA_timing_synch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <streamScaler> in library <work> with parameters.
	BUFFER_SIZE = "00000000000000000000000000000100"
	BUFFER_SIZE_WIDTH = "00000000000000000000000000000011"
	CHANNELS = "00000000000000000000000000000001"
	COEFF_WIDTH = "00000000000000000000000000001001"
	DATA_WIDTH = "00000000000000000000000000001001"
	DISCARD_CNT_WIDTH = "00000000000000000000000000000001"
	FRACTION_BITS = "00000000000000000000000000001000"
	INPUT_X_RES_WIDTH = "00000000000000000000000000000101"
	INPUT_Y_RES_WIDTH = "00000000000000000000000000000101"
	OUTPUT_X_RES_WIDTH = "00000000000000000000000000000110"
	OUTPUT_Y_RES_WIDTH = "00000000000000000000000000000110"
	RS_READ_LINE = "00000000000000000000000000000001"
	RS_START = "00000000000000000000000000000000"
	SCALE_BITS = "00000000000000000000000000010010"
	SCALE_FRAC_BITS = "00000000000000000000000000001110"
	SCALE_INT_BITS = "00000000000000000000000000000100"
	WS_DISCARD = "00000000000000000000000000000001"
	WS_DONE = "00000000000000000000000000000011"
	WS_READ = "00000000000000000000000000000010"
	WS_START = "00000000000000000000000000000000"

Analyzing hierarchy for entity <mem_ramb16_s36_x2> in library <work> (architecture <behavioral>) with generics.
	INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0a = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0b = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0c = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0d = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0e = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0f = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_00 = "1100001011100001010001011000100011000010110100101101000000111100110000101101011001001000111101001100001011010110100101110100110011000010101111001100001101100010110000101011110110101101010000111100001010111100011001100100010110100101001001011000000001001000"
	INIT_01 = "1100001100001100000101110000000011000010111110011101111111111101110000110000101110010011110000111100001100000111101001100111111111000011000001001001100110110000110000101111010101101001000100101100001100000001000010101010001111000010111110100111001100000110"
	INIT_02 = "1100001011010110100001010100100011000010110011100101001110101101110000101101101100010110010000011100001011010100100001110010101111000010111111010001001000001111110000101111000011110001000001001100001011111011111000101101100011000011000001101100101110101011"
	INIT_03 = "1100001000101101010101000010000011000010001010011011101001101000110000100110010111101101000010111100001010000100001110000001011111000010100110110100000101010001110000101001010101001100110111111100001010110100011101111101100011000010101011010000110101000101"
	INIT_04 = "1100001011110010000001101011101111000010111001011010100000111110110000101101010101000110101010001100001011010100110011010111101011000010110001001000000101110111110000101100000000111100100101101100001010100110011011100100011111000010100111011110110000110110"
	INIT_05 = "1100001100000111000001100110001111000011000101011011110111000101110000110001000010000110011010011100001100000001110010110100011011000011000010010111111000000100110000110000100100111111011001011100001100000110001010100101100111000011000000010100100011001101"
	INIT_06 = "1100001011000100111101011111010111000010110101111111111000101110110000101101101011100111010010011100001100000000010111100101000011000010111100110101100110110000110000101111101011111101101100101100001100000111110011110000100011000011000011101100111011110001"
	INIT_07 = "1100001000110111111011010000100011000010010010111100011011001010110000101000000010101011000010001100001010001011010111110101011011000010100111001101110110110101110000101010011000001100000010001100001010110100110010011000001111000010110001010101001101010100"
	INIT_08 = "1100001100000101011110110111101011000011000001101011000110100000110000101101111101001101001101111100001011101100001000111011100111000010110110011101000111110011110000101100101110111001000001001100001010110110010011001000001011000010101110011111101011000111"
	INIT_09 = "1100001100001101011001111111010111000011000101110010000010101111110000110001001101101101101000111100001100010010011111101110101011000011000100100011011000111111110000110000100110110111010101001100001100000110100111100010111111000011000010111010111111110110"
	INIT_0A = "1100001011110000100001010111110111000010111011000011111011111010110000110000001000100010001101101100001011110001110100100000001011000011000011100000101000101010110000110000111110000011100100101100001100010010010010010101101111000011000011001000101100010110"
	INIT_0B = "1100001001110000100110101011101111000010011110100101101100111101110000101001001110110010011110111100001010011000000100111010111111000010101101010000011110001101110000101011000111101010110001001100001011010000101011101101011011000010110101001010010101010011"
	INIT_0C = "1100001011110110011001111001001111000011000000110010010101111111110000101111100111101100010100111100001011110011010010000100110111000010110110001101100110010001110000101101010001011110000100011100001011000111011110110111100111000010101111111010101101001011"
	INIT_0D = "1100001100001100111011110001010111000011000101011000011110011111110000110001110101100110001100011100001100010101110110101111111011000011000101101101101100001111110000110000110100000010100001111100001100001011100001110100001011000011000100011010110101101110"
	INIT_0E = "1100001011110000011001000011111011000010111011000100111101100011110000101111001011100111110000001100001100000110110100101000001011000011000001111001111111001101110000110001010001110010110000011100001100010011001110010100010111000011000101010101111110110000"
	INIT_0F = "1100001001011000111010101000001111000010100010101010111101100010110000101001101010100100101110011100001010100110011000011110010011000010101101001110111001000000110000101100001010011000010100011100001011000111110111111111111111000010110110111101010001110001"
	INIT_10 = "1100001100001010100010001111011011000011000010001000011111100110110000101111110000111101010010111100001100000110011100111001010111000010111000011111110000101000110000101101000111010011011110111100001011001111100101111100111011000010110100010001010111010001"
	INIT_11 = "1100001100100110110100000001011011000011000100101010011001110101110000110001110101111110000011011100001100011101011011000110111011000011000101110001010001111010110000110001100011110111100110101100001100001011101011011101001111000011000011011011010100111011"
	INIT_12 = "1100001100000001100000110011010011000011000000100011011101110000110000110000010000011000110101101100001100010110110001111000111111000011000011110010001010111100110000110001100011100000110101101100001100011101011001100101101111000011000111010010101100011111"
	INIT_13 = "1100001010011100010100101110010011000010100001000000001011110100110000101010001010010101110000001100001010110010001101101100101011000010110010001110110011010001110000101011100100110101000101001100001011110000111110000111110011000010111011111101101001000001"
	INIT_14 = "1100001100001001000101000010100111000010111111101000010000111000110000110000001101001000110001101100001100000100101001001111001111000010111100011100101010101111110000101110001010010110000010001100001011010111010011110100101011000010110101101001100010001110"
	INIT_15 = "1100001100011100100100100111011111000011001001110010100011110011110000110001110001110100100101111100001100100010010111000011101111000011000100001010111000110110110000110000110100100011011010101100001100010101111011100000011011000010111011101010001110101101"
	INIT_16 = "1100001100000000100111000001001011000011000001100110100111111001110000110000011110011011001111001100001101010010011101001101100111000011000010001010011110001110110000110001100000001101101001011100001100011101011001100011000111000011000101010001100100010101"
	INIT_17 = "1100001010001111010010110000101111000010100110000011110110000110110000101010101100010001100100001100001010111000111100101111011011000010110000001111100100011100110000101100100100111010110101001100001011101110011100001101100111000010111110001110010100111110"
	INIT_18 = "1100001100000100100110110101001111000011000010100110111100000101110000110000011111100011010000111100001100000100011111110111001011000010111100110001001010101011110000101111011010001000101000011100001011100000101111000011001011000010110110110010011000010110"
	INIT_19 = "1100001100100010000100011010000011000011001001010010001001100000110000110001100100010001001100001100001100011100000101000100110011000010111011001010100101011110110000110000010011110010100011111100001010100001000110000100110111000010111111011001101100101100"
	INIT_1A = "1100001100001001001111011001110011000010111111111100100110000110110000110001101110110001000100011100001100011000001100010110101111000011001000011100101001011011110000110001100010001011110110111100001100100111111010100100001111000011001000100110010001110101"
	INIT_1B = "1100001010110001000001010101011111000010100100011001110110101111110000101100001010000101100001011100001011000110111111100000100111000010110011111011100011110111110000101110001110111001100100101100001011110111010110010110011111000011000100011110110011110100"
	INIT_1C = "1100001100010001110101111111101111000011000010011011110110100101110000110001010101001001001101111100001100000111011001000011000111000010111111000001110010110011110000101110110110010000000001111100001011100000001000011111001011000010111000001001010111101000"
	INIT_1D = "1100001100011011100101000110100111000011000111100101011111101001110000110001110001001000101101111100001011111111100011101001100111000010110111100100010000000010110000101001110110011001111001111100001011110010111011010010011111000010100000011011011110001101"
	INIT_1E = "1100001100001110000101010000101111000011000011101001000011111100110000110001010100011010001101101100001100100000100001000011000111000011000111000101001011110001110000110010000111010010011111101100001100100110100011000110000011000011001001011001001101100111"
	INIT_1F = "1100001010011111111000010001101111000010101011011110000001110001110000101011001000000111000101101100001011000001110111011110111111000010110101011101000001001001110000101110010011001000001111011100001011111110000000001011001111000011000001011110110111110100"
	INIT_20 = "1100001011000100110101001100101011000011000010000111011111000000110000101111111001100000001111011100001100010000100010010001010011000010111110111001111101000010110000101111000100110010111010111100001011100010001100110101100011000010111011111001001010100110"
	INIT_21 = "1100001100001001111000000101101011000011000011001000010110000100110000101010101011010001010100111100001010100011011011100010110011000010011000110101001001110011110000100100000101101100000110011100001000011110111101101110011011000010110010001011110101111001"
	INIT_22 = "1100001100001100110001100000001111000011000011101010100110101011110000110010010100000001110001001100001100011001000111001100010111000011001000101001011111010100110000110001111110011101101111101100001100100110010001011010000011000011001101011001100001111100"
	INIT_23 = "1100001010111101110011010111001111000010100111001010110000010010110000101100100011100000111001111100001011001010011111000101010111000010111001100100110000000010110000101110001110101100111000001100001100001000110111011110100011000011000010001010001011011111"
	INIT_24 = "1100001100000101001011000011010011000010101111000111110101100000110000110000110000000011110101011100001100000010110100011110010111000011000010011111100010110100110000110000000010000000001001001100001011101000101001111000110011000010111000100111000000001010"
	INIT_25 = "1100001011111010001011101011010011000010101111100100010111000100110000101010010100000011010110111100001000100001001110101101000011000010010110000001101011110110110000100010001100001011011100111100001001100111010110111101111111000010000001110001111110111110"
	INIT_26 = "1100001100001011100011001111110111000011000101110100111111101000110000110001001101000001001001101100001100011100010100101011010111000011001001100010110001001101110000110001111110011110111111001100001100100011011100010001011011000011000101111010001111111101"
	INIT_27 = "1100001010011100101111111011111011000010110000000111001101001111110000101100010111110111000110111100001011000110110011100000111111000010110110101011001010011111110000101111110100000010010110001100001100000111001110010000010111000011000100001010100100010011"
	INIT_28 = "1100001000011101000001100010110011000010111101111011110000000001110000101110111100011100101010111100001100000110001010100010100011000010111100101110011000111000110000101111010001011011100101101100001011011111101101011010000111000010110111011101100100101010"
	INIT_29 = "1100001001011111110010101011001111000010011100011011011100010000110000100010010110110101110110001100001000101101101000000010000111000001111100110110000111100011110000100000011000011000111011101100000101000110100011100000010111000010010000011100111010000001"
	INIT_2A = "1100001100011001010110101100101111000011000110001101110101111110110000110001101111101100110110101100001100100100010100010110001011000011001000101001101011110000110000110000101001100111000101001100001011011111010100011100001111000010111001110011011010111111"
	INIT_2B = "1100001010101011011010001001011011000010101001011010010111010001110000101100100001111010111100011100001011001100101100111111101111000010111010111100101101101000110000101110010011000001010000011100001100001001000011001100001111000011000010101100100110110101"
	INIT_2C = "1100001011000010000011010011001011000010010001010000000101101011110000110000100011010011101000011100001011101000001111100011110011000010111111111100011011011010110000110000011001100001100100111100001011101111001110110011100011000010110110001011101010011111"
	INIT_2D = "1100001001101111111001000010111011000010011010011010100111110100110000100000000110111111000111001100001000001101011110000100100011000001101010110010011110011100110000010101101100011111111011011100000110011011001100111101010101000001000001010011010000010100"
	INIT_2E = "1100001100001110100010001101101111000011001010000000100000010000110000110001111010010101100001011100001100100111101100011011011111000011000100011011011110001101110000110000001101110010000010111100001011000011011011110011101011000010100010100100101010010101"
	INIT_2F = "1100001010011111100011001001110011000010101001011111001011101110110000101100011101000111101011001100001011010000010011101101000111000010110111011110011011110010110000101111010000100011010011101100001100001000000110011011000011000011000101110111000000111001"
	INIT_30 = "1100000101000001000100101001001111000010101011100100100011100101110000101001110001110010010001111100001100000010001000110100010011000011000000100111011100111111110000110000101011011010110101101100001011110001111010010110111011000010111001101000101111000110"
	INIT_31 = "1100001001001011001111011111010011000010001100101001110100110111110000100010010110110101110110001100000110000101110101100100100111000000010000111110101100010111010000001010100101000110101101010100000110010100010101011010100011000001001010110111011001111111"
	INIT_32 = "1100001100010100011000011100011011000011000100100111011100011010110000110001110100111010101111001100001100010110001010000100011011000011000110011110010001100100110000101010111000101000001011011100001010010011111111111111101011000010010111010111010000011010"
	INIT_33 = "1100001010100010110010010100101111000010101001111100000010101101110000101101000000011011101001101100001011010011111100011011111111000010111010100100111111001100110000101111001110001011000001001100001100001111011101110110110011000011000011110100100010011111"
	INIT_34 = "1100001000110001100101011011100111000010000110001110110001001101110000101111110100010000110111011100001010101011100010110000011111000011000001011000110011111100110000101111110111011101100100101100001011101011010100010110110111000010110101101010110010010101"
	INIT_35 = "1100001000101101101000110010111111000010001001101010001010110000110000010111100000001011100101101100000110010000110011110101101101000001100001001111001111000000110000000010000111010010111001110100000011001011101000011100001011000000001011001110001000101110"
	INIT_36 = "1100001100011100001010010011011111000011000101110100101001001100110000110001101001100101110110011100001100011101010000110111001111000010110011000000111110010101110000110001000001101100101110111100001000101011100111000101011111000010100100111010101101011001"
	INIT_37 = "1100001010011110100001110111000011000010101010111101110110000111110000101011110100101011010000111100001011001000010001111111111011000010111001011010011100011111110000101111100010111010001111111100001100001000110001010110100111000011000011000001000010010111"
	INIT_38 = "1100001000010101011010111001010111000010001000010000001001000110110000100101011010101110101101011100001011101111000111001100101111000010111100011101101011100100110000101110111101110001101001101100001011011100011001110100111011000010111000110101001010111111"
	INIT_39 = "1100001000011101001000010101000111000001101011010100111001011000110000100001111010110011010000001100000110000011001011110111010111000001101101011101100110100100010000010011000100111000110110101100000110010100011100000110110011000001001001010101010101000000"
	INIT_3A = "1100001100011000000010000010111111000011000011001110110010111010110000110001100111111011011110011100001100010010101011100010111111000011000110001000001110101110110000101100100110111010111110101100001011000100111011001111001011000010010000101011100001011111"
	INIT_3B = "1100001010100001011001101000001111000010100111001010100011001100110000101100011101111101010101001100001011001100000000100110011011000010110111000110111110001011110000101110100001100001001010011100001100000001100001110110101011000011000001110110011010101011"
	INIT_3C = "1100000111101100001111010001110011000010000101001101100010010011110000101100100010000111111110111100001010000010010101101011110011000010111010011000010111111111110000101110000100011100101001111100001011100111111101010111011011000010111001000011011100101101"
	INIT_3D = "1100001000010100011101100111101111000010001101110101011000101100110000011100111100010010000100101100001000000111001001110110100011000000100010110000100111001100110000100001111010001000110111101100000101100111101111010001101011000010000101100110001111101001"
	INIT_3E = "1100001100010110011001000110011111000011000011111111000011010111110000110001001001101010000000001100001100100000100001110010110011000011000010100101001100111111110000110001011110101001110110111100001000100110011101001000001011000010101001111110011111100100"
	INIT_3F = "1100001010001111010110111001000111000010101000001000000111110011110000101100010100101010101001001100001011000110010111011010111111000010110111111010011001101001110000101101110101111101101111001100001100000100011010010011000111000011000010000111110010111011"
	INIT_40 = "1100001000001010010011010010101111000001101110000111110101010110110000100111110110111111000101101100001010010110011100011100001011000010101111111101000010001111110000101011100001001101100001111100001010100101000010000000000111000010101100110010111100000010"
	INIT_41 = "1100001000111100100111101011111111000001011000011101001101011100110000010111110100010010111111011100000110100001011011100010101111000001101100110110010111010100110000010000100111100111101001111100000110100101100011111101100011000001100110110101000110001000"
	INIT_42 = "1100001011101110111101110000100111000010110111110000111010000010110000110000001101111000110010001100001100000011111011110110000111000011000001010100111111000000110000101101010111000111001001111100001011011011101100111011101111000001110011100110101011001000"
	INIT_43 = "1100001001000110000001000100100111000010010111111000000011110001110000101000001111010010011011011100001010000110101001000110110011000010100011110101101100010111110000101011000111101100100101011100001011010110010101010011111011000010111001101011000111111101"
	INIT_44 = "1100001000100111111111110101100011000010101000101101100010000110110000101010111010000100010101001100001011011111100100011100010011000010110110001010011110101101110000101110010001110101000110011100001011100001100001001011110111000010110111000000111101100000"
	INIT_45 = "1100001000001110011011111110010011000010100001000100000001000010110000011111000101010001011100001100001000101111001010111100101011000010001101111100010110001110110000100100010010001010001000001100001000111011101010000111011011000010011111000000001001011011"
	INIT_46 = "1100001100000101110110010010100111000011000101111001011011010100110000110001100111011110000011011100001100011001011100011101001111000011000101000110001000110000110000110001111101010110101101111100001010100111001110110110001111000010111100010101111000010011"
	INIT_47 = "1100001010000011001000101000101011000010100100110011101011010001110000101000110011101011100001011100001010000101010011110110000011000010110011011101111101000010110000101011100101001001100101001100001011110001110011100010011011000011000000001111001000110111"
	INIT_48 = "1100001011100100010000110110110011000010110110000100001110000110110000101111110110110111011011001100001011101111100001111000101111000010111011101010011000111011110000101110100000110110110101111100001011010001000101000011110111000010110011011010001101101111"
	INIT_49 = "1100001011011101100111101111101011000010001001000011110010010001110000100100011111001010010010011100001001010000101111110010100011000010011001100011010011011001110000100011010101100111001111001100001010110101100100001010010011000010100000111111010111010011"
	INIT_4A = "1100001100000101101001101010110111000011000001010011010101101110110000110000110111001101001110101100001100010100000111101001111011000011000101001000000101001111110000110000010111000011111010001100001100010100110110011110010111000010101001011101001110101000"
	INIT_4B = "1100001001000111101000101011100111000010000010000101011010010111110000011101001110100010000100001100001000111001101101010110110111000010010001110000110110100101110000101011100010100001100001011100001011100100101000010101010111000010111001101011000111111101"
	INIT_4C = "1100001011010000100001001001100111000011000001100100110000001000110000101111111111001011110111101100001100000111001101010001010111000010111000110010100111001111110000101111001001001000110000001100001011011001101011110101010011000010101111000001101010111000"
	INIT_4D = "1100001001010111001010101110111111000010110010011101101000101101110000100110000011100001001111111100001010001101000000011001000111000010011111010010011010111010110000101100010011001110010001101100001011000000111000010100010111000011000000100101001000111000"
	INIT_4E = "1100001011110011000010101111011011000011000001111000111111110001110000110001010100110000010110011100001100010100011111001001001111000011000100100001100111011000110000110010000111100111010011011100001011111001101100000110011011000011000101000111110100011000"
	INIT_4F = "1100000110011110011010100011100111000001101010000111100100111001110000011010010111100000110011011100000110011110101111110000110111000010100100011000100111111001110000100111001101011011010100011100001011011111000111110101001111000010111000001011000001100001"
	INIT_50 = "1100001011111000100111110010100011000011000000001000111101111011110000101111111010001101001001111100001011101110100000101111100011000010110111000110011110100010110000101101100101111001101010001100001010111101010101010101001011000010101110110110001001011101"
	INIT_51 = "1100001011111111011011101110000011000010100101010111011111011010110000101100110011100101111010011100001010100010011011110110111011000010111010011100011010011100110000101101011010101110001101101100001100000111111010011101111011000010111101001000001111010010"
	INIT_52 = "1100001011101010100010010100011111000010111101110011000101111010110000110000001001000101110111001100001100001000000001100010110011000011000010101000010100001011110000110001000000100111000111111100001100100001111011111101001111000010111101001010011010110011"
	INIT_53 = "1100000110101011000000000110000001000000000000001101000110001100001111111000101000101010111110101100000111001010001001011000101011000001110110000101010000111111110000100110111110011010001101111100001010100010111010001011000011000010110111000110100011100010"
	INIT_54 = "1100001011110110000000110001111011000010111110101101000101100111110000101111111001010111001001001100001011101100000011100101000111000010111000100001111111111100110000101101000101101011100101101100001010111100100100110001000011000010101010010000101100011011"
	INIT_55 = "1100001011000010110011001010111011000011000010010001110100011110110000101011101101101100001001101100001100000011111011000111011111000011000000000010100000111001110000110000000010110011011010101100001100001000110001111001100111000011000000111010000011001111"
	INIT_56 = "1100001011101010100111110100100011000010111110001110100010011001110000101111111000111100100111111100001100000010010111110110011111000011000011000011001101001110110000110001011001110111111001001100001100001100110000011000101011000011000011110001110111100100"
	INIT_57 = "1100000011001111110110100110101111000001100000000001100010101010110000010000000010110110101001101100000000111110110110111111001011000010001000110001001010100111110000100010010000111111101100111100001011000111100001110100001011000010101001110010000111111001"
	INIT_58 = "1100001011110101111101010100011111000010110111010101010000110111110000101101101110101001111110111100001011011011101111111001001111000010110011001100111011001100110000101100011101001010111010101100001010110011100100101010101111000010101010111111110110001100"
	INIT_59 = "1100001100001000100110110001000011000010111111011000101101101010110000110000101011101111100010011100001100000110001001010011000011000010111111101110001111010100110000110000010101100100000101001100001100000000100000001010101111000010111111111101111100000110"
	INIT_5A = "1100001011000100000010011111010011000010110011100100100111100101110000101111100010000111000111111100001100000001001110101111000111000010111110100001111110001100110000101111001100001010111001011100001100001000101010100011011011000010111111110000101010011010"
	INIT_5B = "1100001000001011100100011101111011000001001110110001011100111010110000010001001011101111101011111100000101010101110101110011000011000001101010110000101001010110110000100000000011110111110111001100001001000010010110100110011111000010101101001100000110000110"
	INIT_5C = "1100001011101001011111101100010111000010111011011001110111110101110000101101100011001110011010001100001011011011100100000110100111000010101111101000010110010000110000101100010101011010010011101100001010101111100000110010111011000010101100010001010101001010"
	INIT_5D = "1100001011110001100000110101110111000011000010111100000101011100110000110000010011000100101010101100001100001101111010010010010011000010111111000001101000000101110000101111110011010001001011011100001100000010110110011011110011000011000001110110101001110100"
	INIT_5E = "1100001011001011101011001011100011000010110101101000010001011001110000101110110101000011011100101100001011110100000101101111111111000010111110010000111011010101110000110000110001001110001111001100001100000010101110000111010011000011000010001100001011110000"
	INIT_5F = "1100000110000101101100010110001111000001111100100111101001010110110000011000001111110000010101111100000101010001000000001010101111000001100011001010011001010101110000011010110111011101100000101100001010000010000110011100100111000010001011101000000001111110"
	INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"

Analyzing hierarchy for module <ramFifo> in library <work> with parameters.
	ADDRESS_WIDTH = "00000000000000000000000000000101"
	BUFFER_SIZE = "00000000000000000000000000000100"
	BUFFER_SIZE_WIDTH = "00000000000000000000000000000011"
	DATA_WIDTH = "00000000000000000000000000001001"

Analyzing hierarchy for module <ramDualPort> in library <work> with parameters.
	ADDRESS_WIDTH = "00000000000000000000000000000101"
	DATA_WIDTH = "00000000000000000000000000001001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test1> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/user/workspace/kedziorno/mlx90640_fpga/test1.vhd" line 536: Instantiating black box module <tb_i2c_mem>.
WARNING:Xst:2211 - "/home/user/workspace/kedziorno/mlx90640_fpga/test1.vhd" line 682: Instantiating black box module <float2fixed>.
WARNING:Xst:2211 - "/home/user/workspace/kedziorno/mlx90640_fpga/test1.vhd" line 697: Instantiating black box module <dualmem>.
WARNING:Xst:2211 - "/home/user/workspace/kedziorno/mlx90640_fpga/test1.vhd" line 723: Instantiating black box module <dualmem2>.
INFO:Xst:2679 - Register <streamScaler_run> in unit <test1> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <test1> analyzed. Unit <test1> generated.

Analyzing Entity <tfm_mock> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/user/workspace/kedziorno/mlx90640_fpga/tfm_mock.vhd" line 242: Unconnected output port 'DOP' of component 'mem_ramb16_s36_x2'.
Entity <tfm_mock> analyzed. Unit <tfm_mock> generated.

Analyzing generic Entity <mem_ramb16_s36_x2> in library <work> (Architecture <behavioral>).
	INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0a = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0b = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0c = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0d = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0e = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INITP_0f = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_00 = "1100001011100001010001011000100011000010110100101101000000111100110000101101011001001000111101001100001011010110100101110100110011000010101111001100001101100010110000101011110110101101010000111100001010111100011001100100010110100101001001011000000001001000"
	INIT_01 = "1100001100001100000101110000000011000010111110011101111111111101110000110000101110010011110000111100001100000111101001100111111111000011000001001001100110110000110000101111010101101001000100101100001100000001000010101010001111000010111110100111001100000110"
	INIT_02 = "1100001011010110100001010100100011000010110011100101001110101101110000101101101100010110010000011100001011010100100001110010101111000010111111010001001000001111110000101111000011110001000001001100001011111011111000101101100011000011000001101100101110101011"
	INIT_03 = "1100001000101101010101000010000011000010001010011011101001101000110000100110010111101101000010111100001010000100001110000001011111000010100110110100000101010001110000101001010101001100110111111100001010110100011101111101100011000010101011010000110101000101"
	INIT_04 = "1100001011110010000001101011101111000010111001011010100000111110110000101101010101000110101010001100001011010100110011010111101011000010110001001000000101110111110000101100000000111100100101101100001010100110011011100100011111000010100111011110110000110110"
	INIT_05 = "1100001100000111000001100110001111000011000101011011110111000101110000110001000010000110011010011100001100000001110010110100011011000011000010010111111000000100110000110000100100111111011001011100001100000110001010100101100111000011000000010100100011001101"
	INIT_06 = "1100001011000100111101011111010111000010110101111111111000101110110000101101101011100111010010011100001100000000010111100101000011000010111100110101100110110000110000101111101011111101101100101100001100000111110011110000100011000011000011101100111011110001"
	INIT_07 = "1100001000110111111011010000100011000010010010111100011011001010110000101000000010101011000010001100001010001011010111110101011011000010100111001101110110110101110000101010011000001100000010001100001010110100110010011000001111000010110001010101001101010100"
	INIT_08 = "1100001100000101011110110111101011000011000001101011000110100000110000101101111101001101001101111100001011101100001000111011100111000010110110011101000111110011110000101100101110111001000001001100001010110110010011001000001011000010101110011111101011000111"
	INIT_09 = "1100001100001101011001111111010111000011000101110010000010101111110000110001001101101101101000111100001100010010011111101110101011000011000100100011011000111111110000110000100110110111010101001100001100000110100111100010111111000011000010111010111111110110"
	INIT_0A = "1100001011110000100001010111110111000010111011000011111011111010110000110000001000100010001101101100001011110001110100100000001011000011000011100000101000101010110000110000111110000011100100101100001100010010010010010101101111000011000011001000101100010110"
	INIT_0B = "1100001001110000100110101011101111000010011110100101101100111101110000101001001110110010011110111100001010011000000100111010111111000010101101010000011110001101110000101011000111101010110001001100001011010000101011101101011011000010110101001010010101010011"
	INIT_0C = "1100001011110110011001111001001111000011000000110010010101111111110000101111100111101100010100111100001011110011010010000100110111000010110110001101100110010001110000101101010001011110000100011100001011000111011110110111100111000010101111111010101101001011"
	INIT_0D = "1100001100001100111011110001010111000011000101011000011110011111110000110001110101100110001100011100001100010101110110101111111011000011000101101101101100001111110000110000110100000010100001111100001100001011100001110100001011000011000100011010110101101110"
	INIT_0E = "1100001011110000011001000011111011000010111011000100111101100011110000101111001011100111110000001100001100000110110100101000001011000011000001111001111111001101110000110001010001110010110000011100001100010011001110010100010111000011000101010101111110110000"
	INIT_0F = "1100001001011000111010101000001111000010100010101010111101100010110000101001101010100100101110011100001010100110011000011110010011000010101101001110111001000000110000101100001010011000010100011100001011000111110111111111111111000010110110111101010001110001"
	INIT_10 = "1100001100001010100010001111011011000011000010001000011111100110110000101111110000111101010010111100001100000110011100111001010111000010111000011111110000101000110000101101000111010011011110111100001011001111100101111100111011000010110100010001010111010001"
	INIT_11 = "1100001100100110110100000001011011000011000100101010011001110101110000110001110101111110000011011100001100011101011011000110111011000011000101110001010001111010110000110001100011110111100110101100001100001011101011011101001111000011000011011011010100111011"
	INIT_12 = "1100001100000001100000110011010011000011000000100011011101110000110000110000010000011000110101101100001100010110110001111000111111000011000011110010001010111100110000110001100011100000110101101100001100011101011001100101101111000011000111010010101100011111"
	INIT_13 = "1100001010011100010100101110010011000010100001000000001011110100110000101010001010010101110000001100001010110010001101101100101011000010110010001110110011010001110000101011100100110101000101001100001011110000111110000111110011000010111011111101101001000001"
	INIT_14 = "1100001100001001000101000010100111000010111111101000010000111000110000110000001101001000110001101100001100000100101001001111001111000010111100011100101010101111110000101110001010010110000010001100001011010111010011110100101011000010110101101001100010001110"
	INIT_15 = "1100001100011100100100100111011111000011001001110010100011110011110000110001110001110100100101111100001100100010010111000011101111000011000100001010111000110110110000110000110100100011011010101100001100010101111011100000011011000010111011101010001110101101"
	INIT_16 = "1100001100000000100111000001001011000011000001100110100111111001110000110000011110011011001111001100001101010010011101001101100111000011000010001010011110001110110000110001100000001101101001011100001100011101011001100011000111000011000101010001100100010101"
	INIT_17 = "1100001010001111010010110000101111000010100110000011110110000110110000101010101100010001100100001100001010111000111100101111011011000010110000001111100100011100110000101100100100111010110101001100001011101110011100001101100111000010111110001110010100111110"
	INIT_18 = "1100001100000100100110110101001111000011000010100110111100000101110000110000011111100011010000111100001100000100011111110111001011000010111100110001001010101011110000101111011010001000101000011100001011100000101111000011001011000010110110110010011000010110"
	INIT_19 = "1100001100100010000100011010000011000011001001010010001001100000110000110001100100010001001100001100001100011100000101000100110011000010111011001010100101011110110000110000010011110010100011111100001010100001000110000100110111000010111111011001101100101100"
	INIT_1A = "1100001100001001001111011001110011000010111111111100100110000110110000110001101110110001000100011100001100011000001100010110101111000011001000011100101001011011110000110001100010001011110110111100001100100111111010100100001111000011001000100110010001110101"
	INIT_1B = "1100001010110001000001010101011111000010100100011001110110101111110000101100001010000101100001011100001011000110111111100000100111000010110011111011100011110111110000101110001110111001100100101100001011110111010110010110011111000011000100011110110011110100"
	INIT_1C = "1100001100010001110101111111101111000011000010011011110110100101110000110001010101001001001101111100001100000111011001000011000111000010111111000001110010110011110000101110110110010000000001111100001011100000001000011111001011000010111000001001010111101000"
	INIT_1D = "1100001100011011100101000110100111000011000111100101011111101001110000110001110001001000101101111100001011111111100011101001100111000010110111100100010000000010110000101001110110011001111001111100001011110010111011010010011111000010100000011011011110001101"
	INIT_1E = "1100001100001110000101010000101111000011000011101001000011111100110000110001010100011010001101101100001100100000100001000011000111000011000111000101001011110001110000110010000111010010011111101100001100100110100011000110000011000011001001011001001101100111"
	INIT_1F = "1100001010011111111000010001101111000010101011011110000001110001110000101011001000000111000101101100001011000001110111011110111111000010110101011101000001001001110000101110010011001000001111011100001011111110000000001011001111000011000001011110110111110100"
	INIT_20 = "1100001011000100110101001100101011000011000010000111011111000000110000101111111001100000001111011100001100010000100010010001010011000010111110111001111101000010110000101111000100110010111010111100001011100010001100110101100011000010111011111001001010100110"
	INIT_21 = "1100001100001001111000000101101011000011000011001000010110000100110000101010101011010001010100111100001010100011011011100010110011000010011000110101001001110011110000100100000101101100000110011100001000011110111101101110011011000010110010001011110101111001"
	INIT_22 = "1100001100001100110001100000001111000011000011101010100110101011110000110010010100000001110001001100001100011001000111001100010111000011001000101001011111010100110000110001111110011101101111101100001100100110010001011010000011000011001101011001100001111100"
	INIT_23 = "1100001010111101110011010111001111000010100111001010110000010010110000101100100011100000111001111100001011001010011111000101010111000010111001100100110000000010110000101110001110101100111000001100001100001000110111011110100011000011000010001010001011011111"
	INIT_24 = "1100001100000101001011000011010011000010101111000111110101100000110000110000110000000011110101011100001100000010110100011110010111000011000010011111100010110100110000110000000010000000001001001100001011101000101001111000110011000010111000100111000000001010"
	INIT_25 = "1100001011111010001011101011010011000010101111100100010111000100110000101010010100000011010110111100001000100001001110101101000011000010010110000001101011110110110000100010001100001011011100111100001001100111010110111101111111000010000001110001111110111110"
	INIT_26 = "1100001100001011100011001111110111000011000101110100111111101000110000110001001101000001001001101100001100011100010100101011010111000011001001100010110001001101110000110001111110011110111111001100001100100011011100010001011011000011000101111010001111111101"
	INIT_27 = "1100001010011100101111111011111011000010110000000111001101001111110000101100010111110111000110111100001011000110110011100000111111000010110110101011001010011111110000101111110100000010010110001100001100000111001110010000010111000011000100001010100100010011"
	INIT_28 = "1100001000011101000001100010110011000010111101111011110000000001110000101110111100011100101010111100001100000110001010100010100011000010111100101110011000111000110000101111010001011011100101101100001011011111101101011010000111000010110111011101100100101010"
	INIT_29 = "1100001001011111110010101011001111000010011100011011011100010000110000100010010110110101110110001100001000101101101000000010000111000001111100110110000111100011110000100000011000011000111011101100000101000110100011100000010111000010010000011100111010000001"
	INIT_2A = "1100001100011001010110101100101111000011000110001101110101111110110000110001101111101100110110101100001100100100010100010110001011000011001000101001101011110000110000110000101001100111000101001100001011011111010100011100001111000010111001110011011010111111"
	INIT_2B = "1100001010101011011010001001011011000010101001011010010111010001110000101100100001111010111100011100001011001100101100111111101111000010111010111100101101101000110000101110010011000001010000011100001100001001000011001100001111000011000010101100100110110101"
	INIT_2C = "1100001011000010000011010011001011000010010001010000000101101011110000110000100011010011101000011100001011101000001111100011110011000010111111111100011011011010110000110000011001100001100100111100001011101111001110110011100011000010110110001011101010011111"
	INIT_2D = "1100001001101111111001000010111011000010011010011010100111110100110000100000000110111111000111001100001000001101011110000100100011000001101010110010011110011100110000010101101100011111111011011100000110011011001100111101010101000001000001010011010000010100"
	INIT_2E = "1100001100001110100010001101101111000011001010000000100000010000110000110001111010010101100001011100001100100111101100011011011111000011000100011011011110001101110000110000001101110010000010111100001011000011011011110011101011000010100010100100101010010101"
	INIT_2F = "1100001010011111100011001001110011000010101001011111001011101110110000101100011101000111101011001100001011010000010011101101000111000010110111011110011011110010110000101111010000100011010011101100001100001000000110011011000011000011000101110111000000111001"
	INIT_30 = "1100000101000001000100101001001111000010101011100100100011100101110000101001110001110010010001111100001100000010001000110100010011000011000000100111011100111111110000110000101011011010110101101100001011110001111010010110111011000010111001101000101111000110"
	INIT_31 = "1100001001001011001111011111010011000010001100101001110100110111110000100010010110110101110110001100000110000101110101100100100111000000010000111110101100010111010000001010100101000110101101010100000110010100010101011010100011000001001010110111011001111111"
	INIT_32 = "1100001100010100011000011100011011000011000100100111011100011010110000110001110100111010101111001100001100010110001010000100011011000011000110011110010001100100110000101010111000101000001011011100001010010011111111111111101011000010010111010111010000011010"
	INIT_33 = "1100001010100010110010010100101111000010101001111100000010101101110000101101000000011011101001101100001011010011111100011011111111000010111010100100111111001100110000101111001110001011000001001100001100001111011101110110110011000011000011110100100010011111"
	INIT_34 = "1100001000110001100101011011100111000010000110001110110001001101110000101111110100010000110111011100001010101011100010110000011111000011000001011000110011111100110000101111110111011101100100101100001011101011010100010110110111000010110101101010110010010101"
	INIT_35 = "1100001000101101101000110010111111000010001001101010001010110000110000010111100000001011100101101100000110010000110011110101101101000001100001001111001111000000110000000010000111010010111001110100000011001011101000011100001011000000001011001110001000101110"
	INIT_36 = "1100001100011100001010010011011111000011000101110100101001001100110000110001101001100101110110011100001100011101010000110111001111000010110011000000111110010101110000110001000001101100101110111100001000101011100111000101011111000010100100111010101101011001"
	INIT_37 = "1100001010011110100001110111000011000010101010111101110110000111110000101011110100101011010000111100001011001000010001111111111011000010111001011010011100011111110000101111100010111010001111111100001100001000110001010110100111000011000011000001000010010111"
	INIT_38 = "1100001000010101011010111001010111000010001000010000001001000110110000100101011010101110101101011100001011101111000111001100101111000010111100011101101011100100110000101110111101110001101001101100001011011100011001110100111011000010111000110101001010111111"
	INIT_39 = "1100001000011101001000010101000111000001101011010100111001011000110000100001111010110011010000001100000110000011001011110111010111000001101101011101100110100100010000010011000100111000110110101100000110010100011100000110110011000001001001010101010101000000"
	INIT_3A = "1100001100011000000010000010111111000011000011001110110010111010110000110001100111111011011110011100001100010010101011100010111111000011000110001000001110101110110000101100100110111010111110101100001011000100111011001111001011000010010000101011100001011111"
	INIT_3B = "1100001010100001011001101000001111000010100111001010100011001100110000101100011101111101010101001100001011001100000000100110011011000010110111000110111110001011110000101110100001100001001010011100001100000001100001110110101011000011000001110110011010101011"
	INIT_3C = "1100000111101100001111010001110011000010000101001101100010010011110000101100100010000111111110111100001010000010010101101011110011000010111010011000010111111111110000101110000100011100101001111100001011100111111101010111011011000010111001000011011100101101"
	INIT_3D = "1100001000010100011101100111101111000010001101110101011000101100110000011100111100010010000100101100001000000111001001110110100011000000100010110000100111001100110000100001111010001000110111101100000101100111101111010001101011000010000101100110001111101001"
	INIT_3E = "1100001100010110011001000110011111000011000011111111000011010111110000110001001001101010000000001100001100100000100001110010110011000011000010100101001100111111110000110001011110101001110110111100001000100110011101001000001011000010101001111110011111100100"
	INIT_3F = "1100001010001111010110111001000111000010101000001000000111110011110000101100010100101010101001001100001011000110010111011010111111000010110111111010011001101001110000101101110101111101101111001100001100000100011010010011000111000011000010000111110010111011"
	INIT_40 = "1100001000001010010011010010101111000001101110000111110101010110110000100111110110111111000101101100001010010110011100011100001011000010101111111101000010001111110000101011100001001101100001111100001010100101000010000000000111000010101100110010111100000010"
	INIT_41 = "1100001000111100100111101011111111000001011000011101001101011100110000010111110100010010111111011100000110100001011011100010101111000001101100110110010111010100110000010000100111100111101001111100000110100101100011111101100011000001100110110101000110001000"
	INIT_42 = "1100001011101110111101110000100111000010110111110000111010000010110000110000001101111000110010001100001100000011111011110110000111000011000001010100111111000000110000101101010111000111001001111100001011011011101100111011101111000001110011100110101011001000"
	INIT_43 = "1100001001000110000001000100100111000010010111111000000011110001110000101000001111010010011011011100001010000110101001000110110011000010100011110101101100010111110000101011000111101100100101011100001011010110010101010011111011000010111001101011000111111101"
	INIT_44 = "1100001000100111111111110101100011000010101000101101100010000110110000101010111010000100010101001100001011011111100100011100010011000010110110001010011110101101110000101110010001110101000110011100001011100001100001001011110111000010110111000000111101100000"
	INIT_45 = "1100001000001110011011111110010011000010100001000100000001000010110000011111000101010001011100001100001000101111001010111100101011000010001101111100010110001110110000100100010010001010001000001100001000111011101010000111011011000010011111000000001001011011"
	INIT_46 = "1100001100000101110110010010100111000011000101111001011011010100110000110001100111011110000011011100001100011001011100011101001111000011000101000110001000110000110000110001111101010110101101111100001010100111001110110110001111000010111100010101111000010011"
	INIT_47 = "1100001010000011001000101000101011000010100100110011101011010001110000101000110011101011100001011100001010000101010011110110000011000010110011011101111101000010110000101011100101001001100101001100001011110001110011100010011011000011000000001111001000110111"
	INIT_48 = "1100001011100100010000110110110011000010110110000100001110000110110000101111110110110111011011001100001011101111100001111000101111000010111011101010011000111011110000101110100000110110110101111100001011010001000101000011110111000010110011011010001101101111"
	INIT_49 = "1100001011011101100111101111101011000010001001000011110010010001110000100100011111001010010010011100001001010000101111110010100011000010011001100011010011011001110000100011010101100111001111001100001010110101100100001010010011000010100000111111010111010011"
	INIT_4A = "1100001100000101101001101010110111000011000001010011010101101110110000110000110111001101001110101100001100010100000111101001111011000011000101001000000101001111110000110000010111000011111010001100001100010100110110011110010111000010101001011101001110101000"
	INIT_4B = "1100001001000111101000101011100111000010000010000101011010010111110000011101001110100010000100001100001000111001101101010110110111000010010001110000110110100101110000101011100010100001100001011100001011100100101000010101010111000010111001101011000111111101"
	INIT_4C = "1100001011010000100001001001100111000011000001100100110000001000110000101111111111001011110111101100001100000111001101010001010111000010111000110010100111001111110000101111001001001000110000001100001011011001101011110101010011000010101111000001101010111000"
	INIT_4D = "1100001001010111001010101110111111000010110010011101101000101101110000100110000011100001001111111100001010001101000000011001000111000010011111010010011010111010110000101100010011001110010001101100001011000000111000010100010111000011000000100101001000111000"
	INIT_4E = "1100001011110011000010101111011011000011000001111000111111110001110000110001010100110000010110011100001100010100011111001001001111000011000100100001100111011000110000110010000111100111010011011100001011111001101100000110011011000011000101000111110100011000"
	INIT_4F = "1100000110011110011010100011100111000001101010000111100100111001110000011010010111100000110011011100000110011110101111110000110111000010100100011000100111111001110000100111001101011011010100011100001011011111000111110101001111000010111000001011000001100001"
	INIT_50 = "1100001011111000100111110010100011000011000000001000111101111011110000101111111010001101001001111100001011101110100000101111100011000010110111000110011110100010110000101101100101111001101010001100001010111101010101010101001011000010101110110110001001011101"
	INIT_51 = "1100001011111111011011101110000011000010100101010111011111011010110000101100110011100101111010011100001010100010011011110110111011000010111010011100011010011100110000101101011010101110001101101100001100000111111010011101111011000010111101001000001111010010"
	INIT_52 = "1100001011101010100010010100011111000010111101110011000101111010110000110000001001000101110111001100001100001000000001100010110011000011000010101000010100001011110000110001000000100111000111111100001100100001111011111101001111000010111101001010011010110011"
	INIT_53 = "1100000110101011000000000110000001000000000000001101000110001100001111111000101000101010111110101100000111001010001001011000101011000001110110000101010000111111110000100110111110011010001101111100001010100010111010001011000011000010110111000110100011100010"
	INIT_54 = "1100001011110110000000110001111011000010111110101101000101100111110000101111111001010111001001001100001011101100000011100101000111000010111000100001111111111100110000101101000101101011100101101100001010111100100100110001000011000010101010010000101100011011"
	INIT_55 = "1100001011000010110011001010111011000011000010010001110100011110110000101011101101101100001001101100001100000011111011000111011111000011000000000010100000111001110000110000000010110011011010101100001100001000110001111001100111000011000000111010000011001111"
	INIT_56 = "1100001011101010100111110100100011000010111110001110100010011001110000101111111000111100100111111100001100000010010111110110011111000011000011000011001101001110110000110001011001110111111001001100001100001100110000011000101011000011000011110001110111100100"
	INIT_57 = "1100000011001111110110100110101111000001100000000001100010101010110000010000000010110110101001101100000000111110110110111111001011000010001000110001001010100111110000100010010000111111101100111100001011000111100001110100001011000010101001110010000111111001"
	INIT_58 = "1100001011110101111101010100011111000010110111010101010000110111110000101101101110101001111110111100001011011011101111111001001111000010110011001100111011001100110000101100011101001010111010101100001010110011100100101010101111000010101010111111110110001100"
	INIT_59 = "1100001100001000100110110001000011000010111111011000101101101010110000110000101011101111100010011100001100000110001001010011000011000010111111101110001111010100110000110000010101100100000101001100001100000000100000001010101111000010111111111101111100000110"
	INIT_5A = "1100001011000100000010011111010011000010110011100100100111100101110000101111100010000111000111111100001100000001001110101111000111000010111110100001111110001100110000101111001100001010111001011100001100001000101010100011011011000010111111110000101010011010"
	INIT_5B = "1100001000001011100100011101111011000001001110110001011100111010110000010001001011101111101011111100000101010101110101110011000011000001101010110000101001010110110000100000000011110111110111001100001001000010010110100110011111000010101101001100000110000110"
	INIT_5C = "1100001011101001011111101100010111000010111011011001110111110101110000101101100011001110011010001100001011011011100100000110100111000010101111101000010110010000110000101100010101011010010011101100001010101111100000110010111011000010101100010001010101001010"
	INIT_5D = "1100001011110001100000110101110111000011000010111100000101011100110000110000010011000100101010101100001100001101111010010010010011000010111111000001101000000101110000101111110011010001001011011100001100000010110110011011110011000011000001110110101001110100"
	INIT_5E = "1100001011001011101011001011100011000010110101101000010001011001110000101110110101000011011100101100001011110100000101101111111111000010111110010000111011010101110000110000110001001110001111001100001100000010101110000111010011000011000010001100001011110000"
	INIT_5F = "1100000110000101101100010110001111000001111100100111101001010110110000011000001111110000010101111100000101010001000000001010101111000001100011001010011001010101110000011010110111011101100000101100001010000010000110011100100111000010001011101000000001111110"
	INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Set user-defined property "INIT =  000000000" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_00 =  C2E14588C2D2D03CC2D648F4C2D6974CC2BCC362C2BDAD43C2BC6645A5258048" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_01 =  C30C1700C2F9DFFDC30B93C3C307A67FC30499B0C2F56912C3010AA3C2FA7306" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_02 =  C2D68548C2CE53ADC2DB1641C2D4872BC2FD120FC2F0F104C2FBE2D8C306CBAB" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_03 =  C22D5420C229BA68C265ED0BC2843817C29B4151C2954CDFC2B477D8C2AD0D45" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_04 =  C2F206BBC2E5A83EC2D546A8C2D4CD7AC2C48177C2C03C96C2A66E47C29DEC36" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_05 =  C3070663C315BDC5C3108669C301CB46C3097E04C3093F65C3062A59C30148CD" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_06 =  C2C4F5F5C2D7FE2EC2DAE749C3005E50C2F359B0C2FAFDB2C307CF08C30ECEF1" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_07 =  C237ED08C24BC6CAC280AB08C28B5F56C29CDDB5C2A60C08C2B4C983C2C55354" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_08 =  C3057B7AC306B1A0C2DF4D37C2EC23B9C2D9D1F3C2CBB904C2B64C82C2B9FAC7" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_09 =  C30D67F5C31720AFC3136DA3C3127EEAC312363FC309B754C3069E2FC30BAFF6" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0A =  C2F0857DC2EC3EFAC3022236C2F1D202C30E0A2AC30F8392C312495BC30C8B16" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0B =  C2709ABBC27A5B3DC293B27BC29813AFC2B5078DC2B1EAC4C2D0AED6C2D4A553" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0C =  C2F66793C303257FC2F9EC53C2F3484DC2D8D991C2D45E11C2C77B79C2BFAB4B" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0D =  C30CEF15C315879FC31D6631C315DAFEC316DB0FC30D0287C30B8742C311AD6E" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0E =  C2F0643EC2EC4F63C2F2E7C0C306D282C3079FCDC31472C1C3133945C3155FB0" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0F =  C258EA83C28AAF62C29AA4B9C2A661E4C2B4EE40C2C29851C2C7DFFFC2DBD471" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_10 =  C30A88F6C30887E6C2FC3D4BC3067395C2E1FC28C2D1D37BC2CF97CEC2D115D1" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_11 =  C326D016C312A675C31D7E0DC31D6C6EC317147AC318F79AC30BADD3C30DB53B" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_12 =  C3018334C3023770C30418D6C316C78FC30F22BCC318E0D6C31D665BC31D2B1F" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_13 =  C29C52E4C28402F4C2A295C0C2B236CAC2C8ECD1C2B93514C2F0F87CC2EFDA41" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_14 =  C3091429C2FE8438C30348C6C304A4F3C2F1CAAFC2E29608C2D74F4AC2D6988E" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_15 =  C31C9277C32728F3C31C7497C3225C3BC310AE36C30D236AC315EE06C2EEA3AD" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_16 =  C3009C12C30669F9C3079B3CC35274D9C308A78EC3180DA5C31D6631C3151915" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_17 =  C28F4B0BC2983D86C2AB1190C2B8F2F6C2C0F91CC2C93AD4C2EE70D9C2F8E53E" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_18 =  C3049B53C30A6F05C307E343C3047F72C2F312ABC2F688A1C2E0BC32C2DB2616" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_19 =  C32211A0C3252260C3191130C31C144CC2ECA95EC304F28FC2A1184DC2FD9B2C" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1A =  C3093D9CC2FFC986C31BB111C318316BC321CA5BC3188BDBC327EA43C3226475" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1B =  C2B10557C2919DAFC2C28585C2C6FE09C2CFB8F7C2E3B992C2F75967C311ECF4" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1C =  C311D7FBC309BDA5C3154937C3076431C2FC1CB3C2ED9007C2E021F2C2E095E8" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1D =  C31B9469C31E57E9C31C48B7C2FF8E99C2DE4402C29D99E7C2F2ED27C281B78D" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1E =  C30E150BC30E90FCC3151A36C3208431C31C52F1C321D27EC3268C60C3259367" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1F =  C29FE11BC2ADE071C2B20716C2C1DDEFC2D5D049C2E4C83DC2FE00B3C305EDF4" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_20 =  C2C4D4CAC30877C0C2FE603DC3108914C2FB9F42C2F132EBC2E23358C2EF92A6" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_21 =  C309E05AC30C8584C2AAD153C2A36E2CC2635273C2416C19C21EF6E6C2C8BD79" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_22 =  C30CC603C30EA9ABC32501C4C3191CC5C32297D4C31F9DBEC32645A0C335987C" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_23 =  C2BDCD73C29CAC12C2C8E0E7C2CA7C55C2E64C02C2E3ACE0C308DDE8C308A2DF" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_24 =  C3052C34C2BC7D60C30C03D5C302D1E5C309F8B4C3008024C2E8A78CC2E2700A" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_25 =  C2FA2EB4C2BE45C4C2A5035BC2213AD0C2581AF6C2230B73C2675BDFC2071FBE" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_26 =  C30B8CFDC3174FE8C3134126C31C52B5C3262C4DC31F9EFCC3237116C317A3FD" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_27 =  C29CBFBEC2C0734FC2C5F71BC2C6CE0FC2DAB29FC2FD0258C3073905C310A913" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_28 =  C21D062CC2F7BC01C2EF1CABC3062A28C2F2E638C2F45B96C2DFB5A1C2DDD92A" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_29 =  C25FCAB3C271B710C225B5D8C22DA021C1F361E3C20618EEC1468E05C241CE81" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2A =  C3195ACBC318DD7EC31BECDAC3245162C3229AF0C30A6714C2DF51C3C2E736BF" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2B =  C2AB6896C2A5A5D1C2C87AF1C2CCB3FBC2EBCB68C2E4C141C3090CC3C30AC9B5" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2C =  C2C20D32C245016BC308D3A1C2E83E3CC2FFC6DAC3066193C2EF3B38C2D8BA9F" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2D =  C26FE42EC269A9F4C201BF1CC20D7848C1AB279CC15B1FEDC19B33D541053414" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2E =  C30E88DBC3280810C31E9585C327B1B7C311B78DC303720BC2C36F3AC28A4A95" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2F =  C29F8C9CC2A5F2EEC2C747ACC2D04ED1C2DDE6F2C2F4234EC30819B0C3177039" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_30 =  C1411293C2AE48E5C29C7247C3022344C302773FC30ADAD6C2F1E96EC2E68BC6" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_31 =  C24B3DF4C2329D37C225B5D8C185D649C043EB1740A946B5419455A8C12B767F" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_32 =  C31461C6C312771AC31D3ABCC3162846C319E464C2AE282DC293FFFAC25D741A" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_33 =  C2A2C94BC2A7C0ADC2D01BA6C2D3F1BFC2EA4FCCC2F38B04C30F776CC30F489F" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_34 =  C23195B9C218EC4DC2FD10DDC2AB8B07C3058CFCC2FDDD92C2EB516DC2D6AC95" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_35 =  C22DA32FC226A2B0C1780B96C190CF5B4184F3C0C021D2E740CBA1C2C02CE22E" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_36 =  C31C2937C3174A4CC31A65D9C31D4373C2CC0F95C3106CBBC22B9C57C293AB59" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_37 =  C29E8770C2ABDD87C2BD2B43C2C847FEC2E5A71FC2F8BA3FC308C569C30C1097" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_38 =  C2156B95C2210246C256AEB5C2EF1CCBC2F1DAE4C2EF71A6C2DC674EC2E352BF" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_39 =  C21D2151C1AD4E58C21EB340C1832F75C1B5D9A4413138DAC194706CC1255540" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3A =  C318082FC30CECBAC319FB79C312AE2FC31883AEC2C9BAFAC2C4ECF2C242B85F" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3B =  C2A16683C29CA8CCC2C77D54C2CC0266C2DC6F8BC2E86129C301876AC30766AB" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3C =  C1EC3D1CC214D893C2C887FBC28256BCC2E985FFC2E11CA7C2E7F576C2E4372D" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3D =  C214767BC237562CC1CF1212C2072768C08B09CCC21E88DEC167BD1AC21663E9" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3E =  C3166467C30FF0D7C3126A00C320872CC30A533FC317A9DBC2267482C2A7E7E4" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3F =  C28F5B91C2A081F3C2C52AA4C2C65DAFC2DFA669C2DD7DBCC3046931C3087CBB" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "SRVAL =  000000000" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "WRITE_MODE =  READ_FIRST" for instance <RAMB16_S36_inst1> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT =  000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_00 =  C20A4D2BC1B87D56C27DBF16C29671C2C2BFD08FC2B84D87C2A50801C2B32F02" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_01 =  C23C9EBFC161D35CC17D12FDC1A16E2BC1B365D4C109E7A7C1A58FD8C19B5188" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_02 =  C2EEF709C2DF0E82C30378C8C303EF61C3054FC0C2D5C727C2DBB3BBC1CE6AC8" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_03 =  C2460449C25F80F1C283D26DC286A46CC28F5B17C2B1EC95C2D6553EC2E6B1FD" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_04 =  C227FF58C2A2D886C2AE8454C2DF91C4C2D8A7ADC2E47519C2E184BDC2DC0F60" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_05 =  C20E6FE4C2844042C1F15170C22F2BCAC237C58EC2448A20C23BA876C27C025B" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_06 =  C305D929C31796D4C319DE0DC31971D3C3146230C31F56B7C2A73B63C2F15E13" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_07 =  C283228AC2933AD1C28CEB85C2854F60C2CDDF42C2B94994C2F1CE26C300F237" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_08 =  C2E4436CC2D84386C2FDB76CC2EF878BC2EEA63BC2E836D7C2D1143DC2CDA36F" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_09 =  C2DD9EFAC2243C91C247CA49C250BF28C26634D9C235673CC2B590A4C283F5D3" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0A =  C305A6ADC305356EC30DCD3AC3141E9EC314814FC305C3E8C314D9E5C2A5D3A8" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0B =  C247A2B9C2085697C1D3A210C239B56DC2470DA5C2B8A185C2E4A155C2E6B1FD" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0C =  C2D08499C3064C08C2FFCBDEC3073515C2E329CFC2F248C0C2D9AF54C2BC1AB8" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0D =  C2572AEFC2C9DA2DC260E13FC28D0191C27D26BAC2C4CE46C2C0E145C3025238" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0E =  C2F30AF6C3078FF1C3153059C3147C93C31219D8C321E74DC2F9B066C3147D18" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_0F =  C19E6A39C1A87939C1A5E0CDC19EBF0DC29189F9C2735B51C2DF1F53C2E0B061" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_10 =  C2F89F28C3008F7BC2FE8D27C2EE82F8C2DC67A2C2D979A8C2BD5552C2BB625D" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_11 =  C2FF6EE0C29577DAC2CCE5E9C2A26F6EC2E9C69CC2D6AE36C307E9DEC2F483D2" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_12 =  C2EA8947C2F7317AC30245DCC308062CC30A850BC310271FC321EFD3C2F4A6B3" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_13 =  C1AB00604000D18C3F8A2AFAC1CA258AC1D8543FC26F9A37C2A2E8B0C2DC68E2" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_14 =  C2F6031EC2FAD167C2FE5724C2EC0E51C2E21FFCC2D16B96C2BC9310C2A90B1B" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_15 =  C2C2CCAEC3091D1EC2BB6C26C303EC77C3002839C300B36AC308C799C303A0CF" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_16 =  C2EA9F48C2F8E899C2FE3C9FC3025F67C30C334EC31677E4C30CC18AC30F1DE4" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_17 =  C0CFDA6BC18018AAC100B6A6C03EDBF2C22312A7C2243FB3C2C78742C2A721F9" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_18 =  C2F5F547C2DD5437C2DBA9FBC2DBBF93C2CCCECCC2C74AEAC2B392ABC2ABFD8C" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_19 =  C3089B10C2FD8B6AC30AEF89C3062530C2FEE3D4C3056414C30080ABC2FFDF06" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1A =  C2C409F4C2CE49E5C2F8871FC3013AF1C2FA1F8CC2F30AE5C308AA36C2FF0A9A" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1B =  C20B91DEC13B173AC112EFAFC155D730C1AB0A56C200F7DCC2425A67C2B4C186" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1C =  C2E97EC5C2ED9DF5C2D8CE68C2DB9069C2BE8590C2C55A4EC2AF832EC2B1154A" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1D =  C2F1835DC30BC15CC304C4AAC30DE924C2FC1A05C2FCD12DC302D9BCC3076A74" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1E =  C2CBACB8C2D68459C2ED4372C2F416FFC2F90ED5C30C4E3CC302B874C308C2F0" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_1F =  C185B163C1F27A56C183F057C15100ABC18CA655C1ADDD82C28219C9C22E807E" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "SRVAL =  000000000" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
    Set user-defined property "WRITE_MODE =  READ_FIRST" for instance <RAMB16_S36_inst2> in unit <mem_ramb16_s36_x2>.
Entity <mem_ramb16_s36_x2> analyzed. Unit <mem_ramb16_s36_x2> generated.

Analyzing generic Entity <address_generator> in library <work> (Architecture <behavioral>).
	ADDRESS1 = 12
	PIXELS = 3072
Entity <address_generator> analyzed. Unit <address_generator> generated.

Analyzing Entity <VGA_timing_synch> in library <work> (Architecture <behavioral>).
Entity <VGA_timing_synch> analyzed. Unit <VGA_timing_synch> generated.

Analyzing module <streamScaler> in library <work>.
	BUFFER_SIZE = 32'sb00000000000000000000000000000100
	BUFFER_SIZE_WIDTH = 32'sb00000000000000000000000000000011
	CHANNELS = 32'sb00000000000000000000000000000001
	COEFF_WIDTH = 32'sb00000000000000000000000000001001
	DATA_WIDTH = 32'sb00000000000000000000000000001001
	DISCARD_CNT_WIDTH = 32'sb00000000000000000000000000000001
	FRACTION_BITS = 32'sb00000000000000000000000000001000
	INPUT_X_RES_WIDTH = 32'sb00000000000000000000000000000101
	INPUT_Y_RES_WIDTH = 32'sb00000000000000000000000000000101
	OUTPUT_X_RES_WIDTH = 32'sb00000000000000000000000000000110
	OUTPUT_Y_RES_WIDTH = 32'sb00000000000000000000000000000110
	RS_READ_LINE = 32'sb00000000000000000000000000000001
	RS_START = 32'sb00000000000000000000000000000000
	SCALE_BITS = 32'sb00000000000000000000000000010010
	SCALE_FRAC_BITS = 32'sb00000000000000000000000000001110
	SCALE_INT_BITS = 32'sb00000000000000000000000000000100
	WS_DISCARD = 32'sb00000000000000000000000000000001
	WS_DONE = 32'sb00000000000000000000000000000011
	WS_READ = 32'sb00000000000000000000000000000010
	WS_START = 32'sb00000000000000000000000000000000
"scaler.v" line 338: $display : DATA_WIDTH =          9
"scaler.v" line 339: $display : CEOFF_WIDTH =          9
"scaler.v" line 340: $display : CHANNELS =          1
"scaler.v" line 341: $display :         17
WARNING:Xst:2323 - "scaler.v" line 342: Parameter 2 is not constant in call of system task $display.
"scaler.v" line 342: $display : xScale = 
WARNING:Xst:2323 - "scaler.v" line 343: Parameter 2 is not constant in call of system task $display.
"scaler.v" line 343: $display : yScale = 
Module <streamScaler> is correct for synthesis.
 
Analyzing module <ramFifo> in library <work>.
	ADDRESS_WIDTH = 32'sb00000000000000000000000000000101
	BUFFER_SIZE = 32'sb00000000000000000000000000000100
	BUFFER_SIZE_WIDTH = 32'sb00000000000000000000000000000011
	DATA_WIDTH = 32'sb00000000000000000000000000001001
Module <ramFifo> is correct for synthesis.
 
Analyzing module <ramDualPort> in library <work>.
	ADDRESS_WIDTH = 32'sb00000000000000000000000000000101
	DATA_WIDTH = 32'sb00000000000000000000000000001001
Module <ramDualPort> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/kedziorno/mlx90640_fpga/address_generator.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk25                     (rising_edge)        |
    | Reset              | state$and0000             (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <address>.
    Found 12-bit up counter for signal <addr>.
    Found 12-bit register for signal <addr1>.
    Found 12-bit adder for signal <addr1$addsub0000> created at line 121.
    Found 6-bit register for signal <count1>.
    Found 6-bit adder for signal <count1$addsub0000> created at line 135.
    Found 1-bit register for signal <penable>.
    Found 4-bit register for signal <rows>.
    Found 4-bit adder for signal <rows$addsub0000> created at line 150.
    Found 12-bit register for signal <va>.
    Found 8-bit register for signal <w8>.
    Found 8-bit adder for signal <w8$addsub0000> created at line 142.
    Found 8-bit up counter for signal <w81>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <address_generator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/kedziorno/mlx90640_fpga/vga_timing.vhd".
WARNING:Xst:1780 - Signal <display_flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator lessequal for signal <activeArea1$cmp_le0000> created at line 447.
    Found 10-bit comparator lessequal for signal <activeArea1$cmp_le0001> created at line 447.
    Found 1-bit register for signal <h>.
    Found 10-bit comparator greatequal for signal <h$cmp_ge0000> created at line 452.
    Found 10-bit comparator lessequal for signal <h$cmp_le0000> created at line 452.
    Found 10-bit up counter for signal <hPos>.
    Found 1-bit register for signal <v>.
    Found 10-bit comparator greatequal for signal <v$cmp_ge0000> created at line 464.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 464.
    Found 1-bit register for signal <videoOn>.
    Found 10-bit comparator greater for signal <videoOn$cmp_gt0000> created at line 535.
    Found 10-bit comparator greater for signal <videoOn$cmp_gt0001> created at line 535.
    Found 10-bit up counter for signal <vPos>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <VGA_timing_synch> synthesized.


Synthesizing Unit <ramDualPort>.
    Related source file is "scaler.v".
    Found 32x9-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 9-bit register for signal <qA>.
    Found 9-bit register for signal <qB>.
    Summary:
	inferred   1 RAM(s).
	inferred  18 D-type flip-flop(s).
Unit <ramDualPort> synthesized.


Synthesizing Unit <mem_ramb16_s36_x2>.
    Related source file is "/home/user/workspace/kedziorno/mlx90640_fpga/mem_ramb16_s36_x2.vhd".
WARNING:Xst:1780 - Signal <DOR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DOPR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <DO>.
    Found 1-bit register for signal <EN1>.
    Found 1-bit register for signal <EN2>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <mem_ramb16_s36_x2> synthesized.


Synthesizing Unit <ramFifo>.
    Related source file is "scaler.v".
WARNING:Xst:653 - Signal <ramDataOutB<15:9>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
WARNING:Xst:653 - Signal <ramDataOutB<7:5>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
WARNING:Xst:653 - Signal <ramDataOutB<3>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
WARNING:Xst:653 - Signal <ramDataOutB<0>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
WARNING:Xst:653 - Signal <ramDataOutA<15:9>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
WARNING:Xst:653 - Signal <ramDataOutA<7:5>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
WARNING:Xst:653 - Signal <ramDataOutA<3>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
WARNING:Xst:653 - Signal <ramDataOutA<0>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
    Found 9-bit 16-to-1 multiplexer for signal <readData00>.
    Found 9-bit 16-to-1 multiplexer for signal <readData01>.
    Found 9-bit 16-to-1 multiplexer for signal <readData10>.
    Found 9-bit 16-to-1 multiplexer for signal <readData11>.
    Found 3-bit register for signal <fillCount>.
    Found 3-bit addsub for signal <fillCount$mux0000>.
    Found 4-bit register for signal <readSelect>.
    Found 4-bit register for signal <writeSelect>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  36 Multiplexer(s).
Unit <ramFifo> synthesized.


Synthesizing Unit <tfm_mock>.
    Related source file is "/home/user/workspace/kedziorno/mlx90640_fpga/tfm_mock.vhd".
WARNING:Xst:647 - Input <i2c_mem_douta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <o_rdy>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tfm_mock> synthesized.


Synthesizing Unit <streamScaler>.
    Related source file is "scaler.v".
WARNING:Xst:647 - Input <outputYRes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <leftOffset<19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <yScaleAmount<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <xScaleAmount<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
!!! ADJUST CONCAT SIZE AFTER UNARY MULT OPT !!!
!!! ADJUST CONCAT SIZE AFTER UNARY MULT OPT !!!
    Found 1-bit register for signal <dOutValid>.
    Found 9-bit register for signal <dOut>.
    Found 3-bit subtractor for signal <$sub0000> created at line 499.
    Found 5-bit adder carry out for signal <add0000$addsub0000> created at line 191.
    Found 5-bit adder carry out for signal <add0001$addsub0000> created at line 513.
    Found 6-bit adder carry out for signal <add0002$addsub0000> created at line 216.
    Found 6-bit adder carry out for signal <add0003$addsub0000> created at line 243.
    Found 1-bit register for signal <advanceRead1>.
    Found 6-bit comparator not equal for signal <advanceRead1$cmp_ne0000> created at line 191.
    Found 1-bit register for signal <advanceRead2>.
    Found 6-bit comparator lessequal for signal <advanceRead2$cmp_le0000> created at line 197.
    Found 9-bit register for signal <coeff00>.
    Found 9-bit register for signal <coeff01>.
    Found 9-bit register for signal <coeff10>.
    Found 9-bit register for signal <coeff11>.
    Found 20-bit adder for signal <coeff11$add0000> created at line 318.
    Found 9x9-bit multiplier for signal <coeff11$mult0000> created at line 318.
    Found 1-bit register for signal <discardCountReg<0>>.
    Found 1-bit subtractor for signal <discardCountReg_0$addsub0000> created at line 498.
    Found 1-bit register for signal <discardInput>.
    Found 6-bit comparator equal for signal <discardInput$cmp_eq0000> created at line 513.
    Found 6-bit comparator equal for signal <discardInput$cmp_eq0001> created at line 513.
    Found 18-bit adder for signal <dOut$add0000> created at line 388.
    Found 18-bit adder for signal <dOut$addsub0000> created at line 388.
    Found 18-bit adder for signal <dOut$addsub0001> created at line 388.
    Found 1-bit register for signal <dOutValid_1>.
    Found 1-bit register for signal <dOutValid_2>.
    Found 1-bit register for signal <dOutValid_3>.
    Found 1-bit register for signal <dOutValidInt>.
    Found 6-bit comparator equal for signal <dOutValidInt$cmp_eq0000> created at line 191.
    Found 3-bit comparator greatequal for signal <dOutValidInt$cmp_ge0000> created at line 231.
    Found 6-bit comparator greater for signal <dOutValidInt$cmp_gt0000> created at line 197.
    Found 3-bit comparator less for signal <dOutValidInt$cmp_lt0000> created at line 194.
    Found 3-bit comparator less for signal <dOutValidInt$cmp_lt0001> created at line 200.
    Found 1-bit register for signal <enableNextDin>.
    Found 1-bit register for signal <forceRead>.
    Found 1-bit register for signal <getNextPlusOne>.
    Found 1-bit register for signal <lineSwitchOutputDisable>.
    Found 4-bit comparator less for signal <nextDin$cmp_lt0000> created at line 558.
    Found 6-bit up counter for signal <outputColumn>.
    Found 6-bit up counter for signal <outputLine>.
    Found 21-bit adder for signal <preCoeff00$add0000> created at line 290.
    Found 10x10-bit multiplier for signal <preCoeff00$mult0000> created at line 290.
    Found 10-bit adder for signal <preCoeff00$sub0000> created at line 290.
    Found 10-bit adder for signal <preCoeff00$sub0001> created at line 290.
    Found 21-bit adder for signal <preCoeff01$add0000> created at line 291.
    Found 10x10-bit multiplier for signal <preCoeff01$mult0000> created at line 291.
    Found 21-bit adder for signal <preCoeff10$add0000> created at line 292.
    Found 10x10-bit multiplier for signal <preCoeff10$mult0000> created at line 292.
    Found 18-bit register for signal <product00>.
    Found 9x9-bit multiplier for signal <product00$mult0000> created at line 379.
    Found 18-bit register for signal <product01>.
    Found 9x9-bit multiplier for signal <product01$mult0000> created at line 380.
    Found 18-bit register for signal <product10>.
    Found 9x9-bit multiplier for signal <product10$mult0000> created at line 381.
    Found 18-bit register for signal <product11>.
    Found 9x9-bit multiplier for signal <product11$mult0000> created at line 382.
    Found 9-bit register for signal <readData00Reg>.
    Found 9-bit register for signal <readData01Reg>.
    Found 9-bit register for signal <readData10Reg>.
    Found 9-bit register for signal <readData11Reg>.
    Found 1-bit register for signal <readState>.
    Found 1-bit register for signal <readyForRead>.
    Found 5-bit up counter for signal <writeColCount>.
    Found 5-bit register for signal <writeNextPlusOne>.
    Found 5-bit adder for signal <writeNextPlusOne$add0000> created at line 427.
    Found 5-bit comparator less for signal <writeNextPlusOne$cmp_lt0000> created at line 423.
    Found 5-bit register for signal <writeNextValidLine>.
    Found 6-bit up counter for signal <writeOutputLine>.
    Found 5-bit comparator greatequal for signal <writeOutputLine$cmp_ge0000> created at line 423.
    Found 5-bit up counter for signal <writeRowCount>.
    Found 2-bit register for signal <writeState>.
    Found 9-bit register for signal <xBlend>.
    Found 19-bit register for signal <xScaleAmount>.
    Found 19-bit register for signal <yScaleAmount>.
    Found 19-bit register for signal <yScaleAmountNext>.
    Summary:
	inferred   5 Counter(s).
	inferred 241 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
	inferred   8 Multiplier(s).
	inferred  12 Comparator(s).
Unit <streamScaler> synthesized.


Synthesizing Unit <test1>.
    Related source file is "/home/user/workspace/kedziorno/mlx90640_fpga/test1.vhd".
WARNING:Xst:1780 - Signal <streamScaler_start_dout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdata<23:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdata<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdata<7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <VGA_timing_synch_blank> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <dualmem2_wea<0>> equivalent to <dualmem2_ena> has been removed
    Register <float2fixedond> equivalent to <float2fixedce> has been removed
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | i_clock                   (rising_edge)        |
    | Reset              | i_reset                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <agclk>.
    Found 12-bit up counter for signal <douti>.
    Found 12-bit register for signal <dualmem2_addra>.
    Found 9-bit register for signal <dualmem2_dina>.
    Found 1-bit register for signal <dualmem2_ena>.
    Found 10-bit register for signal <dualmem_addra>.
    Found 9-bit register for signal <dualmem_dina>.
    Found 1-bit register for signal <dualmem_ena>.
    Found 1-bit register for signal <dualmem_enb>.
    Found 1-bit register for signal <dualmem_wea<0>>.
    Found 1-bit register for signal <fl2fi_rdy>.
    Found 1-bit register for signal <fl2fi_run>.
    Found 4-bit up counter for signal <fl2fi_wait>.
    Found 32-bit register for signal <float2fixeda>.
    Found 1-bit register for signal <float2fixedce>.
    Found 1-bit register for signal <float2fixedsclr>.
    Found 10-bit register for signal <i>.
    Found 10-bit adder for signal <i$addsub0000> created at line 439.
    Found 9-bit up counter for signal <i0>.
    Found 1-bit register for signal <state1<0>>.
    Found 1-bit register for signal <state2<0>>.
    Found 10-bit up counter for signal <streamScaler_ag>.
    Found 9-bit register for signal <streamScaler_dIn>.
    Found 1-bit register for signal <streamScaler_dInValid>.
    Found 1-bit register for signal <streamScaler_nextDout>.
    Found 9-bit comparator greatequal for signal <streamScaler_nextDout$cmp_ge0000> created at line 772.
    Found 1-bit register for signal <streamScaler_start>.
    Found 10-bit register for signal <test_fixed_melexis_addr>.
    Found 1-bit register for signal <test_fixed_melexis_run>.
    Found 9-bit register for signal <tout>.
    Found 1-bit register for signal <vgaclk25>.
    Found 1-bit register for signal <vmax<0>>.
    Found 5-bit up counter for signal <vmax0>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred 127 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <test1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x9-bit dual-port RAM                                : 4
# Multipliers                                          : 8
 10x10-bit multiplier                                  : 3
 9x9-bit multiplier                                    : 5
# Adders/Subtractors                                   : 23
 1-bit subtractor                                      : 1
 10-bit adder                                          : 3
 12-bit adder                                          : 1
 18-bit adder                                          : 3
 20-bit adder                                          : 1
 21-bit adder                                          : 3
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 5-bit adder carry out                                 : 2
 6-bit adder                                           : 1
 6-bit adder carry out                                 : 2
 8-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 3
 12-bit up counter                                     : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 3
 6-bit up counter                                      : 3
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 86
 1-bit register                                        : 40
 10-bit register                                       : 3
 12-bit register                                       : 4
 18-bit register                                       : 4
 19-bit register                                       : 3
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
 5-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 22
# Comparators                                          : 21
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
 3-bit comparator greatequal                           : 1
 3-bit comparator less                                 : 2
 4-bit comparator less                                 : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 6-bit comparator equal                                : 3
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 6-bit comparator not equal                            : 1
 9-bit comparator greatequal                           : 1
# Multiplexers                                         : 5
 32-bit 4-to-1 multiplexer                             : 1
 9-bit 16-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000010000
 0101  | 00000100000
 0110  | 00001000000
 0111  | 00010000000
 1000  | 00100000000
 1001  | 01000000000
 1010  | 10000000000
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ag_inst/state/FSM> on signal <state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000
 000010 | 001
 000100 | 010
 000110 | 110
 001010 | 011
--------------------
Reading core <ipcore_dir/tb_i2c_mem.ngc>.
Reading core <ipcore_dir/float2fixed.ngc>.
Reading core <ipcore_dir/dualmem.ngc>.
Reading core <ipcore_dir/dualmem2.ngc>.
Loading core <tb_i2c_mem> for timing and area information for instance <inst_tb_i2c_mem>.
Loading core <float2fixed> for timing and area information for instance <inst_float2fixed>.
Loading core <dualmem> for timing and area information for instance <dualmem_inst>.
Loading core <dualmem2> for timing and area information for instance <dualmem_inst2>.
INFO:Xst:2261 - The FF/Latch <yScaleAmountNext_7> in Unit <inst_streamScaler> is equivalent to the following 11 FFs/Latches, which will be removed : <yScaleAmountNext_8> <yScaleAmountNext_9> <yScaleAmountNext_10> <yScaleAmountNext_11> <yScaleAmountNext_12> <yScaleAmountNext_13> <yScaleAmountNext_14> <yScaleAmountNext_15> <yScaleAmountNext_16> <yScaleAmountNext_17> <yScaleAmountNext_18> 
INFO:Xst:2261 - The FF/Latch <writeNextValidLine_0> in Unit <inst_streamScaler> is equivalent to the following 4 FFs/Latches, which will be removed : <writeNextValidLine_1> <writeNextValidLine_2> <writeNextValidLine_3> <writeNextValidLine_4> 
WARNING:Xst:1426 - The value init of the FF/Latch state1_0 hinder the constant cleaning in the block test1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <writeNextValidLine_0> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmountNext_7> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xBlend_8> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_18> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_17> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_16> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_15> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_14> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_13> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_12> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_11> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_10> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_9> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_7> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_8> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_9> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_10> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_11> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_12> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_13> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_14> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_15> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_16> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_17> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_18> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_7> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <yScaleAmount_8> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_1> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_2> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_3> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_4> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_5> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_6> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_7> (without init value) has a constant value of 0 in block <inst_streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <xScaleAmount_0> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <xScaleAmount_1> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <xScaleAmount_2> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <xScaleAmount_3> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <xScaleAmount_4> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <xScaleAmount_5> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_0> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_1> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_2> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_3> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_4> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_5> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_0> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_1> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_2> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_3> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_4> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_5> of sequential type is unconnected in block <inst_streamScaler>.
WARNING:Xst:2404 -  FFs/Latches <yScaleAmountNext<18:7>> (without init value) have a constant value of 0 in block <streamScaler>.
WARNING:Xst:2404 -  FFs/Latches <writeNextValidLine<4:0>> (without init value) have a constant value of 0 in block <streamScaler>.
WARNING:Xst:2404 -  FFs/Latches <xBlend<8:8>> (without init value) have a constant value of 0 in block <streamScaler>.

Synthesizing (advanced) Unit <ramDualPort>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qA> <qB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 9-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <weA>           | high     |
    |     addrA          | connected to signal <addrA>         |          |
    |     diA            | connected to signal <dataA>         |          |
    |     doA            | connected to signal <qA>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 9-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <weB>           | high     |
    |     addrB          | connected to signal <addrB>         |          |
    |     diB            | connected to signal <dataB>         |          |
    |     doB            | connected to signal <qB>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ramDualPort> synthesized (advanced).

Synthesizing (advanced) Unit <ramFifo>.
The following registers are absorbed into accumulator <fillCount>: 1 register on signal <fillCount>.
Unit <ramFifo> synthesized (advanced).
WARNING:Xst:2677 - Node <xScaleAmount_0> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <xScaleAmount_1> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <xScaleAmount_2> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <xScaleAmount_3> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <xScaleAmount_4> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <xScaleAmount_5> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_0> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_1> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_2> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_3> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_4> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmount_5> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_0> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_1> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_2> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_3> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_4> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <yScaleAmountNext_5> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <product00_17> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <product10_17> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <product01_17> of sequential type is unconnected in block <streamScaler>.
WARNING:Xst:2677 - Node <product11_17> of sequential type is unconnected in block <streamScaler>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 4
 32x9-bit dual-port block RAM                          : 4
# Multipliers                                          : 8
 10x10-bit multiplier                                  : 1
 10x9-bit multiplier                                   : 1
 9x10-bit multiplier                                   : 1
 9x9-bit multiplier                                    : 5
# Adders/Subtractors                                   : 22
 1-bit subtractor                                      : 1
 10-bit adder                                          : 3
 12-bit adder                                          : 1
 17-bit adder                                          : 7
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 5-bit adder carry out                                 : 2
 6-bit adder                                           : 1
 6-bit adder carry out                                 : 2
 8-bit adder                                           : 1
# Counters                                             : 13
 10-bit up counter                                     : 3
 12-bit up counter                                     : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 3
 6-bit up counter                                      : 2
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 3-bit updown accumulator                              : 1
# Registers                                            : 403
 Flip-Flops                                            : 403
# Comparators                                          : 21
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
 3-bit comparator greatequal                           : 1
 3-bit comparator less                                 : 2
 4-bit comparator less                                 : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 6-bit comparator equal                                : 3
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 6-bit comparator not equal                            : 1
 9-bit comparator greatequal                           : 1
# Multiplexers                                         : 5
 32-bit 4-to-1 multiplexer                             : 1
 9-bit 16-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <yScaleAmount_18> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_17> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_16> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_15> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_14> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_13> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_12> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_11> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_10> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_9> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_8> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <yScaleAmount_7> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_7> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_8> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_9> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_10> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_11> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_12> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_13> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_14> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_15> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_16> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_17> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xScaleAmount_18> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_1> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_2> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_3> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_4> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_5> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_6> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_7> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch state1_0 hinder the constant cleaning in the block test1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <writeNextPlusOne_2> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeNextPlusOne_0> (without init value) has a constant value of 1 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeNextPlusOne_1> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeNextPlusOne_3> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <writeNextPlusOne_4> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff11_8> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff11_7> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff11_6> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff11_5> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff11_4> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff11_3> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff11_2> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff11_1> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff11_0> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_8> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_7> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_6> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_5> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_4> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_3> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_2> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff10_8> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff10_7> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff10_6> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff10_5> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff10_4> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff10_3> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff10_2> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <getNextPlusOne> is unconnected in block <streamScaler>.
INFO:Xst:1901 - Instance RAMB16_S36_inst1 in unit mem_ramb16_s36_x2 of type RAMB16_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance RAMB16_S36_inst2 in unit mem_ramb16_s36_x2 of type RAMB16_S36 has been replaced by RAMB16
INFO:Xst:2261 - The FF/Latch <advanceRead1> in Unit <streamScaler> is equivalent to the following FF/Latch, which will be removed : <advanceRead2> 

Optimizing unit <test1> ...

Optimizing unit <address_generator> ...

Optimizing unit <VGA_timing_synch> ...

Optimizing unit <mem_ramb16_s36_x2> ...

Optimizing unit <ramFifo> ...

Optimizing unit <streamScaler> ...
WARNING:Xst:1710 - FF/Latch <xScaleAmount_6> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff10_1> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_0> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_1> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_0> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xScaleAmount_6> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff10_1> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_0> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <coeff01_1> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xBlend_0> (without init value) has a constant value of 0 in block <streamScaler>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test1, actual ratio is 3.

Final Macro Processing ...

Processing Unit <test1> :
	Found 4-bit shift register for signal <inst_streamScaler/dOutValid>.
Unit <test1> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 452
 Flip-Flops                                            : 452
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test1.ngr
Top Level Output File Name         : test1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 1393
#      GND                         : 5
#      INV                         : 30
#      LUT1                        : 80
#      LUT2                        : 126
#      LUT2_L                      : 5
#      LUT3                        : 196
#      LUT3_L                      : 21
#      LUT4                        : 475
#      LUT4_D                      : 12
#      LUT4_L                      : 9
#      MUXCY                       : 170
#      MUXF5                       : 112
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 147
# FlipFlops/Latches                : 572
#      FD                          : 1
#      FDC                         : 136
#      FDCE                        : 37
#      FDE                         : 181
#      FDPE                        : 2
#      FDR                         : 89
#      FDRE                        : 116
#      FDRS                        : 3
#      FDRSE                       : 4
#      FDS                         : 2
#      FDSE                        : 1
# RAMS                             : 11
#      RAMB16                      : 11
# Shift Registers                  : 5
#      SRL16                       : 1
#      SRL16E                      : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 1
#      OBUF                        : 30
# DSPs                             : 5
#      DSP48                       : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx35ff668-10 

 Number of Slices:                      543  out of  15360     3%  
 Number of Slice Flip Flops:            572  out of  30720     1%  
 Number of 4 input LUTs:                959  out of  30720     3%  
    Number used as logic:               954
    Number used as Shift registers:       5
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    448     7%  
 Number of FIFO16/RAMB16s:               11  out of    192     5%  
    Number used as RAMB16s:              11
 Number of GCLKs:                         2  out of     32     6%  
 Number of DSP48s:                        5  out of    192     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                 | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
i_clock                            | BUFGP                                                                                                                                 | 486   |
inst_tb_i2c_mem/N1                 | NONE(inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP)| 2     |
agclk                              | NONE(dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0)                          | 15    |
vgaclk251                          | BUFG                                                                                                                                  | 89    |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                       | Buffer(FF name)                                                                                                                         | Load  |
---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
i_reset                                                              | IBUF                                                                                                                                    | 129   |
inst_streamScaler/asyn_rst_start(inst_streamScaler/asyn_rst_start1:O)| NONE(inst_streamScaler/advanceRead1)                                                                                                    | 46    |
dualmem_inst2/N1(dualmem_inst2/XST_GND:G)                            | NONE(dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP)| 8     |
inst_tb_i2c_mem/N1(inst_tb_i2c_mem/XST_GND:G)                        | NONE(inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP)  | 8     |
dualmem_inst/N1(dualmem_inst/XST_GND:G)                              | NONE(dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP) | 2     |
---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 8.114ns (Maximum Frequency: 123.249MHz)
   Minimum input arrival time before clock: 5.837ns
   Maximum output required time after clock: 12.852ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 8.114ns (frequency: 123.249MHz)
  Total number of paths / destination ports: 48750 / 979
-------------------------------------------------------------------------
Delay:               8.114ns (Levels of Logic = 20)
  Source:            inst_streamScaler/yScaleAmount_6 (FF)
  Destination:       inst_streamScaler/coeff00_8 (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff00_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.360   0.500  inst_streamScaler/yScaleAmount_6 (inst_streamScaler/yScaleAmount_6)
     INV:I->O              1   0.358   0.360  inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>11_INV_0 (inst_streamScaler/Madd_preCoeff00_sub0000_cy<2>)
     DSP48:B8->P0          1   4.402   0.360  inst_streamScaler/Mmult_preCoeff00_mult0000 (inst_streamScaler/preCoeff00_mult0000<0>)
     INV:I->O              1   0.358   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<0>_INV_0 (inst_streamScaler/Madd_preCoeff00_add0000_Madd_lut<0>)
     MUXCY:S->O            1   0.366   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<0> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<0>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<14> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<14>)
     MUXCY:CI->O           0   0.044   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<15> (inst_streamScaler/Madd_preCoeff00_add0000_Madd_cy<15>)
     XORCY:CI->O           1   0.360   0.000  inst_streamScaler/Madd_preCoeff00_add0000_Madd_xor<16> (inst_streamScaler/preCoeff00<8>)
     FDC:D                     0.022          inst_streamScaler/coeff00_8
    ----------------------------------------
    Total                      8.114ns (6.893ns logic, 1.220ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vgaclk251'
  Clock period: 7.975ns (frequency: 125.397MHz)
  Total number of paths / destination ports: 2198 / 151
-------------------------------------------------------------------------
Delay:               7.975ns (Levels of Logic = 9)
  Source:            vts_inst/hPos_0 (FF)
  Destination:       vts_inst/videoOn (FF)
  Source Clock:      vgaclk251 rising
  Destination Clock: vgaclk251 rising

  Data Path: vts_inst/hPos_0 to vts_inst/videoOn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.360   0.778  vts_inst/hPos_0 (vts_inst/hPos_0)
     LUT4:I0->O            1   0.195   0.523  vts_inst/videoOn_or0000181_SW0 (N144)
     LUT4_D:I3->O          2   0.195   0.602  vts_inst/videoOn_or0000181 (vts_inst/videoOn_or0000_bdd36)
     LUT4:I2->O            4   0.195   0.537  vts_inst/videoOn_or000019 (vts_inst/videoOn_or0000_bdd32)
     LUT4:I3->O            1   0.195   0.000  vts_inst/videoOn_or0000261_F (N156)
     MUXF5:I0->O           2   0.382   0.602  vts_inst/videoOn_or0000261 (vts_inst/videoOn_or0000_bdd12)
     LUT3:I1->O            1   0.195   0.523  vts_inst/videoOn_or0000190 (vts_inst/videoOn_or0000190)
     LUT4_L:I3->LO         1   0.195   0.163  vts_inst/videoOn_or00001142_SW0 (N133)
     LUT4:I3->O            1   0.195   0.523  vts_inst/videoOn_or00001142 (vts_inst/videoOn_or00001142)
     LUT4:I3->O            1   0.195   0.360  vts_inst/videoOn_or00001310 (vts_inst/videoOn_or0000)
     FDR:R                     1.062          vts_inst/videoOn
    ----------------------------------------
    Total                      7.975ns (3.364ns logic, 4.611ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'agclk'
  Clock period: 4.747ns (frequency: 210.639MHz)
  Total number of paths / destination ports: 222 / 24
-------------------------------------------------------------------------
Delay:               4.747ns (Levels of Logic = 4)
  Source:            ag_inst/addr_9 (FF)
  Destination:       ag_inst/addr_11 (FF)
  Source Clock:      agclk rising
  Destination Clock: agclk rising

  Data Path: ag_inst/addr_9 to ag_inst/addr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.360   0.755  ag_inst/addr_9 (ag_inst/addr_9)
     LUT4:I0->O            1   0.195   0.585  ag_inst/addr_or000023 (ag_inst/addr_or000023)
     LUT4:I2->O            1   0.195   0.523  ag_inst/addr_or000034_SW0 (N214)
     LUT4_L:I3->LO         1   0.195   0.163  ag_inst/addr_or000034 (ag_inst/addr_or000034)
     LUT3:I2->O           12   0.195   0.520  ag_inst/addr_or000043 (ag_inst/addr_or0000)
     FDRE:R                    1.062          ag_inst/addr_0
    ----------------------------------------
    Total                      4.747ns (2.202ns logic, 2.545ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 190 / 180
-------------------------------------------------------------------------
Offset:              5.074ns (Levels of Logic = 3)
  Source:            i_reset (PAD)
  Destination:       streamScaler_ag_0 (FF)
  Destination Clock: i_clock rising

  Data Path: i_reset to streamScaler_ag_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           262   0.965   1.990  i_reset_IBUF (i_reset_IBUF)
     LUT4:I3->O            1   0.195   0.000  streamScaler_ag_or0000381 (streamScaler_ag_or000038)
     MUXF5:I1->O          10   0.374   0.488  streamScaler_ag_or000038_f5 (streamScaler_ag_or0000)
     FDRE:R                    1.062          streamScaler_ag_0
    ----------------------------------------
    Total                      5.074ns (2.596ns logic, 2.478ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vgaclk251'
  Total number of paths / destination ports: 120 / 97
-------------------------------------------------------------------------
Offset:              5.837ns (Levels of Logic = 4)
  Source:            i_reset (PAD)
  Destination:       vts_inst/videoOn (FF)
  Destination Clock: vgaclk251 rising

  Data Path: i_reset to vts_inst/videoOn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           262   0.965   1.990  i_reset_IBUF (i_reset_IBUF)
     LUT4:I3->O            1   0.195   0.000  vts_inst/videoOn_or00001162 (vts_inst/videoOn_or00001162)
     MUXF5:I0->O           1   0.382   0.688  vts_inst/videoOn_or0000116_f5 (vts_inst/videoOn_or0000116)
     LUT4:I1->O            1   0.195   0.360  vts_inst/videoOn_or00001310 (vts_inst/videoOn_or0000)
     FDR:R                     1.062          vts_inst/videoOn
    ----------------------------------------
    Total                      5.837ns (2.799ns logic, 3.038ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'agclk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.897ns (Levels of Logic = 2)
  Source:            i_reset (PAD)
  Destination:       ag_inst/addr_11 (FF)
  Destination Clock: agclk rising

  Data Path: i_reset to ag_inst/addr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           262   0.965   2.155  i_reset_IBUF (i_reset_IBUF)
     LUT3:I0->O           12   0.195   0.520  ag_inst/addr_or000043 (ag_inst/addr_or0000)
     FDRE:R                    1.062          ag_inst/addr_0
    ----------------------------------------
    Total                      4.897ns (2.222ns logic, 2.675ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.694ns (Levels of Logic = 1)
  Source:            vgaclk25 (FF)
  Destination:       vga_clock (PAD)
  Source Clock:      i_clock rising

  Data Path: vgaclk25 to vga_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.360   0.377  vgaclk25 (vgaclk251)
     OBUF:I->O                 3.957          vga_clock_OBUF (vga_clock)
    ----------------------------------------
    Total                      4.694ns (4.317ns logic, 0.377ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vgaclk251'
  Total number of paths / destination ports: 1322 / 18
-------------------------------------------------------------------------
Offset:              11.786ns (Levels of Logic = 10)
  Source:            vts_inst/hPos_6 (FF)
  Destination:       vga_b<5> (PAD)
  Source Clock:      vgaclk251 rising

  Data Path: vts_inst/hPos_6 to vga_b<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.360   0.974  vts_inst/hPos_6 (vts_inst/hPos_6)
     LUT4:I0->O            1   0.195   0.585  vts_inst/activeArea1371 (vts_inst/activeArea1371)
     LUT4:I2->O            2   0.195   0.540  vts_inst/activeArea1316 (vts_inst/activeArea1_bdd7)
     LUT4:I3->O            1   0.195   0.688  vts_inst/activeArea182 (vts_inst/activeArea182)
     LUT4:I1->O            1   0.195   0.000  vts_inst/activeArea1144_G (N309)
     MUXF5:I1->O           5   0.374   0.546  vts_inst/activeArea1144 (vts_inst/activeArea1144)
     LUT3:I2->O           20   0.195   0.974  vts_inst/activeArea1193 (vga_blankn_OBUF)
     LUT3:I0->O            1   0.195   0.000  vga_b<5>12191 (vga_b<5>12191)
     MUXF5:I1->O           1   0.374   0.688  vga_b<5>1219_f5 (vga_b<5>1219)
     LUT3:I0->O            1   0.195   0.360  vga_b<5>1233 (vga_b_5_OBUF)
     OBUF:I->O                 3.957          vga_b_5_OBUF (vga_b<5>)
    ----------------------------------------
    Total                     11.786ns (6.430ns logic, 5.356ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'agclk'
  Total number of paths / destination ports: 2103 / 15
-------------------------------------------------------------------------
Offset:              12.852ns (Levels of Logic = 10)
  Source:            dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:       vga_b<4> (PAD)
  Source Clock:      agclk rising

  Data Path: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to vga_b<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB1     1   2.100   0.585  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<1>)
     LUT3:I1->O           36   0.195   1.168  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux21 (doutb<1>)
     end scope: 'dualmem_inst2'
     LUT2:I0->O            4   0.195   0.537  vga_b<3>91 (vga_b<3>_bdd17)
     LUT4:I3->O            2   0.195   0.602  vga_b<4>31 (vga_b<4>_bdd5)
     LUT2:I0->O            1   0.195   0.000  vga_b<4>11042 (vga_b<4>11042)
     MUXF5:I0->O           1   0.382   0.688  vga_b<4>1104_f5 (vga_b<4>1104)
     LUT3:I0->O            1   0.195   0.523  vga_b<4>1110 (vga_b<4>1110)
     LUT4:I3->O            1   0.195   0.585  vga_b<4>1157 (vga_b<4>1157)
     LUT4:I2->O            1   0.195   0.360  vga_b<4>1331 (vga_b_4_OBUF)
     OBUF:I->O                 3.957          vga_b_4_OBUF (vga_b<4>)
    ----------------------------------------
    Total                     12.852ns (7.804ns logic, 5.048ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 39.31 secs
 
--> 


Total memory usage is 604468 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  189 (   0 filtered)
Number of infos    :    9 (   0 filtered)

