Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.srcs/sources_1/ipshared/xilinx.com/xup_inv_v1_0/c7c39646/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_xup_inv_0_1/sim/design_1_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.srcs/sources_1/ipshared/xilinx.com/xup_and2_v1_0/06e46591/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_xup_and2_0_1/sim/design_1_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_xup_and2_0_2/sim/design_1_xup_and2_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_and2_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_xup_inv_0_2/sim/design_1_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.srcs/sources_1/ipshared/xilinx.com/xup_or2_v1_0/2f899ac2/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.srcs/sources_1/bd/design_1/ip/design_1_xup_or2_0_1/sim/design_1_xup_or2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_or2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.srcs/sources_1/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_sources/tutorial/tutorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XILINX/homework/2014_2_artix7_labs/tutorial/tutorial.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
