// vcu128: Xcos block definition, PyQt6-mask pattern. Hand-written
// (not gen_sci_block.py) -- every xps_library Platforms-group board
// config block (xps_xsg_*_conf_mask.m) is a pure design-wide settings
// marker with mask parameters but no signal path at all: confirmed by
// grepping every xps_xsg_*_conf_mask.m in this session for
// reuse_block/add_block/delete_lines/clean_blocks -- zero hits across
// all 21 boards. Per casper_xps_from_simulink/SKILL.md's "zero ports"
// case: model.in/model.out are simply never set, and the 'set' job's
// update function only ever refreshes graphics, never port topology.
function [x, y, typ] = vcu128(job, arg1, arg2)
    x=[];y=[];typ=[];
    select job
    case 'set' then
        x = arg1;
        export_exprs_to_tmpdir(x);
        bconfig = run_mask(x);
        x = update_exprs_from_tmpdir(x);
        x = vcu128_refresh(x, bconfig);
    case 'define' then
        tag = 'vcu128';
        model = scicos_model();
        model.sim = list(tag, 4);
        model.blocktype = 'c';
        model.label = tag;
        model.rpar = [];
        gr_i = [];
        exprs = [];
        x=standard_define([6 4.8],model,exprs,gr_i)
        x.graphics.style = 'shape=rectangle;fillColor=yellow';
        x = init_exprs(x);
        debug_info('vcu128 block loaded...')
    end
endfunction

function [x] = vcu128_refresh(obj, bconfigfn)
    // zero-port block -- nothing to resize/rewire, just keep the fill
    // style consistent (mirrors every other casper_xps block's 'set' path).
    x = obj;
    graphics = x.graphics;
    graphics.style = 'shape=rectangle;fillColor=yellow';
    x.graphics = graphics;
endfunction
