// Seed: 2143004609
module module_0 (
    input supply1 id_0,
    output tri0 id_1
);
  assign id_1 = -1;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_7 = 0;
  wire [-1 : -1] id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd22
) (
    output wor   id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  uwire _id_3,
    input  tri   id_4
);
  wire [~  1 'b0 -  -1 'b0 &&  1 : -1] id_6[1 : id_3];
  module_0 modCall_1 (
      id_4,
      id_0
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    output wire id_4,
    input tri id_5,
    input tri1 id_6,
    input uwire id_7,
    input wire id_8,
    output wire id_9
);
  assign id_4 = id_8;
  assign id_9 = -1;
  assign id_9 = 1;
  id_11 :
  assert property (@(posedge -1) id_6)
  else;
endmodule
