Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Sun Sep  3 19:34:06 2023
| Host              : DESKTOP-MCBJ7EB running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file RFSoC_Main_blk_wrapper_clock_utilization_routed.rpt
| Design            : RFSoC_Main_blk_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.28 07-24-2020
| Temperature Grade : E
| Design State      : Routed
---------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Clock Region Cell Placement per Global Clock: Region X1Y0
11. Clock Region Cell Placement per Global Clock: Region X2Y0
12. Clock Region Cell Placement per Global Clock: Region X3Y0
13. Clock Region Cell Placement per Global Clock: Region X4Y0
14. Clock Region Cell Placement per Global Clock: Region X5Y0
15. Clock Region Cell Placement per Global Clock: Region X1Y1
16. Clock Region Cell Placement per Global Clock: Region X2Y1
17. Clock Region Cell Placement per Global Clock: Region X3Y1
18. Clock Region Cell Placement per Global Clock: Region X4Y1
19. Clock Region Cell Placement per Global Clock: Region X5Y1
20. Clock Region Cell Placement per Global Clock: Region X1Y2
21. Clock Region Cell Placement per Global Clock: Region X2Y2
22. Clock Region Cell Placement per Global Clock: Region X3Y2
23. Clock Region Cell Placement per Global Clock: Region X4Y2
24. Clock Region Cell Placement per Global Clock: Region X5Y2
25. Clock Region Cell Placement per Global Clock: Region X0Y3
26. Clock Region Cell Placement per Global Clock: Region X1Y3
27. Clock Region Cell Placement per Global Clock: Region X2Y3
28. Clock Region Cell Placement per Global Clock: Region X3Y3
29. Clock Region Cell Placement per Global Clock: Region X4Y3
30. Clock Region Cell Placement per Global Clock: Region X5Y3
31. Clock Region Cell Placement per Global Clock: Region X0Y4
32. Clock Region Cell Placement per Global Clock: Region X1Y4
33. Clock Region Cell Placement per Global Clock: Region X2Y4
34. Clock Region Cell Placement per Global Clock: Region X3Y4
35. Clock Region Cell Placement per Global Clock: Region X4Y4
36. Clock Region Cell Placement per Global Clock: Region X5Y4
37. Clock Region Cell Placement per Global Clock: Region X0Y5
38. Clock Region Cell Placement per Global Clock: Region X1Y5
39. Clock Region Cell Placement per Global Clock: Region X2Y5
40. Clock Region Cell Placement per Global Clock: Region X3Y5
41. Clock Region Cell Placement per Global Clock: Region X4Y5
42. Clock Region Cell Placement per Global Clock: Region X5Y5

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    1 |       216 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        64 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       312 |   0 |            0 |      0 |
| MMCM       |    0 |         8 |   0 |            0 |      0 |
| PLL        |    0 |        16 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+---------------------------------------------------------------------------------------+------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                                                                            | Net                                                        |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+---------------------------------------------------------------------------------------+------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y58 | X1Y2         | X2Y2 |                   |                34 |       10832 |               0 |       10.000 | clk_pl_0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O               | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y26  | X4Y1         | X4Y1 | n/a               |                26 |           0 |            3331 |          n/a | n/a      | RFSoC_Main_blk_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+---------------------------------------------------------------------------------------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                                 | Net                                                                   |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]    | None       | PS8_X0Y0     | X0Y0         |           1 |               0 |              10.000 | clk_pl_0     | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                     | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]          |
| src1      | g1        | FDRE/Q          | None       | SLICE_X33Y87 | X1Y1         |           1 |               0 |                     |              | RFSoC_Main_blk_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     2 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     2 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     2 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |     1 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      2 |      24 |   2162 |   15360 |     12 |    4320 |     36 |      48 |      0 |       0 |     41 |     120 |      0 |       0 |      0 |       0 |
| X2Y0              |      2 |      24 |    476 |   22080 |      0 |    4800 |     38 |      48 |      0 |       0 |     19 |      96 |      0 |       0 |      0 |       0 |
| X3Y0              |      2 |      24 |     51 |   19200 |      0 |    5280 |     32 |      48 |      0 |       0 |     31 |      96 |      0 |       0 |      0 |       0 |
| X4Y0              |      2 |      24 |     72 |   15360 |      0 |    4320 |     46 |      48 |      0 |       0 |      3 |     120 |      0 |       0 |      0 |       0 |
| X5Y0              |      2 |      24 |     88 |   21120 |      0 |    5280 |     44 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      2 |      24 |    954 |   15360 |     27 |    4320 |     48 |      48 |      0 |       0 |     15 |     120 |      0 |       0 |      0 |       0 |
| X2Y1              |      2 |      24 |    437 |   22080 |      0 |    4800 |     36 |      48 |      0 |       0 |     12 |      96 |      0 |       0 |      0 |       0 |
| X3Y1              |      2 |      24 |    328 |   19200 |      0 |    5280 |     10 |      48 |      0 |       0 |     10 |      96 |      0 |       0 |      0 |       0 |
| X4Y1              |      2 |      24 |     63 |   15360 |      0 |    4320 |     48 |      48 |      0 |       0 |      6 |     120 |      0 |       0 |      0 |       0 |
| X5Y1              |      2 |      24 |     84 |   21120 |      0 |    5280 |     40 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      2 |      24 |    107 |   15360 |      7 |    4320 |     48 |      48 |      0 |       0 |     57 |     120 |      0 |       0 |      0 |       0 |
| X2Y2              |      2 |      24 |    365 |   22080 |      0 |    4800 |     38 |      48 |      0 |       0 |     12 |      96 |      0 |       0 |      0 |       0 |
| X3Y2              |      2 |      24 |    189 |   19200 |      0 |    5280 |     24 |      48 |      0 |       0 |     36 |      96 |      0 |       0 |      0 |       0 |
| X4Y2              |      2 |      24 |     97 |   15360 |      0 |    4320 |     48 |      48 |      0 |       0 |     11 |     120 |      0 |       0 |      0 |       0 |
| X5Y2              |      2 |      24 |   2430 |   21120 |      0 |    5280 |     32 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y3              |      2 |      24 |     46 |   20160 |      0 |    3840 |     26 |      48 |      0 |      16 |     25 |      48 |      0 |       4 |      0 |       1 |
| X1Y3              |      2 |      24 |     63 |   16320 |      0 |    4800 |     48 |      48 |      0 |       0 |     29 |     120 |      0 |       0 |      0 |       0 |
| X2Y3              |      2 |      24 |    220 |   22080 |      0 |    4800 |     32 |      48 |      0 |       0 |      9 |      96 |      0 |       0 |      0 |       0 |
| X3Y3              |      2 |      24 |    186 |   19200 |      0 |    5280 |     28 |      48 |      0 |       0 |     31 |      96 |      0 |       0 |      0 |       0 |
| X4Y3              |      2 |      24 |    114 |   15360 |      0 |    4320 |     44 |      48 |      0 |       0 |     14 |     120 |      0 |       0 |      0 |       0 |
| X5Y3              |      2 |      24 |     52 |   21120 |      0 |    5280 |     26 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y4              |      2 |      24 |    101 |   20160 |      0 |    3840 |     38 |      48 |      0 |      16 |     13 |      48 |      0 |       4 |      0 |       1 |
| X1Y4              |      2 |      24 |    222 |   16320 |      0 |    4800 |     48 |      48 |      0 |       0 |     16 |     120 |      0 |       0 |      0 |       0 |
| X2Y4              |      2 |      24 |    356 |   22080 |      0 |    4800 |     32 |      48 |      0 |       0 |     12 |      96 |      0 |       0 |      0 |       0 |
| X3Y4              |      2 |      24 |     91 |   19200 |      0 |    5280 |     28 |      48 |      0 |       0 |     14 |      96 |      0 |       0 |      0 |       0 |
| X4Y4              |      2 |      24 |     75 |   15360 |      0 |    4320 |     32 |      48 |      0 |       0 |      2 |     120 |      0 |       0 |      0 |       0 |
| X5Y4              |      2 |      24 |     12 |   21120 |      0 |    5280 |      4 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y5              |      1 |      24 |      0 |   20160 |      0 |    3840 |      2 |      48 |      0 |      16 |     13 |      48 |      0 |       4 |      0 |       1 |
| X1Y5              |      1 |      24 |     14 |   16320 |      0 |    4800 |     28 |      48 |      0 |       0 |     35 |     120 |      0 |       0 |      0 |       0 |
| X2Y5              |      1 |      24 |     14 |   22080 |      0 |    4800 |     24 |      48 |      0 |       0 |     25 |      96 |      0 |       0 |      0 |       0 |
| X3Y5              |      1 |      24 |      7 |   19200 |      0 |    5280 |     14 |      48 |      0 |       0 |     26 |      96 |      0 |       0 |      0 |       0 |
| X4Y5              |      1 |      24 |      0 |   15360 |      0 |    4320 |      2 |      48 |      0 |       0 |      3 |     120 |      0 |       0 |      0 |       0 |
| X5Y5              |      1 |      24 |      0 |   21120 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y6              |      0 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   16320 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   22080 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y6              |      0 |      24 |      0 |   15360 |      0 |    4320 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   20160 |      0 |    3840 |      0 |      48 |      0 |      16 |      0 |      48 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   16320 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y7              |      0 |      24 |      0 |   22080 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y7              |      0 |      24 |      0 |   19200 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       0 |      0 |       0 |
| X4Y7              |      0 |      24 |      0 |   15360 |      0 |    4320 |      0 |      48 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X5Y7              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 | X4 | X5 |
+----+----+----+----+----+----+----+
| Y7 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y4 |  2 |  2 |  2 |  2 |  2 |  2 |
| Y3 |  2 |  2 |  2 |  2 |  2 |  2 |
| Y2 |  0 |  2 |  2 |  2 |  2 |  2 |
| Y1 |  0 |  2 |  2 |  2 |  2 |  2 |
| Y0 |  0 |  2 |  2 |  2 |  2 |  2 |
+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                             |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
| g0        | BUFG_PS/O       | X1Y2              | clk_pl_0 |      10.000 | {0.000 5.000} | X2Y2     |       10561 |        0 |              0 |        0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+----------+---------+------+------+-------+-----------------------+
|    | X0   | X1       | X2      | X3   | X4   | X5    | HORIZONTAL PROG DELAY |
+----+------+----------+---------+------+------+-------+-----------------------+
| Y7 |    0 |        0 |       0 |    0 |    0 |     0 |                     0 |
| Y6 |    0 |        0 |       0 |    0 |    0 |     0 |                     0 |
| Y5 |   14 |       63 |      51 |   40 |    4 |     1 |                     0 |
| Y4 |  133 |      262 |     384 |  119 |   93 |    15 |                     1 |
| Y3 |   84 |      116 |     245 |  231 |  150 |    66 |                     2 |
| Y2 |    0 |  (D) 195 | (R) 396 |  237 |  132 |  2447 |                     2 |
| Y1 |    0 |     1020 |     467 |  343 |   93 |   105 |                     1 |
| Y0 |    1 |     2233 |     514 |   98 |   98 |   111 |                     0 |
+----+------+----------+---------+------+------+-------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g1        | BUFGCE/O        | X4Y1              |       |             |               | X4Y1     |        3331 |        0 |              0 |        0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+------+------+-----+------------+------+-----------------------+
|    | X0  | X1   | X2   | X3  | X4         | X5   | HORIZONTAL PROG DELAY |
+----+-----+------+------+-----+------------+------+-----------------------+
| Y7 |   0 |    0 |    0 |   0 |          0 |    0 |                     0 |
| Y6 |   0 |    0 |    0 |   0 |          0 |    0 |                     0 |
| Y5 |   0 |    0 |    0 |   0 |          0 |    0 |                     0 |
| Y4 |  56 |   17 |  112 |  20 |         40 |    8 |                     0 |
| Y3 |  32 |   45 |  111 |   0 |         68 |   48 |                     0 |
| Y2 |   0 |   68 |  226 |  11 |         60 |  868 |                     0 |
| Y1 |   0 |  160 |  141 |  22 | (R) (D) 40 |   84 |                     0 |
| Y0 |   0 |  653 |  241 |  40 |         72 |   88 |                     0 |
+----+-----+------+------+-----+------------+------+-----------------------+


10. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        2233 |               0 | 2162 |     12 |   18 |    0 |  41 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             653 |  653 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         514 |               0 | 476 |      0 |   19 |    0 |  19 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             241 | 241 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          98 |               0 | 51 |      0 |   16 |    0 |  31 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              40 | 40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          98 |               0 | 72 |      0 |   23 |    0 |   3 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              72 | 72 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         111 |               0 | 88 |      0 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              88 | 88 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


15. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        1020 |               0 | 954 |     27 |   24 |    0 |  15 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             160 | 160 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


16. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         467 |               0 | 437 |      0 |   18 |    0 |  12 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             141 | 141 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


17. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         343 |               0 | 328 |      0 |    5 |    0 |  10 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              22 |  22 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


18. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          93 |               0 | 63 |      0 |   24 |    0 |   6 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              40 | 40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


19. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         105 |               0 | 84 |      0 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              84 | 84 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


20. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         195 |               0 | 107 |      7 |   24 |    0 |  57 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              68 |  68 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         396 |               0 | 365 |      0 |   19 |    0 |  12 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             226 | 226 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


22. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         237 |               0 | 189 |      0 |   12 |    0 |  36 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              11 |  11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         132 |               0 | 97 |      0 |   24 |    0 |  11 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              60 | 60 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |        2447 |               0 | 2430 |      0 |   16 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             868 |  868 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          84 |               0 | 46 |      0 |   13 |    0 |  25 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              32 | 32 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         116 |               0 | 63 |      0 |   24 |    0 |  29 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              45 | 45 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         245 |               0 | 220 |      0 |   16 |    0 |   9 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             111 | 111 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


28. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         231 |               0 | 186 |      0 |   14 |    0 |  31 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1+       | 2     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


29. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         150 |               0 | 114 |      0 |   22 |    0 |  14 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              68 |  68 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          66 |               0 | 52 |      0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              48 | 48 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         133 |               0 | 101 |      0 |   19 |    0 |  13 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              56 |  56 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         262 |               0 | 222 |      0 |   24 |    0 |  16 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              17 |  16 |      0 |    0 |    0 |   1 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         384 |               0 | 356 |      0 |   16 |    0 |  12 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |             112 | 112 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |         119 |               0 | 91 |      0 |   14 |    0 |  14 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              20 | 20 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          93 |               0 | 75 |      0 |   16 |    0 |   2 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |              40 | 40 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          15 |               0 | 12 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 2     | BUFGCE/O        | None       |           0 |               8 |  8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          14 |               0 |  0 |      0 |    1 |    0 |  13 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          63 |               0 | 14 |      0 |   14 |    0 |  35 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          51 |               0 | 14 |      0 |   12 |    0 |  25 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |          40 |               0 |  7 |      0 |    7 |    0 |  26 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |           4 |               0 |  0 |      0 |    1 |    0 |   3 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
| g0        | 10    | BUFG_PS/O       | None       |           1 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


