$date
	Sat Oct 22 23:58:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#755042
b11010 &
b11010 %
1$
b11010 !
1"
#755043
0"
#755046
b1101 &
b1101 %
#755050
b101000 &
b101000 %
#755054
b10100 &
b10100 %
#755058
b1010 &
b1010 %
#755062
b101 &
b101 %
#755066
b10000 &
b10000 %
#755070
b1000 &
b1000 %
#755074
b100 &
b100 %
#755078
b10 &
b10 %
#755082
b1 &
b1 %
1#
#755086
b0 &
0#
b0 %
0$
#1713841
b10000 !
1"
#1713842
b10000 &
b10000 %
1$
#1713843
0"
#1713846
b1000 &
b1000 %
#1713850
b100 &
b100 %
#1713854
b10 &
b10 %
#1713858
b1 &
b1 %
1#
#1713862
b0 &
0#
b0 %
0$
#2715765
b11100 !
1"
#2715766
b11100 &
b11100 %
1$
#2715767
0"
#2715770
b1110 &
b1110 %
#2715774
b111 &
b111 %
#2715778
b10110 &
b10110 %
#2715782
b1011 &
b1011 %
#2715786
b100010 &
b100010 %
#2715790
b10001 &
b10001 %
#2715794
b110100 &
b110100 %
#2715798
b11010 &
b11010 %
#2715802
b1101 &
b1101 %
#2715806
b101000 &
b101000 %
#2715810
b10100 &
b10100 %
#2715814
b1010 &
b1010 %
#2715818
b101 &
b101 %
#2715822
b10000 &
b10000 %
#2715826
b1000 &
b1000 %
#2715830
b100 &
b100 %
#2715834
b10 &
b10 %
#2715838
b1 &
1#
b1 %
#2715842
b0 &
b0 %
0#
0$
#4500012
