#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

/* Definitions for bus frequencies */
#define XPAR_CPU_M_AXI_DP_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/


/* Definitions for peripheral MB_UC */
#define XPAR_MB_UC_ADDR_SIZE 32
#define XPAR_MB_UC_ADDR_TAG_BITS 15
#define XPAR_MB_UC_ALLOW_DCACHE_WR 1
#define XPAR_MB_UC_ALLOW_ICACHE_WR 1
#define XPAR_MB_UC_AREA_OPTIMIZED 0
#define XPAR_MB_UC_ASYNC_INTERRUPT 1
#define XPAR_MB_UC_ASYNC_WAKEUP 3
#define XPAR_MB_UC_AVOID_PRIMITIVES 0
#define XPAR_MB_UC_BASE_VECTORS 0x0000000000000000
#define XPAR_MB_UC_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MB_UC_CACHE_BYTE_SIZE 16384
#define XPAR_MB_UC_DADDR_SIZE 32
#define XPAR_MB_UC_DATA_SIZE 32
#define XPAR_MB_UC_DCACHE_ADDR_TAG 15
#define XPAR_MB_UC_DCACHE_ALWAYS_USED 1
#define XPAR_MB_UC_DCACHE_BASEADDR 0x80000000
#define XPAR_MB_UC_DCACHE_BYTE_SIZE 16384
#define XPAR_MB_UC_DCACHE_DATA_WIDTH 0
#define XPAR_MB_UC_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MB_UC_DCACHE_HIGHADDR 0x9FFFFFFF
#define XPAR_MB_UC_DCACHE_LINE_LEN 4
#define XPAR_MB_UC_DCACHE_USE_WRITEBACK 0
#define XPAR_MB_UC_DCACHE_VICTIMS 0
#define XPAR_MB_UC_DC_AXI_MON 0
#define XPAR_MB_UC_DEBUG_COUNTER_WIDTH 32
#define XPAR_MB_UC_DEBUG_ENABLED 1
#define XPAR_MB_UC_DEBUG_EVENT_COUNTERS 5
#define XPAR_MB_UC_DEBUG_EXTERNAL_TRACE 0
#define XPAR_MB_UC_DEBUG_INTERFACE 0
#define XPAR_MB_UC_DEBUG_LATENCY_COUNTERS 1
#define XPAR_MB_UC_DEBUG_PROFILE_SIZE 0
#define XPAR_MB_UC_DEBUG_TRACE_ASYNC_RESET 0
#define XPAR_MB_UC_DEBUG_TRACE_SIZE 8192
#define XPAR_MB_UC_DIV_ZERO_EXCEPTION 0
#define XPAR_MB_UC_DP_AXI_MON 0
#define XPAR_MB_UC_DYNAMIC_BUS_SIZING 0
#define XPAR_MB_UC_D_AXI 1
#define XPAR_MB_UC_D_LMB 1
#define XPAR_MB_UC_D_LMB_MON 0
#define XPAR_MB_UC_ECC_USE_CE_EXCEPTION 0
#define XPAR_MB_UC_EDGE_IS_POSITIVE 1
#define XPAR_MB_UC_ENABLE_DISCRETE_PORTS 0
#define XPAR_MB_UC_ENDIANNESS 1
#define XPAR_MB_UC_FAULT_TOLERANT 0
#define XPAR_MB_UC_FPU_EXCEPTION 0
#define XPAR_MB_UC_FREQ 100000000
#define XPAR_MB_UC_FSL_EXCEPTION 0
#define XPAR_MB_UC_FSL_LINKS 0
#define XPAR_MB_UC_IADDR_SIZE 32
#define XPAR_MB_UC_ICACHE_ALWAYS_USED 1
#define XPAR_MB_UC_ICACHE_BASEADDR 0x80000000
#define XPAR_MB_UC_ICACHE_DATA_WIDTH 0
#define XPAR_MB_UC_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MB_UC_ICACHE_HIGHADDR 0x9FFFFFFF
#define XPAR_MB_UC_ICACHE_LINE_LEN 4
#define XPAR_MB_UC_ICACHE_STREAMS 0
#define XPAR_MB_UC_ICACHE_VICTIMS 0
#define XPAR_MB_UC_IC_AXI_MON 0
#define XPAR_MB_UC_ILL_OPCODE_EXCEPTION 0
#define XPAR_MB_UC_IMPRECISE_EXCEPTIONS 0
#define XPAR_MB_UC_INSTR_SIZE 32
#define XPAR_MB_UC_INTERCONNECT 2
#define XPAR_MB_UC_INTERRUPT_IS_EDGE 0
#define XPAR_MB_UC_INTERRUPT_MON 0
#define XPAR_MB_UC_IP_AXI_MON 0
#define XPAR_MB_UC_I_AXI 0
#define XPAR_MB_UC_I_LMB 1
#define XPAR_MB_UC_I_LMB_MON 0
#define XPAR_MB_UC_LOCKSTEP_MASTER 0
#define XPAR_MB_UC_LOCKSTEP_SELECT 0
#define XPAR_MB_UC_LOCKSTEP_SLAVE 0
#define XPAR_MB_UC_M0_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M1_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M2_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M3_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M4_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M5_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M6_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M7_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M8_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M9_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M10_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M11_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M12_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M13_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M14_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_M15_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_MMU_DTLB_SIZE 4
#define XPAR_MB_UC_MMU_ITLB_SIZE 2
#define XPAR_MB_UC_MMU_PRIVILEGED_INSTR 0
#define XPAR_MB_UC_MMU_TLB_ACCESS 3
#define XPAR_MB_UC_MMU_ZONES 16
#define XPAR_MB_UC_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MB_UC_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MB_UC_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MB_UC_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MB_UC_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MB_UC_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MB_UC_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MB_UC_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MB_UC_M_AXI_DC_USER_SIGNALS 0
#define XPAR_MB_UC_M_AXI_DC_USER_VALUE 31
#define XPAR_MB_UC_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MB_UC_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MB_UC_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MB_UC_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MB_UC_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MB_UC_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MB_UC_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MB_UC_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MB_UC_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MB_UC_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MB_UC_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MB_UC_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MB_UC_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MB_UC_M_AXI_IC_USER_SIGNALS 0
#define XPAR_MB_UC_M_AXI_IC_USER_VALUE 31
#define XPAR_MB_UC_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MB_UC_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MB_UC_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MB_UC_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MB_UC_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MB_UC_NUMBER_OF_PC_BRK 1
#define XPAR_MB_UC_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MB_UC_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MB_UC_NUM_SYNC_FF_CLK 2
#define XPAR_MB_UC_NUM_SYNC_FF_CLK_DEBUG 2
#define XPAR_MB_UC_NUM_SYNC_FF_CLK_IRQ 1
#define XPAR_MB_UC_NUM_SYNC_FF_DBG_CLK 1
#define XPAR_MB_UC_NUM_SYNC_FF_DBG_TRACE_CLK 2
#define XPAR_MB_UC_OPCODE_0X0_ILLEGAL 0
#define XPAR_MB_UC_OPTIMIZATION 0
#define XPAR_MB_UC_PC_WIDTH 32
#define XPAR_MB_UC_PIADDR_SIZE 32
#define XPAR_MB_UC_PVR 0
#define XPAR_MB_UC_PVR_USER1 0x00
#define XPAR_MB_UC_PVR_USER2 0x00000000
#define XPAR_MB_UC_RESET_MSR 0x00000000
#define XPAR_MB_UC_RESET_MSR_BIP 0
#define XPAR_MB_UC_RESET_MSR_DCE 0
#define XPAR_MB_UC_RESET_MSR_EE 0
#define XPAR_MB_UC_RESET_MSR_EIP 0
#define XPAR_MB_UC_RESET_MSR_ICE 0
#define XPAR_MB_UC_RESET_MSR_IE 0
#define XPAR_MB_UC_S0_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S1_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S2_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S3_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S4_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S5_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S6_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S7_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S8_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S9_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S10_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S11_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S12_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S13_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S14_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_S15_AXIS_DATA_WIDTH 32
#define XPAR_MB_UC_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MB_UC_SCO 0
#define XPAR_MB_UC_TRACE 0
#define XPAR_MB_UC_UNALIGNED_EXCEPTIONS 0
#define XPAR_MB_UC_USE_BARREL 0
#define XPAR_MB_UC_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MB_UC_USE_CONFIG_RESET 0
#define XPAR_MB_UC_USE_DCACHE 1
#define XPAR_MB_UC_USE_DIV 0
#define XPAR_MB_UC_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MB_UC_USE_EXT_BRK 0
#define XPAR_MB_UC_USE_EXT_NM_BRK 0
#define XPAR_MB_UC_USE_FPU 0
#define XPAR_MB_UC_USE_HW_MUL 0
#define XPAR_MB_UC_USE_ICACHE 1
#define XPAR_MB_UC_USE_INTERRUPT 2
#define XPAR_MB_UC_USE_MMU 0
#define XPAR_MB_UC_USE_MSR_INSTR 0
#define XPAR_MB_UC_USE_NON_SECURE 0
#define XPAR_MB_UC_USE_PCMP_INSTR 0
#define XPAR_MB_UC_USE_REORDER_INSTR 1
#define XPAR_MB_UC_USE_STACK_PROTECTION 0
#define XPAR_MB_UC_COMPONENT_NAME MB_PL_microblaze_0_0
#define XPAR_MB_UC_EDK_IPTYPE PROCESSOR
#define XPAR_MB_UC_EDK_SPECIAL microblaze
#define XPAR_MB_UC_G_TEMPLATE_LIST 0
#define XPAR_MB_UC_G_USE_EXCEPTIONS 0

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_ADDR_SIZE 32
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 15
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_ASYNC_INTERRUPT 1
#define XPAR_MICROBLAZE_ASYNC_WAKEUP 3
#define XPAR_MICROBLAZE_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_BASE_VECTORS 0x0000000000000000
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 16384
#define XPAR_MICROBLAZE_DADDR_SIZE 32
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 15
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x80000000
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 16384
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x9FFFFFFF
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_DC_AXI_MON 0
#define XPAR_MICROBLAZE_DEBUG_COUNTER_WIDTH 32
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_DEBUG_EVENT_COUNTERS 5
#define XPAR_MICROBLAZE_DEBUG_EXTERNAL_TRACE 0
#define XPAR_MICROBLAZE_DEBUG_INTERFACE 0
#define XPAR_MICROBLAZE_DEBUG_LATENCY_COUNTERS 1
#define XPAR_MICROBLAZE_DEBUG_PROFILE_SIZE 0
#define XPAR_MICROBLAZE_DEBUG_TRACE_ASYNC_RESET 0
#define XPAR_MICROBLAZE_DEBUG_TRACE_SIZE 8192
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_DP_AXI_MON 0
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 0
#define XPAR_MICROBLAZE_D_AXI 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_D_LMB_MON 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_ENABLE_DISCRETE_PORTS 0
#define XPAR_MICROBLAZE_ENDIANNESS 1
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FREQ 100000000
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_IADDR_SIZE 32
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x80000000
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x9FFFFFFF
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_IC_AXI_MON 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_IMPRECISE_EXCEPTIONS 0
#define XPAR_MICROBLAZE_INSTR_SIZE 32
#define XPAR_MICROBLAZE_INTERCONNECT 2
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_INTERRUPT_MON 0
#define XPAR_MICROBLAZE_IP_AXI_MON 0
#define XPAR_MICROBLAZE_I_AXI 0
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_I_LMB_MON 0
#define XPAR_MICROBLAZE_LOCKSTEP_MASTER 0
#define XPAR_MICROBLAZE_LOCKSTEP_SELECT 0
#define XPAR_MICROBLAZE_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_USER_SIGNALS 0
#define XPAR_MICROBLAZE_M_AXI_DC_USER_VALUE 31
#define XPAR_MICROBLAZE_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_USER_SIGNALS 0
#define XPAR_MICROBLAZE_M_AXI_IC_USER_VALUE 31
#define XPAR_MICROBLAZE_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUM_SYNC_FF_CLK 2
#define XPAR_MICROBLAZE_NUM_SYNC_FF_CLK_DEBUG 2
#define XPAR_MICROBLAZE_NUM_SYNC_FF_CLK_IRQ 1
#define XPAR_MICROBLAZE_NUM_SYNC_FF_DBG_CLK 1
#define XPAR_MICROBLAZE_NUM_SYNC_FF_DBG_TRACE_CLK 2
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_PC_WIDTH 32
#define XPAR_MICROBLAZE_PIADDR_SIZE 32
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_RESET_MSR_BIP 0
#define XPAR_MICROBLAZE_RESET_MSR_DCE 0
#define XPAR_MICROBLAZE_RESET_MSR_EE 0
#define XPAR_MICROBLAZE_RESET_MSR_EIP 0
#define XPAR_MICROBLAZE_RESET_MSR_ICE 0
#define XPAR_MICROBLAZE_RESET_MSR_IE 0
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_TRACE 0
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_USE_BARREL 0
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_USE_CONFIG_RESET 0
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_USE_EXT_BRK 0
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 0
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_USE_HW_MUL 0
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_USE_INTERRUPT 2
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_USE_MSR_INSTR 0
#define XPAR_MICROBLAZE_USE_NON_SECURE 0
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 0
#define XPAR_MICROBLAZE_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_COMPONENT_NAME MB_PL_microblaze_0_0
#define XPAR_MICROBLAZE_EDK_IPTYPE PROCESSOR
#define XPAR_MICROBLAZE_EDK_SPECIAL microblaze
#define XPAR_MICROBLAZE_G_TEMPLATE_LIST 0
#define XPAR_MICROBLAZE_G_USE_EXCEPTIONS 0

/******************************************************************/

#define STDIN_BASEADDRESS 0x40600000
#define STDOUT_BASEADDRESS 0x40600000

/******************************************************************/

/* Definitions for driver PMODALS */
#define XPAR_PMODALS_NUM_INSTANCES 1

/* Definitions for peripheral ALS */
#define XPAR_ALS_DEVICE_ID 0
#define XPAR_ALS_AXI_LITE_SPI_BASEADDR 0x00010000
#define XPAR_ALS_AXI_LITE_SPI_HIGHADDR 0x0001FFFF


/******************************************************************/

/* Definitions for driver PMODHYGRO */
#define XPAR_PMODHYGRO_NUM_INSTANCES 1

/* Definitions for peripheral HYGRO */
#define XPAR_HYGRO_DEVICE_ID 0
#define XPAR_HYGRO_AXI_LITE_IIC_BASEADDR 0x44A10000
#define XPAR_HYGRO_AXI_LITE_IIC_HIGHADDR 0x44A1FFFF
#define XPAR_HYGRO_AXI_LITE_TMR_BASEADDR 0x44A00000
#define XPAR_HYGRO_AXI_LITE_TMR_HIGHADDR 0x44A0FFFF


/******************************************************************/

/* Definitions for driver PMODWIFI */
#define XPAR_PMODWIFI_NUM_INSTANCES 1

/* Definitions for peripheral WIFI */
#define XPAR_WIFI_DEVICE_ID 0
#define XPAR_WIFI_AXI_LITE_SPI_BASEADDR 0x44A20000
#define XPAR_WIFI_AXI_LITE_SPI_HIGHADDR 0x44A2FFFF
#define XPAR_WIFI_AXI_LITE_WFCS_BASEADDR 0x44A40000
#define XPAR_WIFI_AXI_LITE_WFCS_HIGHADDR 0x44A4FFFF
#define XPAR_WIFI_AXI_LITE_WFGPIO_BASEADDR 0x44A50000
#define XPAR_WIFI_AXI_LITE_WFGPIO_HIGHADDR 0x44A5FFFF
#define XPAR_WIFI_S_AXI_TIMER_BASEADDR 0x44A30000
#define XPAR_WIFI_S_AXI_TIMER_HIGHADDR 0x44A3FFFF


/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 2U

/* Definitions for peripheral MB_MEM_DLMB_BRAM_IF_CNTLR */
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_DEVICE_ID 0U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_DATA_WIDTH 32U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_ECC 0U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_FAULT_INJECT 0U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_CE_FAILING_REGISTERS 0U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_UE_FAILING_REGISTERS 0U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_ECC_STATUS_REGISTERS 0U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_CE_COUNTER_WIDTH 0U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_ECC_ONOFF_REGISTER 0U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_WRITE_ACCESS 2U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_BASEADDR 0x00000000U
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_HIGHADDR 0x0000FFFFU
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_S_AXI_CTRL_BASEADDR 0xFFFFFFFFU 
#define XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_S_AXI_CTRL_HIGHADDR 0xFFFFFFFFU 


/* Definitions for peripheral MB_MEM_ILMB_BRAM_IF_CNTLR */
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_DEVICE_ID 1U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_DATA_WIDTH 32U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_ECC 0U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_FAULT_INJECT 0U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_CE_FAILING_REGISTERS 0U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_UE_FAILING_REGISTERS 0U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_ECC_STATUS_REGISTERS 0U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_CE_COUNTER_WIDTH 0U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_ECC_ONOFF_REGISTER 0U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_WRITE_ACCESS 2U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_BASEADDR 0x00000000U
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_HIGHADDR 0x0000FFFFU
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_S_AXI_CTRL_BASEADDR 0xFFFFFFFFU 
#define XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_S_AXI_CTRL_HIGHADDR 0xFFFFFFFFU 


/******************************************************************/

/* Canonical definitions for peripheral MB_MEM_DLMB_BRAM_IF_CNTLR */
#define XPAR_BRAM_0_DEVICE_ID XPAR_MB_MEM_DLMB_BRAM_IF_CNTLR_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32U
#define XPAR_BRAM_0_ECC 0U
#define XPAR_BRAM_0_FAULT_INJECT 0U
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0U
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0U
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0U
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0U
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0U
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_BRAM_0_WRITE_ACCESS 2U
#define XPAR_BRAM_0_BASEADDR 0x00000000U
#define XPAR_BRAM_0_HIGHADDR 0x0000FFFFU

/* Canonical definitions for peripheral MB_MEM_ILMB_BRAM_IF_CNTLR */
#define XPAR_BRAM_1_DEVICE_ID XPAR_MB_MEM_ILMB_BRAM_IF_CNTLR_DEVICE_ID
#define XPAR_BRAM_1_DATA_WIDTH 32U
#define XPAR_BRAM_1_ECC 0U
#define XPAR_BRAM_1_FAULT_INJECT 0U
#define XPAR_BRAM_1_CE_FAILING_REGISTERS 0U
#define XPAR_BRAM_1_UE_FAILING_REGISTERS 0U
#define XPAR_BRAM_1_ECC_STATUS_REGISTERS 0U
#define XPAR_BRAM_1_CE_COUNTER_WIDTH 0U
#define XPAR_BRAM_1_ECC_ONOFF_REGISTER 0U
#define XPAR_BRAM_1_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_BRAM_1_WRITE_ACCESS 2U
#define XPAR_BRAM_1_BASEADDR 0x00000000U
#define XPAR_BRAM_1_HIGHADDR 0x0000FFFFU


/******************************************************************/

/* Definitions for driver EMACLITE */
#define XPAR_XEMACLITE_NUM_INSTANCES 1

/* Definitions for peripheral ETHER */
#define XPAR_ETHER_DEVICE_ID 0
#define XPAR_ETHER_BASEADDR 0x40E00000
#define XPAR_ETHER_HIGHADDR 0x40E0FFFF
#define XPAR_ETHER_TX_PING_PONG 1
#define XPAR_ETHER_RX_PING_PONG 1
#define XPAR_ETHER_INCLUDE_MDIO 1
#define XPAR_ETHER_INCLUDE_INTERNAL_LOOPBACK 0


/******************************************************************/

/* Canonical definitions for peripheral ETHER */
#define XPAR_EMACLITE_0_DEVICE_ID XPAR_ETHER_DEVICE_ID
#define XPAR_EMACLITE_0_BASEADDR 0x40E00000
#define XPAR_EMACLITE_0_HIGHADDR 0x40E0FFFF
#define XPAR_EMACLITE_0_TX_PING_PONG 1
#define XPAR_EMACLITE_0_RX_PING_PONG 1
#define XPAR_EMACLITE_0_INCLUDE_MDIO 1
#define XPAR_EMACLITE_0_INCLUDE_INTERNAL_LOOPBACK 0


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 1

/* Definitions for peripheral GPIO0 */
#define XPAR_GPIO0_BASEADDR 0x40000000
#define XPAR_GPIO0_HIGHADDR 0x40000FFF
#define XPAR_GPIO0_DEVICE_ID 0
#define XPAR_GPIO0_INTERRUPT_PRESENT 0
#define XPAR_GPIO0_IS_DUAL 1


/******************************************************************/

/* Canonical definitions for peripheral GPIO0 */
#define XPAR_GPIO_0_BASEADDR 0x40000000
#define XPAR_GPIO_0_HIGHADDR 0x40000FFF
#define XPAR_GPIO_0_DEVICE_ID XPAR_GPIO0_DEVICE_ID
#define XPAR_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_GPIO_0_IS_DUAL 1


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 4
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral INTS */
#define XPAR_INTS_DEVICE_ID 0
#define XPAR_INTS_BASEADDR 0x41200000
#define XPAR_INTS_HIGHADDR 0x4120FFFF
#define XPAR_INTS_KIND_OF_INTR 0xFFFFFFEA
#define XPAR_INTS_HAS_FAST 1
#define XPAR_INTS_IVAR_RESET_VALUE 0x00000010
#define XPAR_INTS_NUM_INTR_INPUTS 4


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x41200000
#define XPAR_INTC_SINGLE_HIGHADDR 0x4120FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_INTS_DEVICE_ID
#define XPAR_INTS_TYPE 0U
#define XPAR_TIMER0_INTERRUPT_MASK 0X000001U
#define XPAR_INTS_TIMER0_INTERRUPT_INTR 0U
#define XPAR_ETHER_IP2INTC_IRPT_MASK 0X000002U
#define XPAR_INTS_ETHER_IP2INTC_IRPT_INTR 1U
#define XPAR_WIFI_WF_INTERRUPT_MASK 0X000004U
#define XPAR_INTS_WIFI_WF_INTERRUPT_INTR 2U
#define XPAR_UART_INTERRUPT_MASK 0X000008U
#define XPAR_INTS_UART_INTERRUPT_INTR 3U

/******************************************************************/

/* Canonical definitions for peripheral INTS */
#define XPAR_INTC_0_DEVICE_ID XPAR_INTS_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x41200000U
#define XPAR_INTC_0_HIGHADDR 0x4120FFFFU
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFFEAU
#define XPAR_INTC_0_HAS_FAST 1U
#define XPAR_INTC_0_IVAR_RESET_VALUE 0x00000010U
#define XPAR_INTC_0_NUM_INTR_INPUTS 4U
#define XPAR_INTC_0_INTC_TYPE 0U

#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_INTS_TIMER0_INTERRUPT_INTR
#define XPAR_INTC_0_EMACLITE_0_VEC_ID XPAR_INTS_ETHER_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_PMODWIFI_0_VEC_ID XPAR_INTS_WIFI_WF_INTERRUPT_INTR
#define XPAR_INTC_0_UARTLITE_0_VEC_ID XPAR_INTS_UART_INTERRUPT_INTR

/******************************************************************/

/* Definitions for driver MIG_7SERIES */
#define XPAR_XMIG7SERIES_NUM_INSTANCES 1U

/* Definitions for peripheral MIG_7 */
#define XPAR_MIG_7_DEVICE_ID 0U
#define XPAR_MIG_7_DDR2_ROW_WIDTH 13U
#define XPAR_MIG_7_DDR2_COL_WIDTH 0U
#define XPAR_MIG_7_DDR2_BANK_WIDTH 3U
#define XPAR_MIG_7_DDR2_DQ_WIDTH 16U


/******************************************************************/


/* Definitions for peripheral MIG_7 */
#define XPAR_MIG_7_BASEADDR 0x80000000
#define XPAR_MIG_7_HIGHADDR 0x9FFFFFFF


/******************************************************************/

/* Canonical definitions for peripheral MIG_7 */
#define XPAR_MIG7SERIES_0_DEVICE_ID XPAR_MIG_7_DEVICE_ID
#define XPAR_MIG7SERIES_0_DDR_ROW_WIDTH 13U
#define XPAR_MIG7SERIES_0_DDR_COL_WIDTH 0U
#define XPAR_MIG7SERIES_0_DDR_BANK_WIDTH 3U
#define XPAR_MIG7SERIES_0_DDR_DQ_WIDTH 16U
#define XPAR_MIG7SERIES_0_BASEADDR 0x80000000U
#define XPAR_MIG7SERIES_0_HIGHADDR 0x9FFFFFFFU


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1U

/* Definitions for peripheral TIMER0 */
#define XPAR_TIMER0_DEVICE_ID 0U
#define XPAR_TIMER0_BASEADDR 0x41C00000U
#define XPAR_TIMER0_HIGHADDR 0x41C0FFFFU
#define XPAR_TIMER0_CLOCK_FREQ_HZ 100000000U


/******************************************************************/

/* Canonical definitions for peripheral TIMER0 */
#define XPAR_TMRCTR_0_DEVICE_ID 0U
#define XPAR_TMRCTR_0_BASEADDR 0x41C00000U
#define XPAR_TMRCTR_0_HIGHADDR 0x41C0FFFFU
#define XPAR_TMRCTR_0_CLOCK_FREQ_HZ XPAR_TIMER0_CLOCK_FREQ_HZ

/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral UART */
#define XPAR_UART_BASEADDR 0x40600000
#define XPAR_UART_HIGHADDR 0x4060FFFF
#define XPAR_UART_DEVICE_ID 0
#define XPAR_UART_BAUDRATE 9600
#define XPAR_UART_USE_PARITY 0
#define XPAR_UART_ODD_PARITY 0
#define XPAR_UART_DATA_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral UART */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_UART_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x40600000
#define XPAR_UARTLITE_0_HIGHADDR 0x4060FFFF
#define XPAR_UARTLITE_0_BAUDRATE 9600
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 8


/******************************************************************/

#endif  /* end of protection macro */
