Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/austin01/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_12 -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_7 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/axi_engine.v" Line 22. Module axi_engine(DATA_WIDTH=512) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/wr_engine.v" Line 22. Module wr_engine(DATA_WIDTH=512) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/rd_engine.v" Line 22. Module rd_engine(DATA_WIDTH=512) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/axi_engine.v" Line 22. Module axi_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/wr_engine.v" Line 22. Module wr_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/rd_engine.v" Line 22. Module rd_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/axi_engine.v" Line 22. Module axi_engine(DATA_WIDTH=512) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/wr_engine.v" Line 22. Module wr_engine(DATA_WIDTH=512) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/rd_engine.v" Line 22. Module rd_engine(DATA_WIDTH=512) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/axi_engine.v" Line 22. Module axi_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/wr_engine.v" Line 22. Module wr_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/austin01/vivado/AXIChecker/AXIChecker.ip_user_files/bd/axi_checker/ipshared/40fd/rd_engine.v" Line 22. Module rd_engine doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_7.fifo_generator_v13_2_7_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="vir...
Compiling module xil_defaultlib.axi_checker_blk_mem_gen_0_0
Compiling module xil_defaultlib.wr_engine(DATA_WIDTH=512)
Compiling module xil_defaultlib.rd_engine(DATA_WIDTH=512)
Compiling module xil_defaultlib.axi_engine(DATA_WIDTH=512)
Compiling module xil_defaultlib.axi_checker_AXI_Engine_1_1
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=33,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=33,C...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_INTERF...
Compiling module xil_defaultlib.axi_checker_axi_vip_1_0
Compiling architecture fifo18e2_v of entity unisim.FIFO18E2 [\FIFO18E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_prim [\builtin_prim(c_din_width=33,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_din_width=33,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=33,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling module xil_defaultlib.axi_checker_fifo_generator_0_2
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="FIRST",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(cascade_order="LAST",c...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_prim [\builtin_prim(c_din_width=64,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_din_width=64,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=64,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling module xil_defaultlib.axi_checker_fifo_generator_0_0
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_prim [\builtin_prim(c_din_width=94,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_prim [\builtin_prim(c_din_width=94,c_d...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.input_blk [\input_blk(c_din_width=94,c_pktf...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.output_blk [\output_blk(c_dout_width=94,c_pk...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_builtin [\fifo_generator_v13_2_7_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_7.fifo_generator_v13_2_7_synth [\fifo_generator_v13_2_7_synth(c_...]
Compiling module xil_defaultlib.axi_checker_fifo_generator_0_1
Compiling module xil_defaultlib.axi_checker_fifo_generator_1_0
Compiling module xil_defaultlib.wr_engine
Compiling module xil_defaultlib.rd_engine
Compiling module xil_defaultlib.axi_engine
Compiling module xil_defaultlib.axi_checker_AXI_Engine_0_2
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=33,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=33,C...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_INTERF...
Compiling module xil_defaultlib.axi_checker_axi_vip_0_0
Compiling module xil_defaultlib.axi_checker
Compiling module xil_defaultlib.axi_checker_wrapper
Compiling module xil_defaultlib.ReductionEngine
Compiling module xil_defaultlib.MPU
Compiling module xil_defaultlib.VMU
Compiling module xil_defaultlib.MGU
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
