

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_115_4'
================================================================
* Date:           Wed Sep 14 20:24:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.224 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_4  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_V_4 = alloca i32 1"   --->   Operation 4 'alloca' 'i_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_real_2taps_V_0_2 = alloca i32 1"   --->   Operation 5 'alloca' 'x_real_2taps_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_2 = alloca i32 1"   --->   Operation 6 'alloca' 'x_real_2taps_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_0_2 = alloca i32 1"   --->   Operation 7 'alloca' 'x_imag_2taps_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'x_imag_2taps_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_V_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_V"   --->   Operation 9 'read' 'i_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_real_2taps_V_0_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_2taps_V_0_1"   --->   Operation 10 'read' 'x_real_2taps_V_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_2taps_V_1_1"   --->   Operation 11 'read' 'x_real_2taps_V_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_0_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_2taps_V_0_1"   --->   Operation 12 'read' 'x_imag_2taps_V_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_2taps_V_1_1"   --->   Operation 13 'read' 'x_imag_2taps_V_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_imag_2taps_V_1_1_read, i22 %x_imag_2taps_V_1_2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_imag_2taps_V_0_1_read, i22 %x_imag_2taps_V_0_2"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_real_2taps_V_1_1_read, i22 %x_real_2taps_V_1_2"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %x_real_2taps_V_0_1_read, i22 %x_real_2taps_V_0_2"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 %i_V_read, i4 %i_V_4"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3860"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_V_16 = load i4 %i_V_4"   --->   Operation 20 'load' 'i_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.72ns)   --->   "%icmp_ln1065 = icmp_eq  i4 %i_V_16, i4 0"   --->   Operation 22 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln1065, void %.split63, void %._crit_edge3861.loopexit.exitStub" [../channel_code/channel_gen.cpp:115]   --->   Operation 23 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_real_2taps_V_0_2_load = load i22 %x_real_2taps_V_0_2" [../channel_code/channel_gen.cpp:116]   --->   Operation 24 'load' 'x_real_2taps_V_0_2_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_2_load_1 = load i22 %x_real_2taps_V_1_2" [../channel_code/channel_gen.cpp:116]   --->   Operation 25 'load' 'x_real_2taps_V_1_2_load_1' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_0_2_load = load i22 %x_imag_2taps_V_0_2" [../channel_code/channel_gen.cpp:117]   --->   Operation 26 'load' 'x_imag_2taps_V_0_2_load' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_2_load_1 = load i22 %x_imag_2taps_V_1_2" [../channel_code/channel_gen.cpp:117]   --->   Operation 27 'load' 'x_imag_2taps_V_1_2_load_1' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../channel_code/channel_gen.cpp:18]   --->   Operation 28 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1526 = trunc i4 %i_V_16"   --->   Operation 29 'trunc' 'trunc_ln1526' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.34ns)   --->   "%select_ln116 = select i1 %trunc_ln1526, i22 %x_real_2taps_V_0_2_load, i22 %x_real_2taps_V_1_2_load_1" [../channel_code/channel_gen.cpp:116]   --->   Operation 30 'select' 'select_ln116' <Predicate = (!icmp_ln1065)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.34ns)   --->   "%select_ln117 = select i1 %trunc_ln1526, i22 %x_imag_2taps_V_0_2_load, i22 %x_imag_2taps_V_1_2_load_1" [../channel_code/channel_gen.cpp:117]   --->   Operation 31 'select' 'select_ln117' <Predicate = (!icmp_ln1065)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%i_V_17 = add i4 %i_V_16, i4 15"   --->   Operation 32 'add' 'i_V_17' <Predicate = (!icmp_ln1065)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln117 = store i22 %select_ln117, i22 %x_imag_2taps_V_1_2" [../channel_code/channel_gen.cpp:117]   --->   Operation 33 'store' 'store_ln117' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln117 = store i22 %select_ln117, i22 %x_imag_2taps_V_0_2" [../channel_code/channel_gen.cpp:117]   --->   Operation 34 'store' 'store_ln117' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln116 = store i22 %select_ln116, i22 %x_real_2taps_V_1_2" [../channel_code/channel_gen.cpp:116]   --->   Operation 35 'store' 'store_ln116' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln116 = store i22 %select_ln116, i22 %x_real_2taps_V_0_2" [../channel_code/channel_gen.cpp:116]   --->   Operation 36 'store' 'store_ln116' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln871 = store i4 %i_V_17, i4 %i_V_4"   --->   Operation 37 'store' 'store_ln871' <Predicate = (!icmp_ln1065)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph3860"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_2_load = load i22 %x_real_2taps_V_1_2"   --->   Operation 39 'load' 'x_real_2taps_V_1_2_load' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_2_load = load i22 %x_imag_2taps_V_1_2"   --->   Operation 40 'load' 'x_imag_2taps_V_1_2_load' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_imag_2taps_V_1_2_out, i22 %x_imag_2taps_V_1_2_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %x_real_2taps_V_1_2_out, i22 %x_real_2taps_V_1_2_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln1065)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('x_imag_2taps_V_1_2') [12]  (0 ns)
	'store' operation ('store_ln0') of variable 'x_imag_2taps_V_1_1_read' on local variable 'x_imag_2taps_V_1_2' [18]  (0.427 ns)

 <State 2>: 1.22ns
The critical path consists of the following:
	'load' operation ('i.V') on local variable 'i.V' [25]  (0 ns)
	'add' operation ('i.V') [38]  (0.797 ns)
	'store' operation ('store_ln871') of variable 'i.V' on local variable 'i.V' [43]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
