`timescale 1ns/1ps
module tb_ttl_74x179;
    logic clk, clr_n, s_l, shift_en, din;
    logic [3:0] p, q, q_n;
    ttl_74x179 dut(.clk(clk), .clr_n(clr_n), .s_l(s_l), .shift_en(shift_en), .din(din), .p(p), .q(q), .q_n(q_n));
    task automatic tick; clk=0; #1; clk=1; #1; clk=0; #1; endtask
    int errors;
    initial begin
        errors = 0;
        clk=0; clr_n=0; s_l=0; shift_en=0; din=0; p=4'h0; #1;
        if (q !== 0) errors++;
        clr_n=1; s_l=1; p=4'hF; tick;
        if (q !== 4'hF || q_n !== 4'h0) errors++;
        if (errors != 0) $fatal(1, "tb_ttl_74x179: %0d errors", errors);
        $display("PASS: tb_ttl_74x179");
        $finish;
    end
endmodule
