Classic Timing Analyzer report for TrafficLightsControl
Fri Oct 09 22:42:27 2020
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.553 ns                         ; crossover1000:crossover|clk_tmp ; test_output                  ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 129.82 MHz ( period = 7.703 ns ) ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[8] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 129.82 MHz ( period = 7.703 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 6.994 ns                ;
; N/A   ; 130.60 MHz ( period = 7.657 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 6.948 ns                ;
; N/A   ; 131.65 MHz ( period = 7.596 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 6.887 ns                ;
; N/A   ; 132.10 MHz ( period = 7.570 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 6.861 ns                ;
; N/A   ; 132.15 MHz ( period = 7.567 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 6.858 ns                ;
; N/A   ; 132.26 MHz ( period = 7.561 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 6.852 ns                ;
; N/A   ; 132.71 MHz ( period = 7.535 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 6.826 ns                ;
; N/A   ; 132.77 MHz ( period = 7.532 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 6.823 ns                ;
; N/A   ; 133.92 MHz ( period = 7.467 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 6.758 ns                ;
; N/A   ; 133.94 MHz ( period = 7.466 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 6.757 ns                ;
; N/A   ; 133.98 MHz ( period = 7.464 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 6.755 ns                ;
; N/A   ; 134.14 MHz ( period = 7.455 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 6.746 ns                ;
; N/A   ; 134.19 MHz ( period = 7.452 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 6.743 ns                ;
; N/A   ; 134.21 MHz ( period = 7.451 ns )               ; crossover1000:crossover|c[8]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 6.742 ns                ;
; N/A   ; 134.68 MHz ( period = 7.425 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 6.716 ns                ;
; N/A   ; 134.79 MHz ( period = 7.419 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 6.710 ns                ;
; N/A   ; 135.26 MHz ( period = 7.393 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 6.684 ns                ;
; N/A   ; 135.32 MHz ( period = 7.390 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 6.681 ns                ;
; N/A   ; 135.32 MHz ( period = 7.390 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 6.681 ns                ;
; N/A   ; 135.48 MHz ( period = 7.381 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 6.672 ns                ;
; N/A   ; 135.96 MHz ( period = 7.355 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 6.646 ns                ;
; N/A   ; 136.02 MHz ( period = 7.352 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 137.97 MHz ( period = 7.248 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 6.539 ns                ;
; N/A   ; 138.24 MHz ( period = 7.234 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 6.525 ns                ;
; N/A   ; 138.29 MHz ( period = 7.231 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 6.522 ns                ;
; N/A   ; 138.70 MHz ( period = 7.210 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 6.501 ns                ;
; N/A   ; 141.06 MHz ( period = 7.089 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 6.380 ns                ;
; N/A   ; 143.72 MHz ( period = 6.958 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 6.249 ns                ;
; N/A   ; 146.24 MHz ( period = 6.838 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 6.129 ns                ;
; N/A   ; 147.21 MHz ( period = 6.793 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 6.084 ns                ;
; N/A   ; 147.47 MHz ( period = 6.781 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 6.072 ns                ;
; N/A   ; 147.97 MHz ( period = 6.758 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 6.049 ns                ;
; N/A   ; 148.48 MHz ( period = 6.735 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[3]    ; clk        ; clk      ; None                        ; None                      ; 6.026 ns                ;
; N/A   ; 149.25 MHz ( period = 6.700 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[3]    ; clk        ; clk      ; None                        ; None                      ; 5.991 ns                ;
; N/A   ; 152.49 MHz ( period = 6.558 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[3]    ; clk        ; clk      ; None                        ; None                      ; 5.849 ns                ;
; N/A   ; 154.04 MHz ( period = 6.492 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 5.783 ns                ;
; N/A   ; 157.13 MHz ( period = 6.364 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[1]    ; clk        ; clk      ; None                        ; None                      ; 5.655 ns                ;
; N/A   ; 162.81 MHz ( period = 6.142 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 5.433 ns                ;
; N/A   ; 163.16 MHz ( period = 6.129 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 5.420 ns                ;
; N/A   ; 168.58 MHz ( period = 5.932 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 5.223 ns                ;
; N/A   ; 169.00 MHz ( period = 5.917 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 5.208 ns                ;
; N/A   ; 169.03 MHz ( period = 5.916 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 5.207 ns                ;
; N/A   ; 169.18 MHz ( period = 5.911 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[7]    ; clk        ; clk      ; None                        ; None                      ; 5.202 ns                ;
; N/A   ; 169.32 MHz ( period = 5.906 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 5.197 ns                ;
; N/A   ; 169.41 MHz ( period = 5.903 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[6]    ; clk        ; clk      ; None                        ; None                      ; 5.194 ns                ;
; N/A   ; 169.66 MHz ( period = 5.894 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 5.185 ns                ;
; N/A   ; 169.75 MHz ( period = 5.891 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 5.182 ns                ;
; N/A   ; 169.78 MHz ( period = 5.890 ns )               ; crossover1000:crossover|c[7]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 5.181 ns                ;
; N/A   ; 170.04 MHz ( period = 5.881 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 5.172 ns                ;
; N/A   ; 170.33 MHz ( period = 5.871 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 5.162 ns                ;
; N/A   ; 171.85 MHz ( period = 5.819 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 5.110 ns                ;
; N/A   ; 172.21 MHz ( period = 5.807 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[5]    ; clk        ; clk      ; None                        ; None                      ; 5.098 ns                ;
; N/A   ; 172.29 MHz ( period = 5.804 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 5.095 ns                ;
; N/A   ; 172.32 MHz ( period = 5.803 ns )               ; crossover1000:crossover|c[6]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 5.094 ns                ;
; N/A   ; 172.98 MHz ( period = 5.781 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 5.072 ns                ;
; N/A   ; 173.49 MHz ( period = 5.764 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[3]    ; clk        ; clk      ; None                        ; None                      ; 5.055 ns                ;
; N/A   ; 175.41 MHz ( period = 5.701 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 4.992 ns                ;
; N/A   ; 175.69 MHz ( period = 5.692 ns )               ; crossover1000:crossover|c[0]    ; crossover1000:crossover|c[0]    ; clk        ; clk      ; None                        ; None                      ; 4.983 ns                ;
; N/A   ; 177.62 MHz ( period = 5.630 ns )               ; crossover1000:crossover|c[1]    ; crossover1000:crossover|c[1]    ; clk        ; clk      ; None                        ; None                      ; 4.921 ns                ;
; N/A   ; 184.16 MHz ( period = 5.430 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[8]    ; clk        ; clk      ; None                        ; None                      ; 4.721 ns                ;
; N/A   ; 194.86 MHz ( period = 5.132 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 4.423 ns                ;
; N/A   ; 195.43 MHz ( period = 5.117 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|c[4]    ; clk        ; clk      ; None                        ; None                      ; 4.408 ns                ;
; N/A   ; 195.47 MHz ( period = 5.116 ns )               ; crossover1000:crossover|c[5]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 4.407 ns                ;
; N/A   ; 217.11 MHz ( period = 4.606 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 3.897 ns                ;
; N/A   ; 232.23 MHz ( period = 4.306 ns )               ; crossover1000:crossover|c[2]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 3.597 ns                ;
; N/A   ; 240.67 MHz ( period = 4.155 ns )               ; crossover1000:crossover|c[4]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 3.446 ns                ;
; N/A   ; 246.31 MHz ( period = 4.060 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|c[2]    ; clk        ; clk      ; None                        ; None                      ; 3.351 ns                ;
; N/A   ; 277.09 MHz ( period = 3.609 ns )               ; crossover1000:crossover|c[3]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 2.900 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; crossover1000:crossover|c[0]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 2.433 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; crossover1000:crossover|c[1]    ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; crossover1000:crossover|clk_tmp ; crossover1000:crossover|clk_tmp ; clk        ; clk      ; None                        ; None                      ; 1.953 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------+
; tco                                                                                            ;
+-------+--------------+------------+---------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------+-------------+------------+
; N/A   ; None         ; 8.553 ns   ; crossover1000:crossover|clk_tmp ; test_output ; clk        ;
+-------+--------------+------------+---------------------------------+-------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Oct 09 22:42:27 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 129.82 MHz between source register "crossover1000:crossover|c[8]" and destination register "crossover1000:crossover|c[8]" (period= 7.703 ns)
    Info: + Longest register to register delay is 6.994 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N9; Fanout = 2; REG Node = 'crossover1000:crossover|c[8]'
        Info: 2: + IC(2.699 ns) + CELL(0.740 ns) = 3.439 ns; Loc. = LC_X9_Y6_N9; Fanout = 7; COMB Node = 'crossover1000:crossover|Equal0~0'
        Info: 3: + IC(2.494 ns) + CELL(1.061 ns) = 6.994 ns; Loc. = LC_X9_Y5_N9; Fanout = 2; REG Node = 'crossover1000:crossover|c[8]'
        Info: Total cell delay = 1.801 ns ( 25.75 % )
        Info: Total interconnect delay = 5.193 ns ( 74.25 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y5_N9; Fanout = 2; REG Node = 'crossover1000:crossover|c[8]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y5_N9; Fanout = 2; REG Node = 'crossover1000:crossover|c[8]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk" to destination pin "test_output" through register "crossover1000:crossover|clk_tmp" is 8.553 ns
    Info: + Longest clock path from clock "clk" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y6_N7; Fanout = 2; REG Node = 'crossover1000:crossover|clk_tmp'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.358 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N7; Fanout = 2; REG Node = 'crossover1000:crossover|clk_tmp'
        Info: 2: + IC(2.036 ns) + CELL(2.322 ns) = 4.358 ns; Loc. = PIN_62; Fanout = 0; PIN Node = 'test_output'
        Info: Total cell delay = 2.322 ns ( 53.28 % )
        Info: Total interconnect delay = 2.036 ns ( 46.72 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4368 megabytes
    Info: Processing ended: Fri Oct 09 22:42:27 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


