
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul16u_pwr_2_202_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul16u_pwr_2_202_mre_00_0000.v) [C](mul16u_pwr_2_202_mre_00_0000.c) |
| mul16u_pwr_2_181_mre_00_0000 | 2.5 | 7 | 76.85546875 | 8.2566e-06 |  [Verilog](mul16u_pwr_2_181_mre_00_0000.v) [C](mul16u_pwr_2_181_mre_00_0000.c) |
| mul16u_pwr_2_116_mre_00_0001 | 33.4 | 148 | 84.6923828125 | 9.49337e-05 |  [Verilog](mul16u_pwr_2_116_mre_00_0001.v) [C](mul16u_pwr_2_116_mre_00_0001.c) |
| mul16u_pwr_1_847_mre_00_0011 | 485.6 | 2189 | 99.1003036499 | 0.0011307922 |  [Verilog](mul16u_pwr_1_847_mre_00_0011.v) [C](mul16u_pwr_1_847_mre_00_0011.c) |
| mul16u_pwr_1_581_mre_00_0115 | 5059.2 | 27438 | 99.9970944133 | 0.0115264473 |  [Verilog](mul16u_pwr_1_581_mre_00_0115.v) [C](mul16u_pwr_1_581_mre_00_0115.c) |
| mul16u_pwr_0_984_mre_00_1655 | 132023.4 | 780197 | 99.9927397817 | 0.165479523 |  [Verilog](mul16u_pwr_0_984_mre_00_1655.v) [C](mul16u_pwr_0_984_mre_00_1655.c) |
| mul16u_pwr_0_511_mre_01_8546 | 3637248.25 | 14548993 | 99.9964952469 | 1.8546210127 |  [Verilog](mul16u_pwr_0_511_mre_01_8546.v) [C](mul16u_pwr_0_511_mre_01_8546.c) |
| mul16u_pwr_0_082_mre_22_9372 | 100630528.25 | 402522113 | 99.9969426543 | 22.9372423135 |  [Verilog](mul16u_pwr_0_082_mre_22_9372.v) [C](mul16u_pwr_0_082_mre_22_9372.c) |
| mul16u_pwr_0_000_mre_87_9880 | 805273600.3 | 3221094401 | 99.9969482422 | 87.9880436608 |  [Verilog](mul16u_pwr_0_000_mre_87_9880.v) [C](mul16u_pwr_0_000_mre_87_9880.c) |

Parameters
--------------
![Parameters figure](fig.png)
         