[2025-09-17 00:55:15] START suite=qualcomm_srv trace=srv692_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv692_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3347241 heartbeat IPC: 2.988 cumulative IPC: 2.988 (Simulation time: 00 hr 00 min 43 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Warmup finished CPU 0 instructions: 20000000 cycles: 6158579 cumulative IPC: 3.248 (Simulation time: 00 hr 01 min 23 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6158579 cumulative IPC: 3.248 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6158580 heartbeat IPC: 3.557 cumulative IPC: 5 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11873109 heartbeat IPC: 1.75 cumulative IPC: 1.75 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 17753812 heartbeat IPC: 1.7 cumulative IPC: 1.725 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 23331007 heartbeat IPC: 1.793 cumulative IPC: 1.747 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 28781534 heartbeat IPC: 1.835 cumulative IPC: 1.768 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 34317613 heartbeat IPC: 1.806 cumulative IPC: 1.776 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 39991930 heartbeat IPC: 1.762 cumulative IPC: 1.773 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 45727448 heartbeat IPC: 1.744 cumulative IPC: 1.769 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 51391550 heartbeat IPC: 1.766 cumulative IPC: 1.769 (Simulation time: 00 hr 08 min 51 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv692_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000019 cycles: 56932038 heartbeat IPC: 1.805 cumulative IPC: 1.773 (Simulation time: 00 hr 09 min 46 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Simulation finished CPU 0 instructions: 100000000 cycles: 56305144 cumulative IPC: 1.776 (Simulation time: 00 hr 10 min 39 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 56305144 cumulative IPC: 1.776 (Simulation time: 00 hr 10 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv692_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.776 instructions: 100000000 cycles: 56305144
CPU 0 Branch Prediction Accuracy: 96.99% MPKI: 5.494 Average ROB Occupancy at Mispredict: 86.21
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00162
BRANCH_INDIRECT: 0.00694
BRANCH_CONDITIONAL: 5.478
BRANCH_DIRECT_CALL: 0.00363
BRANCH_INDIRECT_CALL: 0.00179
BRANCH_RETURN: 0.00238


====Backend Stall Breakdown====
ROB_STALL: 773434
LQ_STALL: 0
SQ_STALL: 1303784


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.22125
REPLAY_LOAD: 92.99612
NON_REPLAY_LOAD: 16.384874

== Total ==
ADDR_TRANS: 159165
REPLAY_LOAD: 143679
NON_REPLAY_LOAD: 470590

== Counts ==
ADDR_TRANS: 1261
REPLAY_LOAD: 1545
NON_REPLAY_LOAD: 28721

cpu0->cpu0_STLB TOTAL        ACCESS:     952067 HIT:     908706 MISS:      43361 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     952067 HIT:     908706 MISS:      43361 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 180 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     730385 HIT:     410924 MISS:     319461 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     486228 HIT:     302989 MISS:     183239 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      61107 HIT:       5829 MISS:      55278 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      85531 HIT:      84896 MISS:        635 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97519 HIT:      17210 MISS:      80309 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15031395 HIT:   14597346 MISS:     434049 MSHR_MERGE:     135397
cpu0->cpu0_L1I LOAD         ACCESS:   15031395 HIT:   14597346 MISS:     434049 MSHR_MERGE:     135397
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27218779 HIT:   26419095 MISS:     799684 MSHR_MERGE:     453480
cpu0->cpu0_L1D LOAD         ACCESS:   15084473 HIT:   14702381 MISS:     382092 MSHR_MERGE:     194515
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12030128 HIT:   11710381 MISS:     319747 MSHR_MERGE:     258639
cpu0->cpu0_L1D TRANSLATION  ACCESS:     104178 HIT:       6333 MISS:      97845 MSHR_MERGE:        326
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 88.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12835867 HIT:   12727750 MISS:     108117 MSHR_MERGE:      62094
cpu0->cpu0_ITLB LOAD         ACCESS:   12835867 HIT:   12727750 MISS:     108117 MSHR_MERGE:      62094
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.68 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25113370 HIT:   23778451 MISS:    1334919 MSHR_MERGE:     428875
cpu0->cpu0_DTLB LOAD         ACCESS:   25113370 HIT:   23778451 MISS:    1334919 MSHR_MERGE:     428875
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.09 cycles
cpu0->LLC TOTAL        ACCESS:     394302 HIT:     173342 MISS:     220960 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     183237 HIT:      52000 MISS:     131237 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      55278 HIT:      16055 MISS:      39223 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      75478 HIT:      75249 MISS:        229 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80309 HIT:      30038 MISS:      50271 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5633
  ROW_BUFFER_MISS:     215044
  AVG DBUS CONGESTED CYCLE: 6.466
Channel 0 WQ ROW_BUFFER_HIT:      10011
  ROW_BUFFER_MISS:      41288
  FULL:          0
Channel 0 REFRESHES ISSUED:       4692

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1039491        10685         7794        25693
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          220          383         3031         7603
  STLB miss resolved @ L2C                0          537         2479         5431        22112
  STLB miss resolved @ LLC                0          872         4131         5845        25000
  STLB miss resolved @ MEM                0         1118         7990        17431        45940

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28002         2226        53542         3230         1233
---------------------------------------------------------------
  STLB miss resolved @ L1D               31            8           72          779          331
  STLB miss resolved @ L2C               19           45           38          213           55
  STLB miss resolved @ LLC               49           28          135         2062          541
  STLB miss resolved @ MEM               23           11          100         1185          831
[2025-09-17 01:05:55] END   suite=qualcomm_srv trace=srv692_ap (rc=0)
