// Seed: 1971960611
module module_0 (
    input tri id_0,
    output supply1 id_1
);
  wire id_3;
  assign id_3 = 1;
  assign module_1.id_11 = 0;
  assign id_3 = id_3;
  assign id_1 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input tri1 id_2,
    output uwire id_3,
    input wand id_4,
    input supply1 id_5,
    output tri0 id_6,
    output uwire id_7,
    output uwire id_8,
    output supply0 id_9,
    output wire id_10
    , id_18,
    output wand id_11,
    input supply1 id_12,
    output tri1 id_13,
    output supply1 id_14,
    input supply0 id_15,
    output logic id_16
);
  wire id_19 = 1'b0 == 1 - 1;
  reg  id_20;
  final begin : LABEL_0
    assert (1);
    disable id_21;
    id_16.id_20 = #(id_18 == 1) |(id_21);
  end
  module_0 modCall_1 (
      id_0,
      id_13
  );
  wire id_22;
endmodule
