-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Mon Sep 11 13:52:23 2023
-- Host        : inm-10 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_BCP_accelerator_0_0_sim_netlist.vhdl
-- Design      : design_1_BCP_accelerator_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z007sclg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI is
  port (
    axi_rvalid_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rlast : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI is
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ar_wrap_en : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_n_1\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_n_2\ : STD_LOGIC;
  signal \ar_wrap_en__0_carry_n_3\ : STD_LOGIC;
  signal aw_wrap_en : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_n_1\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_n_2\ : STD_LOGIC;
  signal \aw_wrap_en__0_carry_n_3\ : STD_LOGIC;
  signal axi_araddr1 : STD_LOGIC;
  signal axi_araddr3 : STD_LOGIC;
  signal axi_araddr3_carry_i_1_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_2_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_3_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_4_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_5_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_6_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_7_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_8_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_n_1 : STD_LOGIC;
  signal axi_araddr3_carry_n_2 : STD_LOGIC;
  signal axi_araddr3_carry_n_3 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_7_n_0\ : STD_LOGIC;
  signal axi_arburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_arlen[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal axi_arlen_cntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_arlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_arready1__0\ : STD_LOGIC;
  signal \axi_arready2__14\ : STD_LOGIC;
  signal \axi_arready_i_1__0_n_0\ : STD_LOGIC;
  signal axi_arready_i_4_n_0 : STD_LOGIC;
  signal axi_arready_i_5_n_0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_arv_arr_flag : STD_LOGIC;
  signal axi_arv_arr_flag_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr1 : STD_LOGIC;
  signal axi_awaddr3 : STD_LOGIC;
  signal axi_awaddr3_carry_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_2_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_3_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_4_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_5_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_6_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_7_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_8_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_n_1 : STD_LOGIC;
  signal axi_awaddr3_carry_n_2 : STD_LOGIC;
  signal axi_awaddr3_carry_n_3 : STD_LOGIC;
  signal \axi_awaddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[5]\ : STD_LOGIC;
  signal axi_awburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_awlen_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal axi_awlen_cntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_awlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[7]\ : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal \axi_awready_i_2__0_n_0\ : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_awv_awr_flag : STD_LOGIC;
  signal axi_awv_awr_flag_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rlast0 : STD_LOGIC;
  signal axi_rlast_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_rvalid_reg_0\ : STD_LOGIC;
  signal \axi_wready_i_1__0_n_0\ : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal mem_address : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in12_out : STD_LOGIC;
  signal p_0_in15_out : STD_LOGIC;
  signal p_0_in18_out : STD_LOGIC;
  signal p_0_in20_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal p_9_in : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rlast\ : STD_LOGIC;
  signal \NLW_ar_wrap_en__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_aw_wrap_en__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_araddr3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_awaddr3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 128;
  attribute RTL_RAM_NAME of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg";
  attribute RTL_RAM_TYPE of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is "GND:A4";
  attribute ram_addr_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_addr_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 15;
  attribute ram_offset of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 0;
  attribute ram_slice_begin of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute ram_slice_end of \BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\ : label is 7;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of axi_araddr3_carry : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_araddr[4]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_araddr[4]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_7\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[7]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_arready_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_arready_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of axi_arv_arr_flag_i_1 : label is "soft_lutpair0";
  attribute COMPARATOR_THRESHOLD of axi_awaddr3_carry : label is 11;
  attribute SOFT_HLUTNM of \axi_awaddr[3]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_awaddr[4]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_awaddr[4]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_7\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \s00_axi_rdata[0]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s00_axi_rdata[10]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s00_axi_rdata[11]_INST_0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s00_axi_rdata[12]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s00_axi_rdata[13]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s00_axi_rdata[14]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s00_axi_rdata[15]_INST_0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s00_axi_rdata[16]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s00_axi_rdata[17]_INST_0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s00_axi_rdata[18]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s00_axi_rdata[19]_INST_0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s00_axi_rdata[1]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s00_axi_rdata[20]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s00_axi_rdata[21]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s00_axi_rdata[22]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s00_axi_rdata[23]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s00_axi_rdata[24]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s00_axi_rdata[25]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s00_axi_rdata[26]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s00_axi_rdata[27]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s00_axi_rdata[28]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s00_axi_rdata[29]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s00_axi_rdata[2]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s00_axi_rdata[30]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s00_axi_rdata[31]_INST_0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s00_axi_rdata[3]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s00_axi_rdata[4]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s00_axi_rdata[5]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s00_axi_rdata[6]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s00_axi_rdata[7]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s00_axi_rdata[8]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s00_axi_rdata[9]_INST_0\ : label is "soft_lutpair18";
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_rvalid_reg_0 <= \^axi_rvalid_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rlast <= \^s00_axi_rlast\;
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(0),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(0),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in(0),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      O => mem_address(0)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in(1),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      O => mem_address(1)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in(2),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      O => mem_address(2)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_in(3),
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      O => mem_address(3)
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(1),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(2),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(3),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(4),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(5),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(6),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(7),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in20_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[0].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(8),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(1),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(9),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(10),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(11),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(12),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(13),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(14),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(15),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in18_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[1].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(16),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(2),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(17),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(18),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(19),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(20),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(21),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(22),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(23),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in15_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[2].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(7),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(24),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(0),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_0_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_wstrb(3),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      O => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(25),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(1),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(26),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(2),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(27),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(3),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(28),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(4),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(29),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(5),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(30),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(6),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg_0_15_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_address(0),
      A1 => mem_address(1),
      A2 => mem_address(2),
      A3 => mem_address(3),
      A4 => '0',
      D => s00_axi_wdata(31),
      O => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(7),
      WCLK => s00_axi_aclk,
      WE => p_0_in12_out
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(0),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(0),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(1),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(1),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(2),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(2),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(3),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(3),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(4),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(4),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(5),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(5),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(6),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(6),
      R => '0'
    );
\BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => \BRAM_GEN[0].BYTE_BRAM_GEN[3].data_out\(7),
      Q => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(7),
      R => '0'
    );
\ar_wrap_en__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ar_wrap_en,
      CO(2) => \ar_wrap_en__0_carry_n_1\,
      CO(1) => \ar_wrap_en__0_carry_n_2\,
      CO(0) => \ar_wrap_en__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ar_wrap_en__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \ar_wrap_en__0_carry_i_1_n_0\,
      S(2) => \ar_wrap_en__0_carry_i_2_n_0\,
      S(1) => \ar_wrap_en__0_carry_i_3_n_0\,
      S(0) => \ar_wrap_en__0_carry_i_4_n_0\
    );
\ar_wrap_en__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[7]\,
      O => \ar_wrap_en__0_carry_i_1_n_0\
    );
\ar_wrap_en__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => \axi_arlen_reg_n_0_[5]\,
      I2 => \axi_arlen_reg_n_0_[4]\,
      O => \ar_wrap_en__0_carry_i_2_n_0\
    );
\ar_wrap_en__0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \axi_arlen_reg_n_0_[1]\,
      I2 => \axi_arlen_reg_n_0_[3]\,
      I3 => p_0_in(3),
      I4 => \axi_arlen_reg_n_0_[2]\,
      I5 => p_0_in(2),
      O => \ar_wrap_en__0_carry_i_3_n_0\
    );
\ar_wrap_en__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => p_0_in(0),
      O => \ar_wrap_en__0_carry_i_4_n_0\
    );
\aw_wrap_en__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => aw_wrap_en,
      CO(2) => \aw_wrap_en__0_carry_n_1\,
      CO(1) => \aw_wrap_en__0_carry_n_2\,
      CO(0) => \aw_wrap_en__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_aw_wrap_en__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \aw_wrap_en__0_carry_i_1_n_0\,
      S(2) => \aw_wrap_en__0_carry_i_2_n_0\,
      S(1) => \aw_wrap_en__0_carry_i_3_n_0\,
      S(0) => \aw_wrap_en__0_carry_i_4_n_0\
    );
\aw_wrap_en__0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[7]\,
      O => \aw_wrap_en__0_carry_i_1_n_0\
    );
\aw_wrap_en__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => \axi_awlen_reg_n_0_[5]\,
      I2 => \axi_awlen_reg_n_0_[4]\,
      O => \aw_wrap_en__0_carry_i_2_n_0\
    );
\aw_wrap_en__0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awlen_reg_n_0_[1]\,
      I2 => \axi_awlen_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      I4 => \axi_awlen_reg_n_0_[2]\,
      I5 => \axi_awaddr_reg_n_0_[4]\,
      O => \aw_wrap_en__0_carry_i_3_n_0\
    );
\aw_wrap_en__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      O => \aw_wrap_en__0_carry_i_4_n_0\
    );
axi_araddr3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_araddr3,
      CO(2) => axi_araddr3_carry_n_1,
      CO(1) => axi_araddr3_carry_n_2,
      CO(0) => axi_araddr3_carry_n_3,
      CYINIT => '1',
      DI(3) => axi_araddr3_carry_i_1_n_0,
      DI(2) => axi_araddr3_carry_i_2_n_0,
      DI(1) => axi_araddr3_carry_i_3_n_0,
      DI(0) => axi_araddr3_carry_i_4_n_0,
      O(3 downto 0) => NLW_axi_araddr3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_araddr3_carry_i_5_n_0,
      S(2) => axi_araddr3_carry_i_6_n_0,
      S(1) => axi_araddr3_carry_i_7_n_0,
      S(0) => axi_araddr3_carry_i_8_n_0
    );
axi_araddr3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => axi_arlen_cntr_reg(7),
      I3 => \axi_arlen_reg_n_0_[7]\,
      O => axi_araddr3_carry_i_1_n_0
    );
axi_araddr3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[4]\,
      I1 => axi_arlen_cntr_reg(4),
      I2 => axi_arlen_cntr_reg(5),
      I3 => \axi_arlen_reg_n_0_[5]\,
      O => axi_araddr3_carry_i_2_n_0
    );
axi_araddr3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[2]\,
      I1 => axi_arlen_cntr_reg(2),
      I2 => axi_arlen_cntr_reg(3),
      I3 => \axi_arlen_reg_n_0_[3]\,
      O => axi_araddr3_carry_i_3_n_0
    );
axi_araddr3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(1),
      I3 => \axi_arlen_reg_n_0_[1]\,
      O => axi_araddr3_carry_i_4_n_0
    );
axi_araddr3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[6]\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => \axi_arlen_reg_n_0_[7]\,
      I3 => axi_arlen_cntr_reg(7),
      O => axi_araddr3_carry_i_5_n_0
    );
axi_araddr3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[4]\,
      I1 => axi_arlen_cntr_reg(4),
      I2 => \axi_arlen_reg_n_0_[5]\,
      I3 => axi_arlen_cntr_reg(5),
      O => axi_araddr3_carry_i_6_n_0
    );
axi_araddr3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[2]\,
      I1 => axi_arlen_cntr_reg(2),
      I2 => \axi_arlen_reg_n_0_[3]\,
      I3 => axi_arlen_cntr_reg(3),
      O => axi_araddr3_carry_i_7_n_0
    );
axi_araddr3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => axi_arlen_cntr_reg(0),
      I2 => \axi_arlen_reg_n_0_[1]\,
      I3 => axi_arlen_cntr_reg(1),
      O => axi_araddr3_carry_i_8_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC0CF"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => \axi_araddr[2]_i_2_n_0\,
      I2 => axi_arburst(1),
      I3 => p_0_in(0),
      I4 => \axi_arlen[7]_i_1_n_0\,
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6060CFC0CFCF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => axi_arburst(0),
      I3 => \axi_arlen_reg_n_0_[0]\,
      I4 => ar_wrap_en,
      I5 => p_0_in(0),
      O => \axi_araddr[2]_i_2_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0CFCFC0"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => \axi_araddr[3]_i_2_n_0\,
      I2 => axi_arburst(1),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => \axi_arlen[7]_i_1_n_0\,
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => axi_arburst(0),
      I5 => \axi_araddr[3]_i_3_n_0\,
      O => \axi_araddr[3]_i_2_n_0\
    );
\axi_araddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"309FCF60"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => \axi_arlen_reg_n_0_[1]\,
      I2 => ar_wrap_en,
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      O => \axi_araddr[3]_i_3_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => \axi_araddr[4]_i_2_n_0\,
      I2 => axi_arburst(1),
      I3 => \axi_araddr[4]_i_3_n_0\,
      I4 => \axi_arlen[7]_i_1_n_0\,
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888303330333000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => axi_arburst(0),
      I2 => \axi_araddr[4]_i_4_n_0\,
      I3 => ar_wrap_en,
      I4 => \axi_araddr[4]_i_5_n_0\,
      I5 => p_0_in(2),
      O => \axi_araddr[4]_i_2_n_0\
    );
\axi_araddr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      O => \axi_araddr[4]_i_3_n_0\
    );
\axi_araddr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4F00F0FF04BB4"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \axi_arlen_reg_n_0_[0]\,
      I2 => p_0_in(2),
      I3 => \axi_arlen_reg_n_0_[2]\,
      I4 => p_0_in(1),
      I5 => \axi_arlen_reg_n_0_[1]\,
      O => \axi_araddr[4]_i_4_n_0\
    );
\axi_araddr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => \axi_araddr[4]_i_5_n_0\
    );
\axi_araddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_arlen[7]_i_1_n_0\,
      I1 => axi_arburst(0),
      I2 => axi_arburst(1),
      I3 => s00_axi_rready,
      I4 => \^axi_rvalid_reg_0\,
      I5 => axi_araddr3,
      O => \axi_araddr[5]_i_1_n_0\
    );
\axi_araddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => \axi_araddr[5]_i_3_n_0\,
      I2 => \^axi_arready_reg_0\,
      I3 => s00_axi_arvalid,
      I4 => axi_arv_arr_flag,
      O => \axi_araddr[5]_i_2_n_0\
    );
\axi_araddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4040"
    )
        port map (
      I0 => axi_arburst(0),
      I1 => \axi_araddr[5]_i_4_n_0\,
      I2 => ar_wrap_en,
      I3 => axi_arburst(1),
      I4 => \axi_araddr[5]_i_5_n_0\,
      O => \axi_araddr[5]_i_3_n_0\
    );
\axi_araddr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \axi_araddr[5]_i_6_n_0\,
      I1 => \axi_araddr[5]_i_7_n_0\,
      I2 => p_0_in(3),
      I3 => \axi_arlen_reg_n_0_[3]\,
      I4 => p_0_in(2),
      I5 => \axi_arlen_reg_n_0_[2]\,
      O => \axi_araddr[5]_i_4_n_0\
    );
\axi_araddr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      O => \axi_araddr[5]_i_5_n_0\
    );
\axi_araddr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9909"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[1]\,
      I1 => p_0_in(1),
      I2 => \axi_arlen_reg_n_0_[0]\,
      I3 => p_0_in(0),
      O => \axi_araddr[5]_i_6_n_0\
    );
\axi_araddr[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \axi_arlen_reg_n_0_[1]\,
      O => \axi_araddr[5]_i_7_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[4]_i_1_n_0\,
      Q => p_0_in(2),
      R => axi_awready_i_1_n_0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[5]_i_2_n_0\,
      Q => p_0_in(3),
      R => axi_awready_i_1_n_0
    );
\axi_arburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arburst(0),
      Q => axi_arburst(0),
      R => axi_awready_i_1_n_0
    );
\axi_arburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arburst(1),
      Q => axi_arburst(1),
      R => axi_awready_i_1_n_0
    );
\axi_arlen[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s00_axi_arvalid,
      I2 => axi_arv_arr_flag,
      O => \axi_arlen[7]_i_1_n_0\
    );
\axi_arlen_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      O => \axi_arlen_cntr[0]_i_1_n_0\
    );
\axi_arlen_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => axi_arlen_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\axi_arlen_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => axi_arlen_cntr_reg(1),
      I2 => axi_arlen_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\axi_arlen_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => axi_arlen_cntr_reg(1),
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(2),
      I3 => axi_arlen_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\axi_arlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(2),
      I1 => axi_arlen_cntr_reg(0),
      I2 => axi_arlen_cntr_reg(1),
      I3 => axi_arlen_cntr_reg(3),
      I4 => axi_arlen_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\axi_arlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(3),
      I1 => axi_arlen_cntr_reg(1),
      I2 => axi_arlen_cntr_reg(0),
      I3 => axi_arlen_cntr_reg(2),
      I4 => axi_arlen_cntr_reg(4),
      I5 => axi_arlen_cntr_reg(5),
      O => \p_0_in__0\(5)
    );
\axi_arlen_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_arlen_cntr[7]_i_4_n_0\,
      I1 => axi_arlen_cntr_reg(6),
      O => \p_0_in__0\(6)
    );
\axi_arlen_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => s00_axi_aresetn,
      O => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s00_axi_rready,
      I1 => \^axi_rvalid_reg_0\,
      I2 => axi_araddr3,
      O => axi_araddr1
    );
\axi_arlen_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_arlen_cntr[7]_i_4_n_0\,
      I1 => axi_arlen_cntr_reg(6),
      I2 => axi_arlen_cntr_reg(7),
      O => \p_0_in__0\(7)
    );
\axi_arlen_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_arlen_cntr_reg(5),
      I1 => axi_arlen_cntr_reg(3),
      I2 => axi_arlen_cntr_reg(1),
      I3 => axi_arlen_cntr_reg(0),
      I4 => axi_arlen_cntr_reg(2),
      I5 => axi_arlen_cntr_reg(4),
      O => \axi_arlen_cntr[7]_i_4_n_0\
    );
\axi_arlen_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => \axi_arlen_cntr[0]_i_1_n_0\,
      Q => axi_arlen_cntr_reg(0),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => \p_0_in__0\(1),
      Q => axi_arlen_cntr_reg(1),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => \p_0_in__0\(2),
      Q => axi_arlen_cntr_reg(2),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => \p_0_in__0\(3),
      Q => axi_arlen_cntr_reg(3),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => \p_0_in__0\(4),
      Q => axi_arlen_cntr_reg(4),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => \p_0_in__0\(5),
      Q => axi_arlen_cntr_reg(5),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => \p_0_in__0\(6),
      Q => axi_arlen_cntr_reg(6),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => \p_0_in__0\(7),
      Q => axi_arlen_cntr_reg(7),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(0),
      Q => \axi_arlen_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(1),
      Q => \axi_arlen_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(2),
      Q => \axi_arlen_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(3),
      Q => \axi_arlen_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(4),
      Q => \axi_arlen_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(5),
      Q => \axi_arlen_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(6),
      Q => \axi_arlen_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\axi_arlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_arlen[7]_i_1_n_0\,
      D => s00_axi_arlen(7),
      Q => \axi_arlen_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\axi_arready_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => \^axi_arready_reg_0\,
      I2 => s00_axi_arvalid,
      I3 => axi_arv_arr_flag,
      I4 => \axi_arready1__0\,
      O => \axi_arready_i_1__0_n_0\
    );
axi_arready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \axi_arready2__14\,
      I1 => s00_axi_rready,
      I2 => \^axi_rvalid_reg_0\,
      O => \axi_arready1__0\
    );
axi_arready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[7]\,
      I1 => axi_arlen_cntr_reg(7),
      I2 => \axi_arlen_reg_n_0_[6]\,
      I3 => axi_arlen_cntr_reg(6),
      I4 => axi_arready_i_4_n_0,
      I5 => axi_arready_i_5_n_0,
      O => \axi_arready2__14\
    );
axi_arready_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => axi_arlen_cntr_reg(3),
      I1 => \axi_arlen_reg_n_0_[3]\,
      I2 => \axi_arlen_reg_n_0_[5]\,
      I3 => axi_arlen_cntr_reg(5),
      I4 => \axi_arlen_reg_n_0_[4]\,
      I5 => axi_arlen_cntr_reg(4),
      O => axi_arready_i_4_n_0
    );
axi_arready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => axi_arlen_cntr_reg(0),
      I1 => \axi_arlen_reg_n_0_[0]\,
      I2 => \axi_arlen_reg_n_0_[2]\,
      I3 => axi_arlen_cntr_reg(2),
      I4 => \axi_arlen_reg_n_0_[1]\,
      I5 => axi_arlen_cntr_reg(1),
      O => axi_arready_i_5_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_arready_i_1__0_n_0\,
      Q => \^axi_arready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_arv_arr_flag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FF10"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => \^axi_arready_reg_0\,
      I2 => s00_axi_arvalid,
      I3 => axi_arv_arr_flag,
      I4 => \axi_arready1__0\,
      O => axi_arv_arr_flag_i_1_n_0
    );
axi_arv_arr_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arv_arr_flag_i_1_n_0,
      Q => axi_arv_arr_flag,
      R => axi_awready_i_1_n_0
    );
axi_awaddr3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_awaddr3,
      CO(2) => axi_awaddr3_carry_n_1,
      CO(1) => axi_awaddr3_carry_n_2,
      CO(0) => axi_awaddr3_carry_n_3,
      CYINIT => '1',
      DI(3) => axi_awaddr3_carry_i_1_n_0,
      DI(2) => axi_awaddr3_carry_i_2_n_0,
      DI(1) => axi_awaddr3_carry_i_3_n_0,
      DI(0) => axi_awaddr3_carry_i_4_n_0,
      O(3 downto 0) => NLW_axi_awaddr3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_awaddr3_carry_i_5_n_0,
      S(2) => axi_awaddr3_carry_i_6_n_0,
      S(1) => axi_awaddr3_carry_i_7_n_0,
      S(0) => axi_awaddr3_carry_i_8_n_0
    );
axi_awaddr3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => axi_awlen_cntr_reg(7),
      I3 => \axi_awlen_reg_n_0_[7]\,
      O => axi_awaddr3_carry_i_1_n_0
    );
axi_awaddr3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[4]\,
      I1 => axi_awlen_cntr_reg(4),
      I2 => axi_awlen_cntr_reg(5),
      I3 => \axi_awlen_reg_n_0_[5]\,
      O => axi_awaddr3_carry_i_2_n_0
    );
axi_awaddr3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[2]\,
      I1 => axi_awlen_cntr_reg(2),
      I2 => axi_awlen_cntr_reg(3),
      I3 => \axi_awlen_reg_n_0_[3]\,
      O => axi_awaddr3_carry_i_3_n_0
    );
axi_awaddr3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(1),
      I3 => \axi_awlen_reg_n_0_[1]\,
      O => axi_awaddr3_carry_i_4_n_0
    );
axi_awaddr3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[6]\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => \axi_awlen_reg_n_0_[7]\,
      I3 => axi_awlen_cntr_reg(7),
      O => axi_awaddr3_carry_i_5_n_0
    );
axi_awaddr3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[4]\,
      I1 => axi_awlen_cntr_reg(4),
      I2 => \axi_awlen_reg_n_0_[5]\,
      I3 => axi_awlen_cntr_reg(5),
      O => axi_awaddr3_carry_i_6_n_0
    );
axi_awaddr3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[2]\,
      I1 => axi_awlen_cntr_reg(2),
      I2 => \axi_awlen_reg_n_0_[3]\,
      I3 => axi_awlen_cntr_reg(3),
      O => axi_awaddr3_carry_i_7_n_0
    );
axi_awaddr3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => axi_awlen_cntr_reg(0),
      I2 => \axi_awlen_reg_n_0_[1]\,
      I3 => axi_awlen_cntr_reg(1),
      O => axi_awaddr3_carry_i_8_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC0CF"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => \axi_awaddr[2]_i_2_n_0\,
      I2 => axi_awburst(1),
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => p_9_in,
      O => p_2_in(2)
    );
\axi_awaddr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6060CFC0CFCF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => axi_awburst(0),
      I3 => \axi_awlen_reg_n_0_[0]\,
      I4 => aw_wrap_en,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[2]_i_2_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0CFCFC0"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => \axi_awaddr[3]_i_2_n_0\,
      I2 => axi_awburst(1),
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      I5 => p_9_in,
      O => p_2_in(3)
    );
\axi_awaddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      I4 => axi_awburst(0),
      I5 => \axi_awaddr[3]_i_3_n_0\,
      O => \axi_awaddr[3]_i_2_n_0\
    );
\axi_awaddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"309FCF60"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => \axi_awlen_reg_n_0_[1]\,
      I2 => aw_wrap_en,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      O => \axi_awaddr[3]_i_3_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => s00_axi_awaddr(2),
      I1 => \axi_awaddr[4]_i_2_n_0\,
      I2 => axi_awburst(1),
      I3 => \axi_awaddr[4]_i_3_n_0\,
      I4 => p_9_in,
      O => p_2_in(4)
    );
\axi_awaddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888303330333000"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => axi_awburst(0),
      I2 => \axi_awaddr[4]_i_4_n_0\,
      I3 => aw_wrap_en,
      I4 => \axi_awaddr[4]_i_5_n_0\,
      I5 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[4]_i_2_n_0\
    );
\axi_awaddr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      O => \axi_awaddr[4]_i_3_n_0\
    );
\axi_awaddr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4F00F0FF04BB4"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \axi_awlen_reg_n_0_[0]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      I3 => \axi_awlen_reg_n_0_[2]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      I5 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[4]_i_4_n_0\
    );
\axi_awaddr[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[4]_i_5_n_0\
    );
\axi_awaddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => axi_awburst(0),
      I2 => axi_awburst(1),
      I3 => \^axi_wready_reg_0\,
      I4 => s00_axi_wvalid,
      I5 => axi_awaddr3,
      O => \axi_awaddr[5]_i_1_n_0\
    );
\axi_awaddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCAC"
    )
        port map (
      I0 => s00_axi_awaddr(3),
      I1 => \axi_awaddr[5]_i_3_n_0\,
      I2 => s00_axi_awvalid,
      I3 => axi_awv_awr_flag,
      I4 => \^axi_awready_reg_0\,
      O => p_2_in(5)
    );
\axi_awaddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF4040"
    )
        port map (
      I0 => axi_awburst(0),
      I1 => \axi_awaddr[5]_i_4_n_0\,
      I2 => aw_wrap_en,
      I3 => axi_awburst(1),
      I4 => \axi_awaddr[5]_i_5_n_0\,
      O => \axi_awaddr[5]_i_3_n_0\
    );
\axi_awaddr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \axi_awaddr[5]_i_6_n_0\,
      I1 => \axi_awaddr[5]_i_7_n_0\,
      I2 => \axi_awaddr_reg_n_0_[5]\,
      I3 => \axi_awlen_reg_n_0_[3]\,
      I4 => \axi_awaddr_reg_n_0_[4]\,
      I5 => \axi_awlen_reg_n_0_[2]\,
      O => \axi_awaddr[5]_i_4_n_0\
    );
\axi_awaddr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[2]\,
      I2 => \axi_awaddr_reg_n_0_[4]\,
      I3 => \axi_awaddr_reg_n_0_[5]\,
      O => \axi_awaddr[5]_i_5_n_0\
    );
\axi_awaddr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9909"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[1]\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awlen_reg_n_0_[0]\,
      I3 => \axi_awaddr_reg_n_0_[2]\,
      O => \axi_awaddr[5]_i_6_n_0\
    );
\axi_awaddr[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[5]_i_7_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(2),
      Q => \axi_awaddr_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(3),
      Q => \axi_awaddr_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(4),
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => p_2_in(5),
      Q => \axi_awaddr_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_awburst[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => axi_awv_awr_flag,
      I2 => \^axi_awready_reg_0\,
      O => p_9_in
    );
\axi_awburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awburst(0),
      Q => axi_awburst(0),
      R => axi_awready_i_1_n_0
    );
\axi_awburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awburst(1),
      Q => axi_awburst(1),
      R => axi_awready_i_1_n_0
    );
\axi_awlen_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      O => \axi_awlen_cntr[0]_i_1_n_0\
    );
\axi_awlen_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      I1 => axi_awlen_cntr_reg(1),
      O => \p_0_in__1\(1)
    );
\axi_awlen_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => axi_awlen_cntr_reg(0),
      I1 => axi_awlen_cntr_reg(1),
      I2 => axi_awlen_cntr_reg(2),
      O => \p_0_in__1\(2)
    );
\axi_awlen_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => axi_awlen_cntr_reg(1),
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(2),
      I3 => axi_awlen_cntr_reg(3),
      O => \p_0_in__1\(3)
    );
\axi_awlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(2),
      I1 => axi_awlen_cntr_reg(0),
      I2 => axi_awlen_cntr_reg(1),
      I3 => axi_awlen_cntr_reg(3),
      I4 => axi_awlen_cntr_reg(4),
      O => \p_0_in__1\(4)
    );
\axi_awlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(3),
      I1 => axi_awlen_cntr_reg(1),
      I2 => axi_awlen_cntr_reg(0),
      I3 => axi_awlen_cntr_reg(2),
      I4 => axi_awlen_cntr_reg(4),
      I5 => axi_awlen_cntr_reg(5),
      O => \p_0_in__1\(5)
    );
\axi_awlen_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_awlen_cntr[7]_i_4_n_0\,
      I1 => axi_awlen_cntr_reg(6),
      O => \p_0_in__1\(6)
    );
\axi_awlen_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => axi_awv_awr_flag,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_aresetn,
      O => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => s00_axi_wvalid,
      I2 => axi_awaddr3,
      O => axi_awaddr1
    );
\axi_awlen_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \axi_awlen_cntr[7]_i_4_n_0\,
      I1 => axi_awlen_cntr_reg(6),
      I2 => axi_awlen_cntr_reg(7),
      O => \p_0_in__1\(7)
    );
\axi_awlen_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_awlen_cntr_reg(5),
      I1 => axi_awlen_cntr_reg(3),
      I2 => axi_awlen_cntr_reg(1),
      I3 => axi_awlen_cntr_reg(0),
      I4 => axi_awlen_cntr_reg(2),
      I5 => axi_awlen_cntr_reg(4),
      O => \axi_awlen_cntr[7]_i_4_n_0\
    );
\axi_awlen_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \axi_awlen_cntr[0]_i_1_n_0\,
      Q => axi_awlen_cntr_reg(0),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__1\(1),
      Q => axi_awlen_cntr_reg(1),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__1\(2),
      Q => axi_awlen_cntr_reg(2),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__1\(3),
      Q => axi_awlen_cntr_reg(3),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__1\(4),
      Q => axi_awlen_cntr_reg(4),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__1\(5),
      Q => axi_awlen_cntr_reg(5),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__1\(6),
      Q => axi_awlen_cntr_reg(6),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \p_0_in__1\(7),
      Q => axi_awlen_cntr_reg(7),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(0),
      Q => \axi_awlen_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(1),
      Q => \axi_awlen_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(2),
      Q => \axi_awlen_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(3),
      Q => \axi_awlen_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(4),
      Q => \axi_awlen_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(5),
      Q => \axi_awlen_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(6),
      Q => \axi_awlen_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\axi_awlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_9_in,
      D => s00_axi_awlen(7),
      Q => \axi_awlen_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
\axi_awready_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04000400040004"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_awvalid,
      I2 => axi_awv_awr_flag,
      I3 => \^axi_awready_reg_0\,
      I4 => s00_axi_wlast,
      I5 => \^axi_wready_reg_0\,
      O => \axi_awready_i_2__0_n_0\
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awready_i_2__0_n_0\,
      Q => \^axi_awready_reg_0\,
      R => axi_awready_i_1_n_0
    );
axi_awv_awr_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F0F4F0F4F0F4"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_awvalid,
      I2 => axi_awv_awr_flag,
      I3 => \^axi_awready_reg_0\,
      I4 => s00_axi_wlast,
      I5 => \^axi_wready_reg_0\,
      O => axi_awv_awr_flag_i_1_n_0
    );
axi_awv_awr_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awv_awr_flag_i_1_n_0,
      Q => axi_awv_awr_flag,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_wlast,
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      I3 => axi_awv_awr_flag,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
axi_rlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F200"
    )
        port map (
      I0 => \^s00_axi_rlast\,
      I1 => s00_axi_rready,
      I2 => axi_rlast0,
      I3 => s00_axi_aresetn,
      I4 => \axi_arlen[7]_i_1_n_0\,
      I5 => axi_araddr1,
      O => axi_rlast_i_1_n_0
    );
axi_rlast_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \axi_arready2__14\,
      I1 => \^s00_axi_rlast\,
      I2 => axi_arv_arr_flag,
      O => axi_rlast0
    );
axi_rlast_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rlast_i_1_n_0,
      Q => \^s00_axi_rlast\,
      R => '0'
    );
axi_rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_rready,
      I2 => \^axi_rvalid_reg_0\,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^axi_rvalid_reg_0\,
      R => axi_awready_i_1_n_0
    );
\axi_wready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F88"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_wlast,
      I3 => \^axi_wready_reg_0\,
      O => \axi_wready_i_1__0_n_0\
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_wready_i_1__0_n_0\,
      Q => \^axi_wready_reg_0\,
      R => axi_awready_i_1_n_0
    );
\s00_axi_rdata[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(0)
    );
\s00_axi_rdata[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(10)
    );
\s00_axi_rdata[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(11)
    );
\s00_axi_rdata[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(12)
    );
\s00_axi_rdata[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(13)
    );
\s00_axi_rdata[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(14)
    );
\s00_axi_rdata[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(15)
    );
\s00_axi_rdata[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(16)
    );
\s00_axi_rdata[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(17)
    );
\s00_axi_rdata[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(18)
    );
\s00_axi_rdata[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(19)
    );
\s00_axi_rdata[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(1)
    );
\s00_axi_rdata[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(20)
    );
\s00_axi_rdata[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(21)
    );
\s00_axi_rdata[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(22)
    );
\s00_axi_rdata[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(23)
    );
\s00_axi_rdata[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(24)
    );
\s00_axi_rdata[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(25)
    );
\s00_axi_rdata[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(26)
    );
\s00_axi_rdata[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(27)
    );
\s00_axi_rdata[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(28)
    );
\s00_axi_rdata[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(29)
    );
\s00_axi_rdata[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(2)
    );
\s00_axi_rdata[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(30)
    );
\s00_axi_rdata[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(31)
    );
\s00_axi_rdata[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(3)
    );
\s00_axi_rdata[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(4)
    );
\s00_axi_rdata[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(5)
    );
\s00_axi_rdata[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(6)
    );
\s00_axi_rdata[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(7)
    );
\s00_axi_rdata[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(8)
    );
\s00_axi_rdata[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_rvalid_reg_0\,
      I1 => \BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_state_reg[2]_i_120\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_120_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule is
  signal \FSM_sequential_state[2]_i_210_n_0\ : STD_LOGIC;
  signal assigned_vars0 : STD_LOGIC;
  signal clause_in_use : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_i_2_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_5_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal variable_1_id : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_1_id[4]_i_2__87_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__15_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__7_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__7_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_0\ : STD_LOGIC;
  signal variable_2_id : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_2_polarity : STD_LOGIC;
  signal \variable_2_polarity_i_1__15_n_0\ : STD_LOGIC;
  signal variable_2_polarity_i_2_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__7_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal variable_3_id : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_3_polarity : STD_LOGIC;
  signal \variable_3_polarity_i_1__15_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_208\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of clause_in_use_i_2 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of start_implication_finder_i_26 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__7\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \variable_1_polarity_i_1__15\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__7\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__7\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__7\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__7\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__7\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \variable_3_polarity_i_1__15\ : label is "soft_lutpair42";
begin
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_2_assignment_reg[1]_0\ <= \^variable_2_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_2_assignment_reg[1]_0\,
      I1 => \FSM_sequential_state_reg[2]_i_120\,
      I2 => \FSM_sequential_state_reg[2]_i_120_0\,
      O => S(0)
    );
\FSM_sequential_state[2]_i_186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => assigned_vars0,
      I1 => variable_2_polarity,
      I2 => clause_in_use,
      I3 => \FSM_sequential_state[2]_i_210_n_0\,
      O => \^variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_210_n_0\
    );
\axi_reg4_o[0]_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => assigned_vars0,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => op_code_read,
      I1 => Q(3),
      I2 => clause_in_use_i_2_n_0,
      I3 => Q(0),
      I4 => \^slv_reg0_reg[7]\,
      I5 => clause_in_use,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => clause_in_use_i_2_n_0
    );
clause_in_use_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(4),
      O => \^slv_reg0_reg[7]\
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use,
      R => SR(0)
    );
\implication_variable_id[0]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => assigned_vars0,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\implication_variable_id[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => assigned_vars0,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
start_implication_finder_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => assigned_vars0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__7_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__7_n_0\
    );
\variable_1_assignment[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_1_id_reg[4]_0\(1),
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_4__7_n_0\,
      I5 => \variable_1_assignment[1]_i_5_n_0\,
      O => \variable_1_assignment[1]_i_2__7_n_0\
    );
\variable_1_assignment[1]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id_reg_n_0_[3]\,
      I2 => \variable_1_id_reg[4]_0\(3),
      I3 => \variable_1_id[4]_i_2__87_n_0\,
      I4 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_assignment[1]_i_4__7_n_0\
    );
\variable_1_assignment[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id_reg_n_0_[4]\,
      I2 => \variable_1_id_reg[4]_0\(2),
      I3 => \variable_1_id[4]_i_2__87_n_0\,
      I4 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_5_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__7_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_1_id_reg[4]_0\(1),
      O => variable_1_id(0)
    );
\variable_1_id[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[1]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_1_id_reg[4]_0\(2),
      O => variable_1_id(1)
    );
\variable_1_id[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[2]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_1_id_reg[4]_0\(3),
      O => variable_1_id(2)
    );
\variable_1_id[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_1_id_reg[4]_0\(4),
      O => variable_1_id(3)
    );
\variable_1_id[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_1_id_reg[4]_0\(5),
      O => variable_1_id(4)
    );
\variable_1_id[4]_i_2__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => \^slv_reg0_reg[2]\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(4),
      I5 => op_code_read,
      O => \variable_1_id[4]_i_2__87_n_0\
    );
\variable_1_id[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \^slv_reg0_reg[2]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_1_id(0),
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_1_id(1),
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_1_id(2),
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_1_id(3),
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_1_id(4),
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => variable_2_polarity_i_2_n_0,
      I2 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__15_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__15_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__7_n_0\,
      I1 => \variable_1_assignment[1]_i_2__7_n_0\,
      I2 => s01_axi_aresetn,
      I3 => assigned_vars0,
      O => \variable_2_assignment[1]_i_1__7_n_0\
    );
\variable_2_assignment[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_2_id_reg[4]_0\(1),
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__7_n_0\,
      I5 => \variable_2_assignment[1]_i_4__7_n_0\,
      O => \variable_2_assignment[1]_i_2__7_n_0\
    );
\variable_2_assignment[1]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_2_id_reg_n_0_[3]\,
      I2 => \variable_2_id_reg[4]_0\(3),
      I3 => \variable_1_id[4]_i_2__87_n_0\,
      I4 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_assignment[1]_i_3__7_n_0\
    );
\variable_2_assignment[1]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_2_id_reg_n_0_[4]\,
      I2 => \variable_2_id_reg[4]_0\(2),
      I3 => \variable_1_id[4]_i_2__87_n_0\,
      I4 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_4__7_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__7_n_0\,
      Q => assigned_vars0,
      R => '0'
    );
\variable_2_id[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[0]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_2_id_reg[4]_0\(1),
      O => variable_2_id(0)
    );
\variable_2_id[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[1]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_2_id_reg[4]_0\(2),
      O => variable_2_id(1)
    );
\variable_2_id[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[2]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_2_id_reg[4]_0\(3),
      O => variable_2_id(2)
    );
\variable_2_id[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_2_id_reg[4]_0\(4),
      O => variable_2_id(3)
    );
\variable_2_id[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_2_id_reg[4]_0\(5),
      O => variable_2_id(4)
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_2_id(0),
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_2_id(1),
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_2_id(2),
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_2_id(3),
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_2_id(4),
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => variable_2_polarity_i_2_n_0,
      I2 => variable_2_polarity,
      O => \variable_2_polarity_i_1__15_n_0\
    );
variable_2_polarity_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => op_code_read,
      I1 => Q(3),
      I2 => clause_in_use_i_2_n_0,
      I3 => Q(0),
      I4 => \^slv_reg0_reg[7]\,
      I5 => s01_axi_aresetn,
      O => variable_2_polarity_i_2_n_0
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__15_n_0\,
      Q => variable_2_polarity,
      R => '0'
    );
\variable_3_assignment[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__7_n_0\,
      I1 => \variable_3_assignment[1]_i_2__7_n_0\,
      I2 => \variable_1_assignment[1]_i_2__7_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__7_n_0\
    );
\variable_3_assignment[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_3_id_reg[4]_0\(1),
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__7_n_0\,
      I5 => \variable_3_assignment[1]_i_4__7_n_0\,
      O => \variable_3_assignment[1]_i_2__7_n_0\
    );
\variable_3_assignment[1]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_3_id_reg_n_0_[3]\,
      I2 => \variable_3_id_reg[4]_0\(2),
      I3 => \variable_1_id[4]_i_2__87_n_0\,
      I4 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_3__7_n_0\
    );
\variable_3_assignment[1]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_3_id_reg_n_0_[4]\,
      I2 => \variable_3_id_reg[4]_0\(3),
      I3 => \variable_1_id[4]_i_2__87_n_0\,
      I4 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_assignment[1]_i_4__7_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__7_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[0]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_3_id_reg[4]_0\(1),
      O => variable_3_id(0)
    );
\variable_3_id[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_3_id_reg[4]_0\(2),
      O => variable_3_id(1)
    );
\variable_3_id[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[2]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_3_id_reg[4]_0\(3),
      O => variable_3_id(2)
    );
\variable_3_id[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_3_id_reg[4]_0\(4),
      O => variable_3_id(3)
    );
\variable_3_id[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_1_id[4]_i_2__87_n_0\,
      I2 => \variable_3_id_reg[4]_0\(5),
      O => variable_3_id(4)
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_3_id(0),
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_3_id(1),
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_3_id(2),
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_3_id(3),
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => variable_3_id(4),
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => variable_2_polarity_i_2_n_0,
      I2 => variable_3_polarity,
      O => \variable_3_polarity_i_1__15_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__15_n_0\,
      Q => variable_3_polarity,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_168\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_168_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_168_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\ is
  signal \FSM_sequential_state[2]_i_211_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_207_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__89_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__28_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__31_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__26_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__31_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__31_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__31_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__89_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__31_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_187\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_207\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of start_implication_finder_i_52 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__89\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__31\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__31\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__31\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__31\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__31\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__31\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__31\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__26\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__31\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__31\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__31\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__31\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__31\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__31\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__31\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__31\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__31\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__31\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__31\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__31\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__31\ : label is "soft_lutpair180";
begin
  \variable_2_assignment_reg[1]_0\ <= \^variable_2_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_211_n_0\,
      O => \^variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_211_n_0\
    );
FSM_sequential_state_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => S(0)
    );
\axi_reg4_o[0]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_207_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_168\,
      I4 => \axi_reg4_o_reg[0]_i_168_0\,
      I5 => \axi_reg4_o_reg[0]_i_168_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_207_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_168\,
      I4 => \axi_reg4_o_reg[0]_i_168_0\,
      I5 => \axi_reg4_o_reg[0]_i_168_1\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\axi_reg4_o[0]_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_207_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__28_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_0(0)
    );
\variable_1_assignment[1]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__89_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__89_n_0\
    );
\variable_1_assignment[1]_i_2__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__31_n_0\,
      I5 => \variable_1_assignment[1]_i_4__31_n_0\,
      O => \variable_1_assignment[1]_i_2__89_n_0\
    );
\variable_1_assignment[1]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__28_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__31_n_0\
    );
\variable_1_assignment[1]_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__28_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__31_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__89_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__31_n_0\
    );
\variable_1_id[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__31_n_0\
    );
\variable_1_id[2]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__31_n_0\
    );
\variable_1_id[3]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__31_n_0\
    );
\variable_1_id[4]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__31_n_0\
    );
\variable_1_id[4]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => op_code_read,
      O => \variable_1_id[4]_i_2__28_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__31_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__31_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__31_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__31_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__31_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__31_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__31_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__26_n_0\,
      I1 => \variable_1_assignment[1]_i_2__89_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__26_n_0\
    );
\variable_2_assignment[1]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__31_n_0\,
      I5 => \variable_2_assignment[1]_i_4__31_n_0\,
      O => \variable_2_assignment[1]_i_2__26_n_0\
    );
\variable_2_assignment[1]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__28_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__31_n_0\
    );
\variable_2_assignment[1]_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__28_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__31_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__26_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__31_n_0\
    );
\variable_2_id[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__31_n_0\
    );
\variable_2_id[2]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__31_n_0\
    );
\variable_2_id[3]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__31_n_0\
    );
\variable_2_id[4]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__31_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__31_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__31_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__31_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__31_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__31_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__31_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__31_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__26_n_0\,
      I1 => \variable_3_assignment[1]_i_2__89_n_0\,
      I2 => \variable_1_assignment[1]_i_2__89_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__26_n_0\
    );
\variable_3_assignment[1]_i_2__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__31_n_0\,
      I5 => \variable_3_assignment[1]_i_4__31_n_0\,
      O => \variable_3_assignment[1]_i_2__89_n_0\
    );
\variable_3_assignment[1]_i_3__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__28_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__31_n_0\
    );
\variable_3_assignment[1]_i_4__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__28_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__31_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__26_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__31_n_0\
    );
\variable_3_id[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__31_n_0\
    );
\variable_3_id[2]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__31_n_0\
    );
\variable_3_id[3]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__31_n_0\
    );
\variable_3_id[4]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__31_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__31_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__31_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__31_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__31_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__31_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__28_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__31_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__31_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_id_reg[2]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    is_unit : in STD_LOGIC_VECTOR ( 4 downto 0 );
    start_implication_finder_i_2 : in STD_LOGIC;
    start_implication_finder_i_2_0 : in STD_LOGIC;
    start_implication_finder_i_2_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\ is
  signal \FSM_sequential_state[2]_i_212_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal start_implication_finder_i_39_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__86_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_1_polarity_i_1_n_0 : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_2_polarity_i_1_n_0 : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal variable_3_polarity_i_1_n_0 : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_188\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_206\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of start_implication_finder_i_95 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \variable_3_id[0]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1\ : label is "soft_lutpair318";
begin
  clause_in_use_reg_1(0) <= \^clause_in_use_reg_1\(0);
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_212_n_0\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_212_n_0\
    );
\axi_reg4_o[0]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__86_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^clause_in_use_reg_1\(0),
      I1 => is_unit(4),
      I2 => is_unit(2),
      I3 => is_unit(3),
      O => start_implication_finder_i_39_n_0
    );
start_implication_finder_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => start_implication_finder_i_39_n_0,
      I1 => is_unit(0),
      I2 => is_unit(1),
      I3 => start_implication_finder_i_2,
      I4 => start_implication_finder_i_2_0,
      I5 => start_implication_finder_i_2_1,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^clause_in_use_reg_1\(0)
    );
\variable_1_assignment[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1_n_0\
    );
\variable_1_assignment[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3_n_0\,
      I5 => \variable_1_assignment[1]_i_4_n_0\,
      O => \variable_1_assignment[1]_i_2_n_0\
    );
\variable_1_assignment[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__86_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3_n_0\
    );
\variable_1_assignment[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__86_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1_n_0\
    );
\variable_1_id[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1_n_0\
    );
\variable_1_id[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1_n_0\
    );
\variable_1_id[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1_n_0\
    );
\variable_1_id[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1_n_0\
    );
\variable_1_id[4]_i_2__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \variable_1_id_reg[2]_0\,
      O => \variable_1_id[4]_i_2__86_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
variable_1_polarity_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => variable_1_polarity_i_1_n_0
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => variable_1_polarity_i_1_n_0,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2_n_0\,
      I1 => \variable_1_assignment[1]_i_2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1_n_0\
    );
\variable_2_assignment[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3_n_0\,
      I5 => \variable_2_assignment[1]_i_4_n_0\,
      O => \variable_2_assignment[1]_i_2_n_0\
    );
\variable_2_assignment[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__86_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3_n_0\
    );
\variable_2_assignment[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__86_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1_n_0\
    );
\variable_2_id[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1_n_0\
    );
\variable_2_id[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1_n_0\
    );
\variable_2_id[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1_n_0\
    );
\variable_2_id[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
variable_2_polarity_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => variable_2_polarity_i_1_n_0
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => variable_2_polarity_i_1_n_0,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2_n_0\,
      I1 => \variable_3_assignment[1]_i_2_n_0\,
      I2 => \variable_1_assignment[1]_i_2_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1_n_0\
    );
\variable_3_assignment[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3_n_0\,
      I5 => \variable_3_assignment[1]_i_4_n_0\,
      O => \variable_3_assignment[1]_i_2_n_0\
    );
\variable_3_assignment[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__86_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3_n_0\
    );
\variable_3_assignment[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__86_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1_n_0\
    );
\variable_3_id[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1_n_0\
    );
\variable_3_id[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1_n_0\
    );
\variable_3_id[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1_n_0\
    );
\variable_3_id[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
variable_3_polarity_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__86_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => variable_3_polarity_i_1_n_0
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => variable_3_polarity_i_1_n_0,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aresetn_0 : out STD_LOGIC;
    \slv_reg0_reg[8]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \axi_reg4_o_reg[0]_i_2\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]_i_120_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_91_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[2]_i_62_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]_i_37_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]_i_20_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]_i_7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\ is
  signal \FSM_sequential_state[2]_i_149_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_177_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_201_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_11_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_11_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_11_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_120_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_120_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_120_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_120_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_20_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_20_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_20_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_37_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_37_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_37_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_62_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_62_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_62_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_62_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_7_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_7_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_7_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_91_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_91_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_91_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_91_n_3\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_197_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal in4 : STD_LOGIC;
  signal \^slv_reg0_reg[8]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__84_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__30_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__30_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__27_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__30_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__30_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__30_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_FSM_sequential_state_reg[2]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_sequential_state_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_177\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_6\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_197\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of start_implication_finder_i_18 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of start_implication_finder_i_3 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__84\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__30\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__30\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__30\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__30\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__30\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__30\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__30\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__29\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__30\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__30\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__30\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__30\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__30\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__30\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__30\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__30\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__30\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__30\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__30\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__30\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__30\ : label is "soft_lutpair62";
begin
  \slv_reg0_reg[8]\ <= \^slv_reg0_reg[8]\;
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F33337F40000040"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_2_n_0\,
      I1 => s01_axi_aresetn,
      I2 => \FSM_sequential_state_reg[2]\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \state__0\(2),
      O => s01_axi_aresetn_0
    );
\FSM_sequential_state[2]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_177_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_120_0\,
      I2 => \axi_reg4_o_reg[0]_i_151_1\,
      O => \FSM_sequential_state[2]_i_149_n_0\
    );
\FSM_sequential_state[2]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_201_n_0\,
      O => \FSM_sequential_state[2]_i_177_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF06FF06FF06F006"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => CO(0),
      I5 => in4,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_201_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in4,
      I1 => CO(0),
      O => \axi_reg4_o_reg[0]_i_2\
    );
\FSM_sequential_state_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_20_n_0\,
      CO(3) => \FSM_sequential_state_reg[2]_i_11_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_11_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_11_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_sequential_state_reg[2]_i_7_0\(3 downto 0)
    );
\FSM_sequential_state_reg[2]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_sequential_state_reg[2]_i_120_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_120_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_120_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_120_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_120_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[2]_i_149_n_0\,
      S(2 downto 0) => \FSM_sequential_state_reg[2]_i_91_0\(2 downto 0)
    );
\FSM_sequential_state_reg[2]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_37_n_0\,
      CO(3) => \FSM_sequential_state_reg[2]_i_20_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_20_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_20_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_sequential_state_reg[2]_i_11_0\(3 downto 0)
    );
\FSM_sequential_state_reg[2]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_62_n_0\,
      CO(3) => \FSM_sequential_state_reg[2]_i_37_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_37_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_37_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_sequential_state_reg[2]_i_20_0\(3 downto 0)
    );
\FSM_sequential_state_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_7_n_0\,
      CO(3) => \NLW_FSM_sequential_state_reg[2]_i_4_CO_UNCONNECTED\(3),
      CO(2) => in4,
      CO(1) => \FSM_sequential_state_reg[2]_i_4_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_sequential_state[2]_i_2_0\(2 downto 0)
    );
\FSM_sequential_state_reg[2]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_91_n_0\,
      CO(3) => \FSM_sequential_state_reg[2]_i_62_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_62_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_62_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_62_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_62_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_sequential_state_reg[2]_i_37_0\(3 downto 0)
    );
\FSM_sequential_state_reg[2]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_11_n_0\,
      CO(3) => \FSM_sequential_state_reg[2]_i_7_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_7_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_7_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_sequential_state_reg[2]_i_4_0\(3 downto 0)
    );
\FSM_sequential_state_reg[2]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_sequential_state_reg[2]_i_120_n_0\,
      CO(3) => \FSM_sequential_state_reg[2]_i_91_n_0\,
      CO(2) => \FSM_sequential_state_reg[2]_i_91_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_91_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_91_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_91_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \FSM_sequential_state_reg[2]_i_62_0\(3 downto 0)
    );
\axi_reg4_o[0]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_197_n_0\,
      I2 => \FSM_sequential_state[2]_i_177_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_151\,
      I4 => \axi_reg4_o_reg[0]_i_151_0\,
      I5 => \axi_reg4_o_reg[0]_i_151_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_197_n_0\,
      I2 => \FSM_sequential_state[2]_i_177_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_151\,
      I4 => \axi_reg4_o_reg[0]_i_151_0\,
      I5 => \axi_reg4_o_reg[0]_i_151_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_197_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__27_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
start_implication_finder_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => CO(0),
      I1 => in4,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state_reg[1]\
    );
\variable_1_assignment[1]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__84_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__84_n_0\
    );
\variable_1_assignment[1]_i_2__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__30_n_0\,
      I5 => \variable_1_assignment[1]_i_4__30_n_0\,
      O => \variable_1_assignment[1]_i_2__84_n_0\
    );
\variable_1_assignment[1]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__27_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__30_n_0\
    );
\variable_1_assignment[1]_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__27_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__30_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__84_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__30_n_0\
    );
\variable_1_id[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__30_n_0\
    );
\variable_1_id[2]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__30_n_0\
    );
\variable_1_id[3]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__30_n_0\
    );
\variable_1_id[4]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__30_n_0\
    );
\variable_1_id[4]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[8]\,
      I1 => Q(4),
      I2 => op_code_read,
      I3 => \variable_3_id_reg[0]_0\,
      I4 => Q(2),
      I5 => Q(3),
      O => \variable_1_id[4]_i_2__27_n_0\
    );
\variable_1_id[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      O => \^slv_reg0_reg[8]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__30_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__30_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__30_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__30_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__30_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__30_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__30_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__29_n_0\,
      I1 => \variable_1_assignment[1]_i_2__84_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__29_n_0\
    );
\variable_2_assignment[1]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__30_n_0\,
      I5 => \variable_2_assignment[1]_i_4__30_n_0\,
      O => \variable_2_assignment[1]_i_2__29_n_0\
    );
\variable_2_assignment[1]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__27_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__30_n_0\
    );
\variable_2_assignment[1]_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__27_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__30_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__29_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__30_n_0\
    );
\variable_2_id[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__30_n_0\
    );
\variable_2_id[2]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__30_n_0\
    );
\variable_2_id[3]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__30_n_0\
    );
\variable_2_id[4]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__30_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__30_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__30_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__30_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__30_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__30_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__30_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__30_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__29_n_0\,
      I1 => \variable_3_assignment[1]_i_2__84_n_0\,
      I2 => \variable_1_assignment[1]_i_2__84_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__29_n_0\
    );
\variable_3_assignment[1]_i_2__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__30_n_0\,
      I5 => \variable_3_assignment[1]_i_4__30_n_0\,
      O => \variable_3_assignment[1]_i_2__84_n_0\
    );
\variable_3_assignment[1]_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__27_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__30_n_0\
    );
\variable_3_assignment[1]_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__27_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__30_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__29_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__30_n_0\
    );
\variable_3_id[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__30_n_0\
    );
\variable_3_id[2]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__30_n_0\
    );
\variable_3_id[3]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__30_n_0\
    );
\variable_3_id[4]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__30_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__30_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__30_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__30_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__30_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__30_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__27_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__30_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__30_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_91\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_91_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\ is
  signal \FSM_sequential_state[2]_i_198_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__83_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__71_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__71_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__67_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__71_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__71_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__71_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__71_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__71_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_162\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_196\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of start_implication_finder_i_78 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__83\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__71\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__71\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__71\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__71\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__71\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__71\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__71\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__87\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__71\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__71\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__71\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__71\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__71\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__71\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__71\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__71\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__71\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__71\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__71\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__71\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__71\ : label is "soft_lutpair76";
begin
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_2_assignment_reg[1]_1\ <= \^variable_2_assignment_reg[1]_1\;
\FSM_sequential_state[2]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_2_assignment_reg[1]_1\,
      I1 => \FSM_sequential_state_reg[2]_i_91\,
      I2 => \FSM_sequential_state_reg[2]_i_91_0\,
      O => \variable_2_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_198_n_0\,
      O => \^variable_2_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_198_n_0\
    );
\axi_reg4_o[0]_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__67_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__83_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__83_n_0\
    );
\variable_1_assignment[1]_i_2__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__71_n_0\,
      I5 => \variable_1_assignment[1]_i_4__71_n_0\,
      O => \variable_1_assignment[1]_i_2__83_n_0\
    );
\variable_1_assignment[1]_i_3__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__67_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__71_n_0\
    );
\variable_1_assignment[1]_i_4__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__67_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__71_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__83_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__71_n_0\
    );
\variable_1_id[1]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__71_n_0\
    );
\variable_1_id[2]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__71_n_0\
    );
\variable_1_id[3]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__71_n_0\
    );
\variable_1_id[4]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__71_n_0\
    );
\variable_1_id[4]_i_2__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(4),
      I5 => Q(1),
      O => \variable_1_id[4]_i_2__67_n_0\
    );
\variable_1_id[4]_i_3__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => Q(0),
      I1 => op_code_read,
      I2 => Q(6),
      O => \^slv_reg0_reg[2]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__71_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__71_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__71_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__71_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__71_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__71_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__71_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__87_n_0\,
      I1 => \variable_1_assignment[1]_i_2__83_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__87_n_0\
    );
\variable_2_assignment[1]_i_2__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__71_n_0\,
      I5 => \variable_2_assignment[1]_i_4__71_n_0\,
      O => \variable_2_assignment[1]_i_2__87_n_0\
    );
\variable_2_assignment[1]_i_3__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__67_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__71_n_0\
    );
\variable_2_assignment[1]_i_4__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__67_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__71_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__87_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__71_n_0\
    );
\variable_2_id[1]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__71_n_0\
    );
\variable_2_id[2]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__71_n_0\
    );
\variable_2_id[3]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__71_n_0\
    );
\variable_2_id[4]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__71_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__71_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__71_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__71_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__71_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__71_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__71_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__71_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__87_n_0\,
      I1 => \variable_3_assignment[1]_i_2__83_n_0\,
      I2 => \variable_1_assignment[1]_i_2__83_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__87_n_0\
    );
\variable_3_assignment[1]_i_2__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__71_n_0\,
      I5 => \variable_3_assignment[1]_i_4__71_n_0\,
      O => \variable_3_assignment[1]_i_2__83_n_0\
    );
\variable_3_assignment[1]_i_3__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__67_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__71_n_0\
    );
\variable_3_assignment[1]_i_4__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__67_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__71_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__87_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__71_n_0\
    );
\variable_3_id[1]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__71_n_0\
    );
\variable_3_id[2]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__71_n_0\
    );
\variable_3_id[3]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__71_n_0\
    );
\variable_3_id[4]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__71_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__71_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__71_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__71_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__71_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__71_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__67_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__71_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__71_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_151\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151_1\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\ is
  signal \FSM_sequential_state[2]_i_199_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_195_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__21_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__21_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__19_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__21_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__21_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__21_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__21_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__21_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__21_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__21_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__21_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_163\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_195\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of start_implication_finder_i_92 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__21\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__20\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__21\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__21\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__21\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__21\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__21\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__21\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__21\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__21\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__21\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__21\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__21\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__21\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__21\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__21\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__21\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__21\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__21\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__21\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__21\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__21\ : label is "soft_lutpair89";
begin
  \variable_2_assignment_reg[1]_0\ <= \^variable_2_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_199_n_0\,
      O => \^variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_199_n_0\
    );
FSM_sequential_state_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_195_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_151\,
      I4 => \axi_reg4_o_reg[0]_i_151_0\,
      I5 => \axi_reg4_o_reg[0]_i_151_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_195_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_151\,
      I4 => \axi_reg4_o_reg[0]_i_151_0\,
      I5 => \axi_reg4_o_reg[0]_i_151_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_195_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__19_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__21_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__21_n_0\
    );
\variable_1_assignment[1]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__20_n_0\,
      I5 => \variable_1_assignment[1]_i_4__21_n_0\,
      O => \variable_1_assignment[1]_i_2__21_n_0\
    );
\variable_1_assignment[1]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__19_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__20_n_0\
    );
\variable_1_assignment[1]_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__19_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__21_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__21_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__21_n_0\
    );
\variable_1_id[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__21_n_0\
    );
\variable_1_id[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__21_n_0\
    );
\variable_1_id[3]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__21_n_0\
    );
\variable_1_id[4]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__21_n_0\
    );
\variable_1_id[4]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__19_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__21_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__21_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__21_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__21_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__21_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__21_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__21_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__21_n_0\,
      I1 => \variable_1_assignment[1]_i_2__21_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__21_n_0\
    );
\variable_2_assignment[1]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__21_n_0\,
      I5 => \variable_2_assignment[1]_i_4__21_n_0\,
      O => \variable_2_assignment[1]_i_2__21_n_0\
    );
\variable_2_assignment[1]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__19_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__21_n_0\
    );
\variable_2_assignment[1]_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__19_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__21_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__21_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__21_n_0\
    );
\variable_2_id[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__21_n_0\
    );
\variable_2_id[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__21_n_0\
    );
\variable_2_id[3]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__21_n_0\
    );
\variable_2_id[4]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__21_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__21_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__21_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__21_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__21_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__21_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__21_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__21_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__21_n_0\,
      I1 => \variable_3_assignment[1]_i_2__21_n_0\,
      I2 => \variable_1_assignment[1]_i_2__21_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__21_n_0\
    );
\variable_3_assignment[1]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__21_n_0\,
      I5 => \variable_3_assignment[1]_i_4__21_n_0\,
      O => \variable_3_assignment[1]_i_2__21_n_0\
    );
\variable_3_assignment[1]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__19_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__21_n_0\
    );
\variable_3_assignment[1]_i_4__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__19_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__21_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__21_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__21_n_0\
    );
\variable_3_id[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__21_n_0\
    );
\variable_3_id[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__21_n_0\
    );
\variable_3_id[3]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__21_n_0\
    );
\variable_3_id[4]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__21_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__21_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__21_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__21_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__21_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__21_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__19_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__21_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__21_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    op_code_read : in STD_LOGIC;
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\ is
  signal \FSM_sequential_state[2]_i_200_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__15_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__14_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__15_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__14_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__15_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__14_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__15_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__14_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_164\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_194\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of start_implication_finder_i_64 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__15\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__14\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__15\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__15\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__15\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__15\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__15\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__15\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__15\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__15\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__15\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__15\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__15\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__15\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__15\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__15\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__15\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__15\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__15\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__15\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__15\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__15\ : label is "soft_lutpair102";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_200_n_0\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_200_n_0\
    );
\axi_reg4_o[0]_i_194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__13_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__15_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__15_n_0\
    );
\variable_1_assignment[1]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__14_n_0\,
      I5 => \variable_1_assignment[1]_i_4__15_n_0\,
      O => \variable_1_assignment[1]_i_2__15_n_0\
    );
\variable_1_assignment[1]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__13_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__14_n_0\
    );
\variable_1_assignment[1]_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__13_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__15_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__15_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__15_n_0\
    );
\variable_1_id[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__15_n_0\
    );
\variable_1_id[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__15_n_0\
    );
\variable_1_id[3]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__15_n_0\
    );
\variable_1_id[4]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__15_n_0\
    );
\variable_1_id[4]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => op_code_read,
      I5 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__13_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__15_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__15_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__15_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__15_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__15_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__14_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__14_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__15_n_0\,
      I1 => \variable_1_assignment[1]_i_2__15_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__15_n_0\
    );
\variable_2_assignment[1]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__15_n_0\,
      I5 => \variable_2_assignment[1]_i_4__15_n_0\,
      O => \variable_2_assignment[1]_i_2__15_n_0\
    );
\variable_2_assignment[1]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__13_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__15_n_0\
    );
\variable_2_assignment[1]_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__13_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__15_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__15_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__15_n_0\
    );
\variable_2_id[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__15_n_0\
    );
\variable_2_id[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__15_n_0\
    );
\variable_2_id[3]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__15_n_0\
    );
\variable_2_id[4]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__15_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__15_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__15_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__15_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__15_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__15_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__14_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__14_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__15_n_0\,
      I1 => \variable_3_assignment[1]_i_2__15_n_0\,
      I2 => \variable_1_assignment[1]_i_2__15_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__15_n_0\
    );
\variable_3_assignment[1]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__15_n_0\,
      I5 => \variable_3_assignment[1]_i_4__15_n_0\,
      O => \variable_3_assignment[1]_i_2__15_n_0\
    );
\variable_3_assignment[1]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__13_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__15_n_0\
    );
\variable_3_assignment[1]_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__13_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__15_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__15_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__15_n_0\
    );
\variable_3_id[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__15_n_0\
    );
\variable_3_id[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__15_n_0\
    );
\variable_3_id[3]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__15_n_0\
    );
\variable_3_id[4]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__15_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__15_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__15_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__15_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__15_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__15_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__13_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__14_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__14_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\ is
  port (
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151_2\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_reg4_o_reg[0]_i_134\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\ is
  signal \FSM_sequential_state[2]_i_197_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_169_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_173_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_193_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_151_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_151_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_151_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__20_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__18_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__20_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__20_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__20_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__20_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__20_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__20_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__20_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__20_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_151_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_161\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_193\ : label is "soft_lutpair116";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_151\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of start_implication_finder_i_103 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__20\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__19\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__20\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__20\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__20\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__20\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__20\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__20\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__20\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__20\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__20\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__20\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__20\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__20\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__20\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__20\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__20\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__20\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__20\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__20\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__20\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__20\ : label is "soft_lutpair115";
begin
  \variable_2_assignment_reg[1]_0\ <= \^variable_2_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_197_n_0\,
      O => \^variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_197_n_0\
    );
\axi_reg4_o[0]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_193_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_151_0\,
      I4 => \axi_reg4_o_reg[0]_i_151_1\,
      I5 => \axi_reg4_o_reg[0]_i_151_2\,
      O => \axi_reg4_o[0]_i_169_n_0\
    );
\axi_reg4_o[0]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_193_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_151_0\,
      I4 => \axi_reg4_o_reg[0]_i_151_1\,
      I5 => \axi_reg4_o_reg[0]_i_151_2\,
      O => \axi_reg4_o[0]_i_173_n_0\
    );
\axi_reg4_o[0]_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_193_n_0\
    );
\axi_reg4_o_reg[0]_i_151\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_i_134\(0),
      CO(3) => CO(0),
      CO(2) => \axi_reg4_o_reg[0]_i_151_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_151_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_151_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_169_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_151_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_173_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__18_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_103: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__20_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__20_n_0\
    );
\variable_1_assignment[1]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__19_n_0\,
      I5 => \variable_1_assignment[1]_i_4__20_n_0\,
      O => \variable_1_assignment[1]_i_2__20_n_0\
    );
\variable_1_assignment[1]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__18_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__19_n_0\
    );
\variable_1_assignment[1]_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__18_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__20_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__20_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__20_n_0\
    );
\variable_1_id[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__20_n_0\
    );
\variable_1_id[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__20_n_0\
    );
\variable_1_id[3]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__20_n_0\
    );
\variable_1_id[4]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__20_n_0\
    );
\variable_1_id[4]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \variable_1_id[4]_i_2__18_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__20_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__20_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__20_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__20_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__20_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__20_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__20_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__20_n_0\,
      I1 => \variable_1_assignment[1]_i_2__20_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__20_n_0\
    );
\variable_2_assignment[1]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__20_n_0\,
      I5 => \variable_2_assignment[1]_i_4__20_n_0\,
      O => \variable_2_assignment[1]_i_2__20_n_0\
    );
\variable_2_assignment[1]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__18_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__20_n_0\
    );
\variable_2_assignment[1]_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__18_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__20_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__20_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__20_n_0\
    );
\variable_2_id[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__20_n_0\
    );
\variable_2_id[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__20_n_0\
    );
\variable_2_id[3]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__20_n_0\
    );
\variable_2_id[4]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__20_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__20_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__20_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__20_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__20_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__20_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__20_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__20_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__20_n_0\,
      I1 => \variable_3_assignment[1]_i_2__20_n_0\,
      I2 => \variable_1_assignment[1]_i_2__20_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__20_n_0\
    );
\variable_3_assignment[1]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__20_n_0\,
      I5 => \variable_3_assignment[1]_i_4__20_n_0\,
      O => \variable_3_assignment[1]_i_2__20_n_0\
    );
\variable_3_assignment[1]_i_3__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__18_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__20_n_0\
    );
\variable_3_assignment[1]_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__18_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__20_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__20_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__20_n_0\
    );
\variable_3_id[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__20_n_0\
    );
\variable_3_id[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__20_n_0\
    );
\variable_3_id[3]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__20_n_0\
    );
\variable_3_id[4]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__20_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__20_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__20_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__20_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__20_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__20_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__18_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__20_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__20_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_91\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_91_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\ is
  signal \FSM_sequential_state[2]_i_195_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__8_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__9_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__8_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__9_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__9_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__8_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__9_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__8_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_159\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_184\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of start_implication_finder_i_25 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__9\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__8\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__9\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__9\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__9\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__9\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__9\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__9\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__9\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__9\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__9\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__9\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__9\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__9\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__9\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__9\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__9\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__9\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__9\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__9\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__9\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__9\ : label is "soft_lutpair135";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_2_assignment_reg[1]_1\ <= \^variable_2_assignment_reg[1]_1\;
\FSM_sequential_state[2]_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^variable_2_assignment_reg[1]_1\,
      I1 => \FSM_sequential_state_reg[2]_i_91\,
      I2 => \FSM_sequential_state_reg[2]_i_91_0\,
      O => \variable_2_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_195_n_0\,
      O => \^variable_2_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_195_n_0\
    );
FSM_sequential_state_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__7_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_252\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__9_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__9_n_0\
    );
\variable_1_assignment[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_2\,
      I4 => \variable_1_assignment[1]_i_3__8_n_0\,
      I5 => \variable_1_assignment[1]_i_4__9_n_0\,
      O => \variable_1_assignment[1]_i_2__9_n_0\
    );
\variable_1_assignment[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__7_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__8_n_0\
    );
\variable_1_assignment[1]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__7_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__9_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__9_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__9_n_0\
    );
\variable_1_id[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__9_n_0\
    );
\variable_1_id[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__9_n_0\
    );
\variable_1_id[3]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__9_n_0\
    );
\variable_1_id[4]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__9_n_0\
    );
\variable_1_id[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \variable_3_id_reg[0]_0\,
      I3 => \variable_3_id_reg[0]_1\,
      I4 => Q(1),
      I5 => Q(3),
      O => \variable_1_id[4]_i_2__7_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__9_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__9_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__9_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__9_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__9_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__8_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__8_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__9_n_0\,
      I1 => \variable_1_assignment[1]_i_2__9_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__9_n_0\
    );
\variable_2_assignment[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_2\,
      I4 => \variable_2_assignment[1]_i_3__9_n_0\,
      I5 => \variable_2_assignment[1]_i_4__9_n_0\,
      O => \variable_2_assignment[1]_i_2__9_n_0\
    );
\variable_2_assignment[1]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__7_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__9_n_0\
    );
\variable_2_assignment[1]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__7_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__9_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__9_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__9_n_0\
    );
\variable_2_id[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__9_n_0\
    );
\variable_2_id[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__9_n_0\
    );
\variable_2_id[3]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__9_n_0\
    );
\variable_2_id[4]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__9_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__9_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__9_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__9_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__9_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__9_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__8_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__8_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__9_n_0\,
      I1 => \variable_3_assignment[1]_i_2__9_n_0\,
      I2 => \variable_1_assignment[1]_i_2__9_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__9_n_0\
    );
\variable_3_assignment[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_2\,
      I4 => \variable_3_assignment[1]_i_3__9_n_0\,
      I5 => \variable_3_assignment[1]_i_4__9_n_0\,
      O => \variable_3_assignment[1]_i_2__9_n_0\
    );
\variable_3_assignment[1]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__7_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__9_n_0\
    );
\variable_3_assignment[1]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__7_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__9_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__9_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__9_n_0\
    );
\variable_3_id[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__9_n_0\
    );
\variable_3_id[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__9_n_0\
    );
\variable_3_id[3]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__9_n_0\
    );
\variable_3_id[4]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__9_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__9_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__9_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__9_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__9_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__9_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__7_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__8_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__8_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\ is
  port (
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_2_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \axi_reg4_o_reg[0]_i_134\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_134_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_134_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\ is
  signal \FSM_sequential_state[2]_i_196_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_183_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__47_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__50_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__30_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__50_n_0\ : STD_LOGIC;
  signal \^variable_2_polarity_reg_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__50_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_160\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_183\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of start_implication_finder_i_86 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__82\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__50\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__50\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__50\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__50\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__50\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__50\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__50\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__30\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__50\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__50\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__50\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__50\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__50\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__50\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__50\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__50\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__50\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__50\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__50\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__50\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__50\ : label is "soft_lutpair141";
begin
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  variable_2_polarity_reg_0 <= \^variable_2_polarity_reg_0\;
\FSM_sequential_state[2]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_196_n_0\,
      O => \^variable_2_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_196_n_0\
    );
\axi_reg4_o[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_183_n_0\,
      I2 => \^variable_2_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_134\,
      I4 => \axi_reg4_o_reg[0]_i_134_0\,
      I5 => \axi_reg4_o_reg[0]_i_134_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_183_n_0\,
      I2 => \^variable_2_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_134\,
      I4 => \axi_reg4_o_reg[0]_i_134_0\,
      I5 => \axi_reg4_o_reg[0]_i_134_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_183_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__47_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_253\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__82_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__82_n_0\
    );
\variable_1_assignment[1]_i_2__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__50_n_0\,
      I5 => \variable_1_assignment[1]_i_4__50_n_0\,
      O => \variable_1_assignment[1]_i_2__82_n_0\
    );
\variable_1_assignment[1]_i_3__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__47_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__50_n_0\
    );
\variable_1_assignment[1]_i_4__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__47_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__50_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__82_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__50_n_0\
    );
\variable_1_id[1]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__50_n_0\
    );
\variable_1_id[2]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__50_n_0\
    );
\variable_1_id[3]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__50_n_0\
    );
\variable_1_id[4]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__50_n_0\
    );
\variable_1_id[4]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(6),
      I1 => op_code_read,
      I2 => Q(3),
      I3 => \^slv_reg0_reg[6]\,
      I4 => Q(2),
      I5 => Q(1),
      O => \variable_1_id[4]_i_2__47_n_0\
    );
\variable_1_id[4]_i_3__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(0),
      O => \^slv_reg0_reg[6]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__50_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__50_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__50_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__50_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__50_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__50_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__50_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__30_n_0\,
      I1 => \variable_1_assignment[1]_i_2__82_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__30_n_0\
    );
\variable_2_assignment[1]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__50_n_0\,
      I5 => \variable_2_assignment[1]_i_4__50_n_0\,
      O => \variable_2_assignment[1]_i_2__30_n_0\
    );
\variable_2_assignment[1]_i_3__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__47_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__50_n_0\
    );
\variable_2_assignment[1]_i_4__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__47_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__50_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__30_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__50_n_0\
    );
\variable_2_id[1]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__50_n_0\
    );
\variable_2_id[2]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__50_n_0\
    );
\variable_2_id[3]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__50_n_0\
    );
\variable_2_id[4]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__50_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__50_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__50_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__50_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__50_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__50_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__50_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__50_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__30_n_0\,
      I1 => \variable_3_assignment[1]_i_2__82_n_0\,
      I2 => \variable_1_assignment[1]_i_2__82_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__30_n_0\
    );
\variable_3_assignment[1]_i_2__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__50_n_0\,
      I5 => \variable_3_assignment[1]_i_4__50_n_0\,
      O => \variable_3_assignment[1]_i_2__82_n_0\
    );
\variable_3_assignment[1]_i_3__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__47_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__50_n_0\
    );
\variable_3_assignment[1]_i_4__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__47_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__50_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__30_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__50_n_0\
    );
\variable_3_id[1]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__50_n_0\
    );
\variable_3_id[2]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__50_n_0\
    );
\variable_3_id[3]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__50_n_0\
    );
\variable_3_id[4]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__50_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__50_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__50_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__50_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__50_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__50_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__47_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__50_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__50_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\ is
  signal \FSM_sequential_state[2]_i_193_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__81_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__55_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__55_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__52_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__55_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__31_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__55_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__55_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_157\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_182\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of start_implication_finder_i_82 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__81\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__55\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__55\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__55\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__55\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__55\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__55\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__55\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__31\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__55\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__55\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__55\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__55\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__55\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__55\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__55\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__55\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__55\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__55\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__55\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__55\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__55\ : label is "soft_lutpair154";
begin
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_193_n_0\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_193_n_0\
    );
\axi_reg4_o[0]_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__52_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__81_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__81_n_0\
    );
\variable_1_assignment[1]_i_2__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__55_n_0\,
      I5 => \variable_1_assignment[1]_i_4__55_n_0\,
      O => \variable_1_assignment[1]_i_2__81_n_0\
    );
\variable_1_assignment[1]_i_3__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__52_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__55_n_0\
    );
\variable_1_assignment[1]_i_4__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__52_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__55_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__81_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__55_n_0\
    );
\variable_1_id[1]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__55_n_0\
    );
\variable_1_id[2]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__55_n_0\
    );
\variable_1_id[3]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__55_n_0\
    );
\variable_1_id[4]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__55_n_0\
    );
\variable_1_id[4]_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \^slv_reg0_reg[3]\,
      O => \variable_1_id[4]_i_2__52_n_0\
    );
\variable_1_id[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => op_code_read,
      O => \^slv_reg0_reg[3]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__55_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__55_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__55_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__55_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__55_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__55_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__55_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__31_n_0\,
      I1 => \variable_1_assignment[1]_i_2__81_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__31_n_0\
    );
\variable_2_assignment[1]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__55_n_0\,
      I5 => \variable_2_assignment[1]_i_4__55_n_0\,
      O => \variable_2_assignment[1]_i_2__31_n_0\
    );
\variable_2_assignment[1]_i_3__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__52_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__55_n_0\
    );
\variable_2_assignment[1]_i_4__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__52_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__55_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__31_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__55_n_0\
    );
\variable_2_id[1]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__55_n_0\
    );
\variable_2_id[2]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__55_n_0\
    );
\variable_2_id[3]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__55_n_0\
    );
\variable_2_id[4]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__55_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__55_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__55_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__55_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__55_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__55_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__55_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__55_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__31_n_0\,
      I1 => \variable_3_assignment[1]_i_2__81_n_0\,
      I2 => \variable_1_assignment[1]_i_2__81_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__31_n_0\
    );
\variable_3_assignment[1]_i_2__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__55_n_0\,
      I5 => \variable_3_assignment[1]_i_4__55_n_0\,
      O => \variable_3_assignment[1]_i_2__81_n_0\
    );
\variable_3_assignment[1]_i_3__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__52_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__55_n_0\
    );
\variable_3_assignment[1]_i_4__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__52_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__55_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__31_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__55_n_0\
    );
\variable_3_id[1]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__55_n_0\
    );
\variable_3_id[2]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__55_n_0\
    );
\variable_3_id[3]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__55_n_0\
    );
\variable_3_id[4]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__55_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__55_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__55_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__55_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__55_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__55_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__52_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__55_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__55_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_2_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_134\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_134_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_134_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\ is
  signal \FSM_sequential_state[2]_i_194_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_181_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__80_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__27_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__27_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__24_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__27_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__27_n_0\ : STD_LOGIC;
  signal \^variable_2_polarity_reg_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__27_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_158\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_181\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of start_implication_finder_i_48 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__80\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__27\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__27\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__27\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__27\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__27\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__27\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__27\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__32\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__27\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__27\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__27\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__27\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__27\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__27\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__27\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__27\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__27\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__27\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__27\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__27\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__27\ : label is "soft_lutpair167";
begin
  variable_2_polarity_reg_0 <= \^variable_2_polarity_reg_0\;
\FSM_sequential_state[2]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_194_n_0\,
      O => \^variable_2_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_194_n_0\
    );
FSM_sequential_state_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_181_n_0\,
      I2 => \^variable_2_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_134\,
      I4 => \axi_reg4_o_reg[0]_i_134_0\,
      I5 => \axi_reg4_o_reg[0]_i_134_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_181_n_0\,
      I2 => \^variable_2_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_134\,
      I4 => \axi_reg4_o_reg[0]_i_134_0\,
      I5 => \axi_reg4_o_reg[0]_i_134_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_181_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__24_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__80_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__80_n_0\
    );
\variable_1_assignment[1]_i_2__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__27_n_0\,
      I5 => \variable_1_assignment[1]_i_4__27_n_0\,
      O => \variable_1_assignment[1]_i_2__80_n_0\
    );
\variable_1_assignment[1]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__24_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__27_n_0\
    );
\variable_1_assignment[1]_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__24_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__27_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__80_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__27_n_0\
    );
\variable_1_id[1]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__27_n_0\
    );
\variable_1_id[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__27_n_0\
    );
\variable_1_id[3]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__27_n_0\
    );
\variable_1_id[4]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__27_n_0\
    );
\variable_1_id[4]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => \variable_3_id_reg[0]_1\,
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => \variable_1_id[4]_i_2__24_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__27_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__27_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__27_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__27_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__27_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__27_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__27_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__32_n_0\,
      I1 => \variable_1_assignment[1]_i_2__80_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__32_n_0\
    );
\variable_2_assignment[1]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__27_n_0\,
      I5 => \variable_2_assignment[1]_i_4__27_n_0\,
      O => \variable_2_assignment[1]_i_2__32_n_0\
    );
\variable_2_assignment[1]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__24_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__27_n_0\
    );
\variable_2_assignment[1]_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__24_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__27_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__32_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__27_n_0\
    );
\variable_2_id[1]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__27_n_0\
    );
\variable_2_id[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__27_n_0\
    );
\variable_2_id[3]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__27_n_0\
    );
\variable_2_id[4]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__27_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__27_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__27_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__27_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__27_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__27_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__27_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__27_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__32_n_0\,
      I1 => \variable_3_assignment[1]_i_2__80_n_0\,
      I2 => \variable_1_assignment[1]_i_2__80_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__32_n_0\
    );
\variable_3_assignment[1]_i_2__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__27_n_0\,
      I5 => \variable_3_assignment[1]_i_4__27_n_0\,
      O => \variable_3_assignment[1]_i_2__80_n_0\
    );
\variable_3_assignment[1]_i_3__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__24_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__27_n_0\
    );
\variable_3_assignment[1]_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__24_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__27_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__32_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__27_n_0\
    );
\variable_3_id[1]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__27_n_0\
    );
\variable_3_id[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__27_n_0\
    );
\variable_3_id[3]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__27_n_0\
    );
\variable_3_id[4]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__27_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__27_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__27_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__27_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__27_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__27_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__24_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__27_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__27_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    start_implication_finder_i_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[2]_i_91\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_91_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\ is
  signal \FSM_sequential_state[2]_i_192_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__79_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__70_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__70_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__66_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_3__22_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__70_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__70_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__70_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__70_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__70_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_156\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_180\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of start_implication_finder_i_80 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__79\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__70\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__70\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__70\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__70\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__70\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__70\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__70\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__86\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__70\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__70\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__70\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__70\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__70\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__70\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__70\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__70\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__70\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__70\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__70\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__70\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__70\ : label is "soft_lutpair193";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_2_assignment_reg[1]_1\ <= \^variable_2_assignment_reg[1]_1\;
\FSM_sequential_state[2]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_2_assignment_reg[1]_1\,
      I1 => \FSM_sequential_state_reg[2]_i_91\,
      I2 => \FSM_sequential_state_reg[2]_i_91_0\,
      O => \variable_2_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_192_n_0\,
      O => \^variable_2_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_192_n_0\
    );
\axi_reg4_o[0]_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__66_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_7(1),
      I2 => start_implication_finder_i_7(0),
      I3 => start_implication_finder_i_7(2),
      O => clause_in_use_reg_0
    );
start_implication_finder_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^is_unit\(0)
    );
\variable_1_assignment[1]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__79_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__79_n_0\
    );
\variable_1_assignment[1]_i_2__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__70_n_0\,
      I5 => \variable_1_assignment[1]_i_4__70_n_0\,
      O => \variable_1_assignment[1]_i_2__79_n_0\
    );
\variable_1_assignment[1]_i_3__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__66_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__70_n_0\
    );
\variable_1_assignment[1]_i_4__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__66_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__70_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__79_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__70_n_0\
    );
\variable_1_id[1]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__70_n_0\
    );
\variable_1_id[2]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__70_n_0\
    );
\variable_1_id[3]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__70_n_0\
    );
\variable_1_id[4]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__70_n_0\
    );
\variable_1_id[4]_i_2__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => \variable_1_id[4]_i_3__22_n_0\,
      I5 => \^slv_reg0_reg[6]\,
      O => \variable_1_id[4]_i_2__66_n_0\
    );
\variable_1_id[4]_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => op_code_read,
      O => \^slv_reg0_reg[6]\
    );
\variable_1_id[4]_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      I1 => Q(1),
      O => \variable_1_id[4]_i_3__22_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__70_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__70_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__70_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__70_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__70_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__70_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__70_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__86_n_0\,
      I1 => \variable_1_assignment[1]_i_2__79_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__86_n_0\
    );
\variable_2_assignment[1]_i_2__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__70_n_0\,
      I5 => \variable_2_assignment[1]_i_4__70_n_0\,
      O => \variable_2_assignment[1]_i_2__86_n_0\
    );
\variable_2_assignment[1]_i_3__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__66_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__70_n_0\
    );
\variable_2_assignment[1]_i_4__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__66_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__70_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__86_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__70_n_0\
    );
\variable_2_id[1]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__70_n_0\
    );
\variable_2_id[2]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__70_n_0\
    );
\variable_2_id[3]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__70_n_0\
    );
\variable_2_id[4]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__70_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__70_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__70_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__70_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__70_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__70_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__70_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__70_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__86_n_0\,
      I1 => \variable_3_assignment[1]_i_2__79_n_0\,
      I2 => \variable_1_assignment[1]_i_2__79_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__86_n_0\
    );
\variable_3_assignment[1]_i_2__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__70_n_0\,
      I5 => \variable_3_assignment[1]_i_4__70_n_0\,
      O => \variable_3_assignment[1]_i_2__79_n_0\
    );
\variable_3_assignment[1]_i_3__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__66_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__70_n_0\
    );
\variable_3_assignment[1]_i_4__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__66_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__70_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__86_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__70_n_0\
    );
\variable_3_id[1]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__70_n_0\
    );
\variable_3_id[2]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__70_n_0\
    );
\variable_3_id[3]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__70_n_0\
    );
\variable_3_id[4]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__70_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__70_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__70_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__70_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__70_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__70_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__66_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__70_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__70_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_168\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_168_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_168_1\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\ is
  signal \FSM_sequential_state[2]_i_208_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_205_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__25_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__24_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__25_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__23_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__25_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__25_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__25_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__25_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__25_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__25_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__25_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__25_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_184\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_205\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of start_implication_finder_i_34 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__25\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__24\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__25\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__25\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__25\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__25\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__25\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__25\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__25\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__25\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__25\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__25\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__25\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__25\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__25\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__25\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__25\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__25\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__25\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__25\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__25\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__25\ : label is "soft_lutpair468";
begin
  \variable_2_assignment_reg[1]_0\ <= \^variable_2_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_208_n_0\,
      O => \^variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_208_n_0\
    );
\axi_reg4_o[0]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_205_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_168\,
      I4 => \axi_reg4_o_reg[0]_i_168_0\,
      I5 => \axi_reg4_o_reg[0]_i_168_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_205_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_168\,
      I4 => \axi_reg4_o_reg[0]_i_168_0\,
      I5 => \axi_reg4_o_reg[0]_i_168_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_205_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__23_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__25_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__25_n_0\
    );
\variable_1_assignment[1]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__24_n_0\,
      I5 => \variable_1_assignment[1]_i_4__25_n_0\,
      O => \variable_1_assignment[1]_i_2__25_n_0\
    );
\variable_1_assignment[1]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__23_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__24_n_0\
    );
\variable_1_assignment[1]_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__23_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__25_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__25_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__25_n_0\
    );
\variable_1_id[1]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__25_n_0\
    );
\variable_1_id[2]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__25_n_0\
    );
\variable_1_id[3]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__25_n_0\
    );
\variable_1_id[4]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__25_n_0\
    );
\variable_1_id[4]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__23_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__25_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__25_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__25_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__25_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__25_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__25_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__25_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__25_n_0\,
      I1 => \variable_1_assignment[1]_i_2__25_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__25_n_0\
    );
\variable_2_assignment[1]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__25_n_0\,
      I5 => \variable_2_assignment[1]_i_4__25_n_0\,
      O => \variable_2_assignment[1]_i_2__25_n_0\
    );
\variable_2_assignment[1]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__23_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__25_n_0\
    );
\variable_2_assignment[1]_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__23_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__25_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__25_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__25_n_0\
    );
\variable_2_id[1]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__25_n_0\
    );
\variable_2_id[2]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__25_n_0\
    );
\variable_2_id[3]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__25_n_0\
    );
\variable_2_id[4]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__25_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__25_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__25_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__25_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__25_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__25_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__25_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__25_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__25_n_0\,
      I1 => \variable_3_assignment[1]_i_2__25_n_0\,
      I2 => \variable_1_assignment[1]_i_2__25_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__25_n_0\
    );
\variable_3_assignment[1]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__25_n_0\,
      I5 => \variable_3_assignment[1]_i_4__25_n_0\,
      O => \variable_3_assignment[1]_i_2__25_n_0\
    );
\variable_3_assignment[1]_i_3__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__23_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__25_n_0\
    );
\variable_3_assignment[1]_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__23_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__25_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__25_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__25_n_0\
    );
\variable_3_id[1]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__25_n_0\
    );
\variable_3_id[2]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__25_n_0\
    );
\variable_3_id[3]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__25_n_0\
    );
\variable_3_id[4]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__25_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__25_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__25_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__25_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__25_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__25_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__23_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__25_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__25_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_2_polarity_reg_0 : out STD_LOGIC;
    \slv_reg0_reg[5]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_134\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_134_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_134_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\ is
  signal \FSM_sequential_state[2]_i_191_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_179_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[5]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__78_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__34_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__37_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__37_n_0\ : STD_LOGIC;
  signal \^variable_2_polarity_reg_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__37_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_155\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_179\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of start_implication_finder_i_100 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__78\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__37\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__37\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__37\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__37\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__37\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__37\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__37\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__33\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__37\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__37\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__37\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__37\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__37\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__37\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__37\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__37\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__37\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__37\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__37\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__37\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__37\ : label is "soft_lutpair213";
begin
  \slv_reg0_reg[5]\ <= \^slv_reg0_reg[5]\;
  variable_2_polarity_reg_0 <= \^variable_2_polarity_reg_0\;
\FSM_sequential_state[2]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_191_n_0\,
      O => \^variable_2_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_191_n_0\
    );
\axi_reg4_o[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_179_n_0\,
      I2 => \^variable_2_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_134\,
      I4 => \axi_reg4_o_reg[0]_i_134_0\,
      I5 => \axi_reg4_o_reg[0]_i_134_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_179_n_0\,
      I2 => \^variable_2_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_134\,
      I4 => \axi_reg4_o_reg[0]_i_134_0\,
      I5 => \axi_reg4_o_reg[0]_i_134_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_179_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__34_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_100: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__78_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__78_n_0\
    );
\variable_1_assignment[1]_i_2__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__37_n_0\,
      I5 => \variable_1_assignment[1]_i_4__37_n_0\,
      O => \variable_1_assignment[1]_i_2__78_n_0\
    );
\variable_1_assignment[1]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__34_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__37_n_0\
    );
\variable_1_assignment[1]_i_4__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__34_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__37_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__78_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__37_n_0\
    );
\variable_1_id[1]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__37_n_0\
    );
\variable_1_id[2]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__37_n_0\
    );
\variable_1_id[3]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__37_n_0\
    );
\variable_1_id[4]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__37_n_0\
    );
\variable_1_id[4]_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(1),
      I4 => \^slv_reg0_reg[5]\,
      O => \variable_1_id[4]_i_2__34_n_0\
    );
\variable_1_id[4]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => op_code_read,
      I3 => Q(5),
      O => \^slv_reg0_reg[5]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__37_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__37_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__37_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__37_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__37_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__37_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__37_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__33_n_0\,
      I1 => \variable_1_assignment[1]_i_2__78_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__33_n_0\
    );
\variable_2_assignment[1]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__37_n_0\,
      I5 => \variable_2_assignment[1]_i_4__37_n_0\,
      O => \variable_2_assignment[1]_i_2__33_n_0\
    );
\variable_2_assignment[1]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__34_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__37_n_0\
    );
\variable_2_assignment[1]_i_4__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__34_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__37_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__33_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__37_n_0\
    );
\variable_2_id[1]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__37_n_0\
    );
\variable_2_id[2]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__37_n_0\
    );
\variable_2_id[3]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__37_n_0\
    );
\variable_2_id[4]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__37_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__37_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__37_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__37_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__37_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__37_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__37_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__37_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__33_n_0\,
      I1 => \variable_3_assignment[1]_i_2__78_n_0\,
      I2 => \variable_1_assignment[1]_i_2__78_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__33_n_0\
    );
\variable_3_assignment[1]_i_2__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__37_n_0\,
      I5 => \variable_3_assignment[1]_i_4__37_n_0\,
      O => \variable_3_assignment[1]_i_2__78_n_0\
    );
\variable_3_assignment[1]_i_3__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__34_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__37_n_0\
    );
\variable_3_assignment[1]_i_4__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__34_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__37_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__33_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__37_n_0\
    );
\variable_3_id[1]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__37_n_0\
    );
\variable_3_id[2]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__37_n_0\
    );
\variable_3_id[3]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__37_n_0\
    );
\variable_3_id[4]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__37_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__37_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__37_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__37_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__37_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__37_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__34_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__37_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__37_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\ is
  signal \FSM_sequential_state[2]_i_190_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__77_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__83_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__83_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__79_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_3__33_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__83_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__83_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__83_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_154\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_178\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of start_implication_finder_i_70 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__77\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__83\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__83\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__83\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__83\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__83\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__83\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__83\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__34\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__83\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__83\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__83\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__83\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__83\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__83\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__83\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__83\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__83\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__83\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__83\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__83\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__83\ : label is "soft_lutpair219";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_190_n_0\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_190_n_0\
    );
FSM_sequential_state_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__79_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__77_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__77_n_0\
    );
\variable_1_assignment[1]_i_2__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__83_n_0\,
      I5 => \variable_1_assignment[1]_i_4__83_n_0\,
      O => \variable_1_assignment[1]_i_2__77_n_0\
    );
\variable_1_assignment[1]_i_3__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__79_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__83_n_0\
    );
\variable_1_assignment[1]_i_4__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__79_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__83_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__77_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__83_n_0\
    );
\variable_1_id[1]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__83_n_0\
    );
\variable_1_id[2]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__83_n_0\
    );
\variable_1_id[3]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__83_n_0\
    );
\variable_1_id[4]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__83_n_0\
    );
\variable_1_id[4]_i_2__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => \variable_1_id[4]_i_3__33_n_0\,
      I4 => Q(6),
      I5 => op_code_read,
      O => \variable_1_id[4]_i_2__79_n_0\
    );
\variable_1_id[4]_i_3__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      O => \variable_1_id[4]_i_3__33_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__83_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__83_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__83_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__83_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__83_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__83_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__83_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__34_n_0\,
      I1 => \variable_1_assignment[1]_i_2__77_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__34_n_0\
    );
\variable_2_assignment[1]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__83_n_0\,
      I5 => \variable_2_assignment[1]_i_4__83_n_0\,
      O => \variable_2_assignment[1]_i_2__34_n_0\
    );
\variable_2_assignment[1]_i_3__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__79_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__83_n_0\
    );
\variable_2_assignment[1]_i_4__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__79_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__83_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__34_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__83_n_0\
    );
\variable_2_id[1]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__83_n_0\
    );
\variable_2_id[2]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__83_n_0\
    );
\variable_2_id[3]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__83_n_0\
    );
\variable_2_id[4]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__83_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__83_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__83_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__83_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__83_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__83_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__83_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__83_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__34_n_0\,
      I1 => \variable_3_assignment[1]_i_2__77_n_0\,
      I2 => \variable_1_assignment[1]_i_2__77_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__34_n_0\
    );
\variable_3_assignment[1]_i_2__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__83_n_0\,
      I5 => \variable_3_assignment[1]_i_4__83_n_0\,
      O => \variable_3_assignment[1]_i_2__77_n_0\
    );
\variable_3_assignment[1]_i_3__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__79_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__83_n_0\
    );
\variable_3_assignment[1]_i_4__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__79_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__83_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__34_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__83_n_0\
    );
\variable_3_id[1]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__83_n_0\
    );
\variable_3_id[2]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__83_n_0\
    );
\variable_3_id[3]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__83_n_0\
    );
\variable_3_id[4]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__83_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__83_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__83_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__83_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__83_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__83_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__79_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__83_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__83_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\ is
  port (
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_134_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_134_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_134_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_91\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\ is
  signal \FSM_sequential_state[2]_i_153_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_189_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_152_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_156_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_177_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_134_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_134_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_134_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__76_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__57_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__61_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__61_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__61_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_134_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_153\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_177\ : label is "soft_lutpair233";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_134\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of start_implication_finder_i_51 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__76\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__61\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__61\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__61\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__61\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__61\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__61\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__61\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__35\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__61\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__61\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__61\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__61\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__61\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__61\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__61\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__61\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__61\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__61\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__61\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__61\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__61\ : label is "soft_lutpair232";
begin
\FSM_sequential_state[2]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_153_n_0\,
      I1 => \axi_reg4_o_reg[0]_i_134_2\,
      I2 => \FSM_sequential_state_reg[2]_i_91\,
      O => \variable_2_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_189_n_0\,
      O => \FSM_sequential_state[2]_i_153_n_0\
    );
\FSM_sequential_state[2]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_189_n_0\
    );
\axi_reg4_o[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_177_n_0\,
      I2 => \FSM_sequential_state[2]_i_153_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_134_0\,
      I4 => \axi_reg4_o_reg[0]_i_134_1\,
      I5 => \axi_reg4_o_reg[0]_i_134_2\,
      O => \axi_reg4_o[0]_i_152_n_0\
    );
\axi_reg4_o[0]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_177_n_0\,
      I2 => \FSM_sequential_state[2]_i_153_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_134_0\,
      I4 => \axi_reg4_o_reg[0]_i_134_1\,
      I5 => \axi_reg4_o_reg[0]_i_134_2\,
      O => \axi_reg4_o[0]_i_156_n_0\
    );
\axi_reg4_o[0]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_177_n_0\
    );
\axi_reg4_o_reg[0]_i_134\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_i_117\(0),
      CO(3) => CO(0),
      CO(2) => \axi_reg4_o_reg[0]_i_134_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_134_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_134_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_152_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_134_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_156_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__57_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__76_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__76_n_0\
    );
\variable_1_assignment[1]_i_2__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__61_n_0\,
      I5 => \variable_1_assignment[1]_i_4__61_n_0\,
      O => \variable_1_assignment[1]_i_2__76_n_0\
    );
\variable_1_assignment[1]_i_3__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__57_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__61_n_0\
    );
\variable_1_assignment[1]_i_4__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__57_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__61_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__76_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__61_n_0\
    );
\variable_1_id[1]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__61_n_0\
    );
\variable_1_id[2]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__61_n_0\
    );
\variable_1_id[3]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__61_n_0\
    );
\variable_1_id[4]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__61_n_0\
    );
\variable_1_id[4]_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => Q(6),
      I1 => op_code_read,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(4),
      I5 => \variable_1_id[4]_i_3__7_n_0\,
      O => \variable_1_id[4]_i_2__57_n_0\
    );
\variable_1_id[4]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(1),
      I2 => Q(0),
      O => \variable_1_id[4]_i_3__7_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__61_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__61_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__61_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__61_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__61_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__61_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__61_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__35_n_0\,
      I1 => \variable_1_assignment[1]_i_2__76_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__35_n_0\
    );
\variable_2_assignment[1]_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__61_n_0\,
      I5 => \variable_2_assignment[1]_i_4__61_n_0\,
      O => \variable_2_assignment[1]_i_2__35_n_0\
    );
\variable_2_assignment[1]_i_3__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__57_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__61_n_0\
    );
\variable_2_assignment[1]_i_4__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__57_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__61_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__35_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__61_n_0\
    );
\variable_2_id[1]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__61_n_0\
    );
\variable_2_id[2]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__61_n_0\
    );
\variable_2_id[3]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__61_n_0\
    );
\variable_2_id[4]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__61_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__61_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__61_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__61_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__61_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__61_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__61_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__61_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__35_n_0\,
      I1 => \variable_3_assignment[1]_i_2__76_n_0\,
      I2 => \variable_1_assignment[1]_i_2__76_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__35_n_0\
    );
\variable_3_assignment[1]_i_2__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__61_n_0\,
      I5 => \variable_3_assignment[1]_i_4__61_n_0\,
      O => \variable_3_assignment[1]_i_2__76_n_0\
    );
\variable_3_assignment[1]_i_3__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__57_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__61_n_0\
    );
\variable_3_assignment[1]_i_4__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__57_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__61_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__35_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__61_n_0\
    );
\variable_3_id[1]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__61_n_0\
    );
\variable_3_id[2]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__61_n_0\
    );
\variable_3_id[3]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__61_n_0\
    );
\variable_3_id[4]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__61_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__61_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__61_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__61_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__61_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__61_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__57_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__61_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__61_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\ is
  signal \FSM_sequential_state[2]_i_175_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__75_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__48_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__48_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__45_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__48_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__48_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__48_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_135\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_167\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of start_implication_finder_i_35 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__75\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__48\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__48\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__48\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__48\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__48\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__48\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__48\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__36\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__48\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__48\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__48\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__48\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__48\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__48\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__48\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__48\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__48\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__48\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__48\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__48\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__48\ : label is "soft_lutpair245";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_175_n_0\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_175_n_0\
    );
\axi_reg4_o[0]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__45_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__75_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__75_n_0\
    );
\variable_1_assignment[1]_i_2__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__48_n_0\,
      I5 => \variable_1_assignment[1]_i_4__48_n_0\,
      O => \variable_1_assignment[1]_i_2__75_n_0\
    );
\variable_1_assignment[1]_i_3__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__45_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__48_n_0\
    );
\variable_1_assignment[1]_i_4__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__45_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__48_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__75_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__48_n_0\
    );
\variable_1_id[1]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__48_n_0\
    );
\variable_1_id[2]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__48_n_0\
    );
\variable_1_id[3]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__48_n_0\
    );
\variable_1_id[4]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__48_n_0\
    );
\variable_1_id[4]_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \variable_3_id_reg[0]_0\,
      I4 => Q(1),
      I5 => Q(0),
      O => \variable_1_id[4]_i_2__45_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__48_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__48_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__48_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__48_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__48_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__48_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__48_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__36_n_0\,
      I1 => \variable_1_assignment[1]_i_2__75_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__36_n_0\
    );
\variable_2_assignment[1]_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__48_n_0\,
      I5 => \variable_2_assignment[1]_i_4__48_n_0\,
      O => \variable_2_assignment[1]_i_2__36_n_0\
    );
\variable_2_assignment[1]_i_3__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__45_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__48_n_0\
    );
\variable_2_assignment[1]_i_4__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__45_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__48_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__36_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__48_n_0\
    );
\variable_2_id[1]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__48_n_0\
    );
\variable_2_id[2]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__48_n_0\
    );
\variable_2_id[3]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__48_n_0\
    );
\variable_2_id[4]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__48_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__48_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__48_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__48_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__48_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__48_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__48_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__48_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__36_n_0\,
      I1 => \variable_3_assignment[1]_i_2__75_n_0\,
      I2 => \variable_1_assignment[1]_i_2__75_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__36_n_0\
    );
\variable_3_assignment[1]_i_2__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__48_n_0\,
      I5 => \variable_3_assignment[1]_i_4__48_n_0\,
      O => \variable_3_assignment[1]_i_2__75_n_0\
    );
\variable_3_assignment[1]_i_3__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__45_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__48_n_0\
    );
\variable_3_assignment[1]_i_4__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__45_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__48_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__36_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__48_n_0\
    );
\variable_3_id[1]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__48_n_0\
    );
\variable_3_id[2]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__48_n_0\
    );
\variable_3_id[3]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__48_n_0\
    );
\variable_3_id[4]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__48_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__48_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__48_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__48_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__48_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__48_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__45_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__48_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__48_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_117\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\ is
  signal \FSM_sequential_state[2]_i_176_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_166_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__74_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__39_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__39_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__36_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__39_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__37_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__39_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__39_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_136\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_166\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of start_implication_finder_i_98 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__74\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__39\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__39\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__39\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__39\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__39\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__39\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__39\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__37\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__39\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__39\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__39\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__39\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__39\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__39\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__39\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__39\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__39\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__39\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__39\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__39\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__39\ : label is "soft_lutpair258";
begin
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_176_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_176_n_0\
    );
FSM_sequential_state_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_166_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_117\,
      I4 => \axi_reg4_o_reg[0]_i_117_0\,
      I5 => \axi_reg4_o_reg[0]_i_117_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_166_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_117\,
      I4 => \axi_reg4_o_reg[0]_i_117_0\,
      I5 => \axi_reg4_o_reg[0]_i_117_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_166_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__36_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__74_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__74_n_0\
    );
\variable_1_assignment[1]_i_2__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__39_n_0\,
      I5 => \variable_1_assignment[1]_i_4__39_n_0\,
      O => \variable_1_assignment[1]_i_2__74_n_0\
    );
\variable_1_assignment[1]_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__36_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__39_n_0\
    );
\variable_1_assignment[1]_i_4__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__36_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__39_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__74_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__39_n_0\
    );
\variable_1_id[1]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__39_n_0\
    );
\variable_1_id[2]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__39_n_0\
    );
\variable_1_id[3]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__39_n_0\
    );
\variable_1_id[4]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__39_n_0\
    );
\variable_1_id[4]_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^slv_reg0_reg[3]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(6),
      O => \variable_1_id[4]_i_2__36_n_0\
    );
\variable_1_id[4]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => op_code_read,
      I3 => Q(5),
      O => \^slv_reg0_reg[3]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__39_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__39_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__39_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__39_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__39_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__39_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__39_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__37_n_0\,
      I1 => \variable_1_assignment[1]_i_2__74_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__37_n_0\
    );
\variable_2_assignment[1]_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__39_n_0\,
      I5 => \variable_2_assignment[1]_i_4__39_n_0\,
      O => \variable_2_assignment[1]_i_2__37_n_0\
    );
\variable_2_assignment[1]_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__36_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__39_n_0\
    );
\variable_2_assignment[1]_i_4__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__36_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__39_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__37_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__39_n_0\
    );
\variable_2_id[1]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__39_n_0\
    );
\variable_2_id[2]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__39_n_0\
    );
\variable_2_id[3]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__39_n_0\
    );
\variable_2_id[4]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__39_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__39_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__39_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__39_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__39_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__39_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__39_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__39_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__37_n_0\,
      I1 => \variable_3_assignment[1]_i_2__74_n_0\,
      I2 => \variable_1_assignment[1]_i_2__74_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__37_n_0\
    );
\variable_3_assignment[1]_i_2__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__39_n_0\,
      I5 => \variable_3_assignment[1]_i_4__39_n_0\,
      O => \variable_3_assignment[1]_i_2__74_n_0\
    );
\variable_3_assignment[1]_i_3__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__36_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__39_n_0\
    );
\variable_3_assignment[1]_i_4__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__36_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__39_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__37_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__39_n_0\
    );
\variable_3_id[1]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__39_n_0\
    );
\variable_3_id[2]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__39_n_0\
    );
\variable_3_id[3]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__39_n_0\
    );
\variable_3_id[4]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__39_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__39_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__39_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__39_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__39_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__39_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__36_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__39_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__39_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_implication_finder_i_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[2]_i_62\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_62_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\ is
  signal \FSM_sequential_state[2]_i_174_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__4_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__4_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__4_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_134\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_165\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of start_implication_finder_i_50 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__4\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__4\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__4\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__4\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__4\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__4\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__4\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__4\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__4\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__4\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__4\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__4\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__4\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__4\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__4\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__4\ : label is "soft_lutpair271";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_174_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\FSM_sequential_state[2]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_174_n_0\
    );
\FSM_sequential_state[2]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_62\,
      I2 => \FSM_sequential_state_reg[2]_i_62_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\axi_reg4_o[0]_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__3_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_4(1),
      I2 => start_implication_finder_i_4(0),
      I3 => start_implication_finder_i_4(2),
      O => clause_in_use_reg_0
    );
start_implication_finder_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^is_unit\(0)
    );
\variable_1_assignment[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__4_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__4_n_0\
    );
\variable_1_assignment[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__4_n_0\,
      I5 => \variable_1_assignment[1]_i_4__4_n_0\,
      O => \variable_1_assignment[1]_i_2__4_n_0\
    );
\variable_1_assignment[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__3_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__4_n_0\
    );
\variable_1_assignment[1]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__3_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__4_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__4_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__4_n_0\
    );
\variable_1_id[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__4_n_0\
    );
\variable_1_id[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__4_n_0\
    );
\variable_1_id[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__4_n_0\
    );
\variable_1_id[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__4_n_0\
    );
\variable_1_id[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => \variable_3_id_reg[0]_1\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => \variable_1_id[4]_i_2__3_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__4_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__4_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__4_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__4_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__4_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__4_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__4_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__4_n_0\,
      I1 => \variable_1_assignment[1]_i_2__4_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__4_n_0\
    );
\variable_2_assignment[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__4_n_0\,
      I5 => \variable_2_assignment[1]_i_4__4_n_0\,
      O => \variable_2_assignment[1]_i_2__4_n_0\
    );
\variable_2_assignment[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__3_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__4_n_0\
    );
\variable_2_assignment[1]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__3_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__4_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__4_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__4_n_0\
    );
\variable_2_id[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__4_n_0\
    );
\variable_2_id[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__4_n_0\
    );
\variable_2_id[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__4_n_0\
    );
\variable_2_id[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__4_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__4_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__4_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__4_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__4_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__4_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__4_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__4_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__4_n_0\,
      I1 => \variable_3_assignment[1]_i_2__4_n_0\,
      I2 => \variable_1_assignment[1]_i_2__4_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__4_n_0\
    );
\variable_3_assignment[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__4_n_0\,
      I5 => \variable_3_assignment[1]_i_4__4_n_0\,
      O => \variable_3_assignment[1]_i_2__4_n_0\
    );
\variable_3_assignment[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__3_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__4_n_0\
    );
\variable_3_assignment[1]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__3_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__4_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__4_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__4_n_0\
    );
\variable_3_id[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__4_n_0\
    );
\variable_3_id[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__4_n_0\
    );
\variable_3_id[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__4_n_0\
    );
\variable_3_id[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__4_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__4_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__4_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__4_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__4_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__4_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__3_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__4_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__4_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\ is
  signal \FSM_sequential_state[2]_i_173_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_164_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__73_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__54_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__58_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__58_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__58_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_133\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_164\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of start_implication_finder_i_79 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__73\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__58\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__58\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__58\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__58\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__58\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__58\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__58\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__85\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__58\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__58\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__58\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__58\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__58\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__58\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__58\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__58\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__58\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__58\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__58\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__58\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__58\ : label is "soft_lutpair284";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_173_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_173_n_0\
    );
\axi_reg4_o[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_164_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_117\,
      I4 => \axi_reg4_o_reg[0]_i_117_0\,
      I5 => \axi_reg4_o_reg[0]_i_117_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_164_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_117\,
      I4 => \axi_reg4_o_reg[0]_i_117_0\,
      I5 => \axi_reg4_o_reg[0]_i_117_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_164_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__54_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__73_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__73_n_0\
    );
\variable_1_assignment[1]_i_2__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__58_n_0\,
      I5 => \variable_1_assignment[1]_i_4__58_n_0\,
      O => \variable_1_assignment[1]_i_2__73_n_0\
    );
\variable_1_assignment[1]_i_3__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__54_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__58_n_0\
    );
\variable_1_assignment[1]_i_4__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__54_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__58_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__73_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__58_n_0\
    );
\variable_1_id[1]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__58_n_0\
    );
\variable_1_id[2]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__58_n_0\
    );
\variable_1_id[3]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__58_n_0\
    );
\variable_1_id[4]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__58_n_0\
    );
\variable_1_id[4]_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      O => \variable_1_id[4]_i_2__54_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__58_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__58_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__58_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__58_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__58_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__58_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__58_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__85_n_0\,
      I1 => \variable_1_assignment[1]_i_2__73_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__85_n_0\
    );
\variable_2_assignment[1]_i_2__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__58_n_0\,
      I5 => \variable_2_assignment[1]_i_4__58_n_0\,
      O => \variable_2_assignment[1]_i_2__85_n_0\
    );
\variable_2_assignment[1]_i_3__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__54_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__58_n_0\
    );
\variable_2_assignment[1]_i_4__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__54_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__58_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__85_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__58_n_0\
    );
\variable_2_id[1]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__58_n_0\
    );
\variable_2_id[2]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__58_n_0\
    );
\variable_2_id[3]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__58_n_0\
    );
\variable_2_id[4]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__58_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__58_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__58_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__58_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__58_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__58_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__58_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__58_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__85_n_0\,
      I1 => \variable_3_assignment[1]_i_2__73_n_0\,
      I2 => \variable_1_assignment[1]_i_2__73_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__85_n_0\
    );
\variable_3_assignment[1]_i_2__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__58_n_0\,
      I5 => \variable_3_assignment[1]_i_4__58_n_0\,
      O => \variable_3_assignment[1]_i_2__73_n_0\
    );
\variable_3_assignment[1]_i_3__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__54_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__58_n_0\
    );
\variable_3_assignment[1]_i_4__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__54_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__58_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__85_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__58_n_0\
    );
\variable_3_id[1]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__58_n_0\
    );
\variable_3_id[2]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__58_n_0\
    );
\variable_3_id[3]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__58_n_0\
    );
\variable_3_id[4]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__58_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__58_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__58_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__58_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__58_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__58_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__54_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__58_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__58_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    should_update_clause_reg : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\ is
  signal \FSM_sequential_state[2]_i_172_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^should_update_clause_reg\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__72_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__79_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__79_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__75_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__79_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__79_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__79_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_132\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_163\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of start_implication_finder_i_53 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__72\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__79\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__79\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__79\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__79\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__79\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__79\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__79\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__38\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__79\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__79\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__79\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__79\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__79\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__79\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__79\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__79\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__79\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__79\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__79\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__79\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__79\ : label is "soft_lutpair297";
begin
  should_update_clause_reg <= \^should_update_clause_reg\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_172_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_172_n_0\
    );
FSM_sequential_state_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__75_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__72_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__72_n_0\
    );
\variable_1_assignment[1]_i_2__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__79_n_0\,
      I5 => \variable_1_assignment[1]_i_4__79_n_0\,
      O => \variable_1_assignment[1]_i_2__72_n_0\
    );
\variable_1_assignment[1]_i_3__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__75_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__79_n_0\
    );
\variable_1_assignment[1]_i_4__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__75_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__79_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__72_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__79_n_0\
    );
\variable_1_id[1]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__79_n_0\
    );
\variable_1_id[2]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__79_n_0\
    );
\variable_1_id[3]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__79_n_0\
    );
\variable_1_id[4]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__79_n_0\
    );
\variable_1_id[4]_i_2__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(1),
      I4 => \^should_update_clause_reg\,
      O => \variable_1_id[4]_i_2__75_n_0\
    );
\variable_1_id[4]_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => op_code_read,
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(0),
      O => \^should_update_clause_reg\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__79_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__79_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__79_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__79_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__79_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__79_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__79_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__38_n_0\,
      I1 => \variable_1_assignment[1]_i_2__72_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__38_n_0\
    );
\variable_2_assignment[1]_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__79_n_0\,
      I5 => \variable_2_assignment[1]_i_4__79_n_0\,
      O => \variable_2_assignment[1]_i_2__38_n_0\
    );
\variable_2_assignment[1]_i_3__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__75_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__79_n_0\
    );
\variable_2_assignment[1]_i_4__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__75_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__79_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__38_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__79_n_0\
    );
\variable_2_id[1]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__79_n_0\
    );
\variable_2_id[2]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__79_n_0\
    );
\variable_2_id[3]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__79_n_0\
    );
\variable_2_id[4]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__79_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__79_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__79_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__79_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__79_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__79_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__79_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__79_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__38_n_0\,
      I1 => \variable_3_assignment[1]_i_2__72_n_0\,
      I2 => \variable_1_assignment[1]_i_2__72_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__38_n_0\
    );
\variable_3_assignment[1]_i_2__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__79_n_0\,
      I5 => \variable_3_assignment[1]_i_4__79_n_0\,
      O => \variable_3_assignment[1]_i_2__72_n_0\
    );
\variable_3_assignment[1]_i_3__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__75_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__79_n_0\
    );
\variable_3_assignment[1]_i_4__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__75_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__79_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__38_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__79_n_0\
    );
\variable_3_id[1]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__79_n_0\
    );
\variable_3_id[2]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__79_n_0\
    );
\variable_3_id[3]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__79_n_0\
    );
\variable_3_id[4]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__79_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__79_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__79_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__79_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__79_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__79_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__75_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__79_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__79_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    start_implication_finder_i_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[2]_i_62\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\ is
  signal \FSM_sequential_state[2]_i_131_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_171_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_162_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__71_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__33_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__33_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__30_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_3__21_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__33_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__39_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__33_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__33_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__33_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_131\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_162\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of start_implication_finder_i_76 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__71\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__33\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__33\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__33\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__33\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__33\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__33\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__33\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__39\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__33\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__33\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__33\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__33\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__33\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__33\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__33\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__33\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__33\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__33\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__33\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__33\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__33\ : label is "soft_lutpair310";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_sequential_state[2]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_171_n_0\,
      O => \FSM_sequential_state[2]_i_131_n_0\
    );
\FSM_sequential_state[2]_i_171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_171_n_0\
    );
\FSM_sequential_state[2]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_131_n_0\,
      I1 => \axi_reg4_o_reg[0]_i_117_1\,
      I2 => \FSM_sequential_state_reg[2]_i_62\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\axi_reg4_o[0]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_162_n_0\,
      I2 => \FSM_sequential_state[2]_i_131_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_117\,
      I4 => \axi_reg4_o_reg[0]_i_117_0\,
      I5 => \axi_reg4_o_reg[0]_i_117_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_162_n_0\,
      I2 => \FSM_sequential_state[2]_i_131_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_117\,
      I4 => \axi_reg4_o_reg[0]_i_117_0\,
      I5 => \axi_reg4_o_reg[0]_i_117_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_162_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__30_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_7(2),
      I2 => start_implication_finder_i_7(0),
      I3 => start_implication_finder_i_7(1),
      O => clause_in_use_reg_0
    );
start_implication_finder_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^is_unit\(0)
    );
\variable_1_assignment[1]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__71_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__71_n_0\
    );
\variable_1_assignment[1]_i_2__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__33_n_0\,
      I5 => \variable_1_assignment[1]_i_4__33_n_0\,
      O => \variable_1_assignment[1]_i_2__71_n_0\
    );
\variable_1_assignment[1]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__30_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__33_n_0\
    );
\variable_1_assignment[1]_i_4__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__30_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__33_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__71_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__33_n_0\
    );
\variable_1_id[1]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__33_n_0\
    );
\variable_1_id[2]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__33_n_0\
    );
\variable_1_id[3]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__33_n_0\
    );
\variable_1_id[4]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__33_n_0\
    );
\variable_1_id[4]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \variable_1_id[4]_i_3__21_n_0\,
      I1 => Q(3),
      I2 => Q(5),
      I3 => op_code_read,
      I4 => Q(0),
      O => \variable_1_id[4]_i_2__30_n_0\
    );
\variable_1_id[4]_i_3__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(2),
      O => \variable_1_id[4]_i_3__21_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__33_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__33_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__33_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__33_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__33_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__33_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__33_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__39_n_0\,
      I1 => \variable_1_assignment[1]_i_2__71_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__39_n_0\
    );
\variable_2_assignment[1]_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__33_n_0\,
      I5 => \variable_2_assignment[1]_i_4__33_n_0\,
      O => \variable_2_assignment[1]_i_2__39_n_0\
    );
\variable_2_assignment[1]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__30_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__33_n_0\
    );
\variable_2_assignment[1]_i_4__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__30_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__33_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__39_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__33_n_0\
    );
\variable_2_id[1]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__33_n_0\
    );
\variable_2_id[2]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__33_n_0\
    );
\variable_2_id[3]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__33_n_0\
    );
\variable_2_id[4]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__33_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__33_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__33_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__33_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__33_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__33_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__33_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__33_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__39_n_0\,
      I1 => \variable_3_assignment[1]_i_2__71_n_0\,
      I2 => \variable_1_assignment[1]_i_2__71_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__39_n_0\
    );
\variable_3_assignment[1]_i_2__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__33_n_0\,
      I5 => \variable_3_assignment[1]_i_4__33_n_0\,
      O => \variable_3_assignment[1]_i_2__71_n_0\
    );
\variable_3_assignment[1]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__30_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__33_n_0\
    );
\variable_3_assignment[1]_i_4__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__30_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__33_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__39_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__33_n_0\
    );
\variable_3_id[1]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__33_n_0\
    );
\variable_3_id[2]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__33_n_0\
    );
\variable_3_id[3]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__33_n_0\
    );
\variable_3_id[4]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__33_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__33_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__33_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__33_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__33_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__33_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__30_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__33_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__33_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\ is
  signal \FSM_sequential_state[2]_i_169_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__70_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__28_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__28_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__25_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__28_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__28_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__28_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_129\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_169\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_161\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_259\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of start_implication_finder_i_36 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__70\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__28\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__28\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__28\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__28\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__28\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__28\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__28\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__40\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__28\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__28\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__28\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__28\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__28\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__28\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__28\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__28\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__28\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__28\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__28\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__28\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__28\ : label is "soft_lutpair336";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_169_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_169_n_0\
    );
\axi_reg4_o[0]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_1\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__25_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\implication_variable_id[0]_i_259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_0(0)
    );
start_implication_finder_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6800"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => clause_in_use_reg_n_0,
      I4 => is_unit(0),
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__70_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__70_n_0\
    );
\variable_1_assignment[1]_i_2__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__28_n_0\,
      I5 => \variable_1_assignment[1]_i_4__28_n_0\,
      O => \variable_1_assignment[1]_i_2__70_n_0\
    );
\variable_1_assignment[1]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__25_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__28_n_0\
    );
\variable_1_assignment[1]_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__25_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__28_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__70_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__28_n_0\
    );
\variable_1_id[1]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__28_n_0\
    );
\variable_1_id[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__28_n_0\
    );
\variable_1_id[3]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__28_n_0\
    );
\variable_1_id[4]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__28_n_0\
    );
\variable_1_id[4]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => op_code_read,
      I3 => Q(0),
      I4 => \variable_3_id_reg[0]_0\,
      I5 => \variable_3_id_reg[0]_1\,
      O => \variable_1_id[4]_i_2__25_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__28_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__28_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__28_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__28_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__28_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__28_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__28_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__40_n_0\,
      I1 => \variable_1_assignment[1]_i_2__70_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__40_n_0\
    );
\variable_2_assignment[1]_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__28_n_0\,
      I5 => \variable_2_assignment[1]_i_4__28_n_0\,
      O => \variable_2_assignment[1]_i_2__40_n_0\
    );
\variable_2_assignment[1]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__25_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__28_n_0\
    );
\variable_2_assignment[1]_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__25_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__28_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__40_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__28_n_0\
    );
\variable_2_id[1]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__28_n_0\
    );
\variable_2_id[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__28_n_0\
    );
\variable_2_id[3]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__28_n_0\
    );
\variable_2_id[4]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__28_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__28_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__28_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__28_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__28_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__28_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__28_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__28_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__40_n_0\,
      I1 => \variable_3_assignment[1]_i_2__70_n_0\,
      I2 => \variable_1_assignment[1]_i_2__70_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__40_n_0\
    );
\variable_3_assignment[1]_i_2__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__28_n_0\,
      I5 => \variable_3_assignment[1]_i_4__28_n_0\,
      O => \variable_3_assignment[1]_i_2__70_n_0\
    );
\variable_3_assignment[1]_i_3__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__25_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__28_n_0\
    );
\variable_3_assignment[1]_i_4__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__25_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__28_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__40_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__28_n_0\
    );
\variable_3_id[1]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__28_n_0\
    );
\variable_3_id[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__28_n_0\
    );
\variable_3_id[3]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__28_n_0\
    );
\variable_3_id[4]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__28_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__28_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__28_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__28_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__28_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__28_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__25_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__28_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__28_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[5]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\ is
  signal \FSM_sequential_state[2]_i_209_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[5]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__14_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__14_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__13_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__14_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__13_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__14_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__13_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_185\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_204\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of start_implication_finder_i_40 : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__14\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__13\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__14\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__14\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__14\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__14\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__14\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__14\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__14\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__14\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__14\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__14\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__14\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__14\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__14\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__14\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__14\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__14\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__14\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__14\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__14\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__14\ : label is "soft_lutpair612";
begin
  \slv_reg0_reg[5]\ <= \^slv_reg0_reg[5]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_209_n_0\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_209_n_0\
    );
FSM_sequential_state_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => S(0)
    );
\axi_reg4_o[0]_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__12_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_0(0)
    );
\variable_1_assignment[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__14_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__14_n_0\
    );
\variable_1_assignment[1]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__13_n_0\,
      I5 => \variable_1_assignment[1]_i_4__14_n_0\,
      O => \variable_1_assignment[1]_i_2__14_n_0\
    );
\variable_1_assignment[1]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__12_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__13_n_0\
    );
\variable_1_assignment[1]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__12_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__14_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__14_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__14_n_0\
    );
\variable_1_id[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__14_n_0\
    );
\variable_1_id[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__14_n_0\
    );
\variable_1_id[3]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__14_n_0\
    );
\variable_1_id[4]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__14_n_0\
    );
\variable_1_id[4]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[5]\,
      I1 => \variable_3_id_reg[0]_0\,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(2),
      I5 => op_code_read,
      O => \variable_1_id[4]_i_2__12_n_0\
    );
\variable_1_id[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => \^slv_reg0_reg[5]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__14_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__14_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__14_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__14_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__14_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__13_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__13_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__14_n_0\,
      I1 => \variable_1_assignment[1]_i_2__14_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__14_n_0\
    );
\variable_2_assignment[1]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__14_n_0\,
      I5 => \variable_2_assignment[1]_i_4__14_n_0\,
      O => \variable_2_assignment[1]_i_2__14_n_0\
    );
\variable_2_assignment[1]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__12_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__14_n_0\
    );
\variable_2_assignment[1]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__12_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__14_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__14_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__14_n_0\
    );
\variable_2_id[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__14_n_0\
    );
\variable_2_id[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__14_n_0\
    );
\variable_2_id[3]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__14_n_0\
    );
\variable_2_id[4]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__14_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__14_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__14_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__14_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__14_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__14_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__13_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__13_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__14_n_0\,
      I1 => \variable_3_assignment[1]_i_2__14_n_0\,
      I2 => \variable_1_assignment[1]_i_2__14_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__14_n_0\
    );
\variable_3_assignment[1]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__14_n_0\,
      I5 => \variable_3_assignment[1]_i_4__14_n_0\,
      O => \variable_3_assignment[1]_i_2__14_n_0\
    );
\variable_3_assignment[1]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__12_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__14_n_0\
    );
\variable_3_assignment[1]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__12_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__14_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__14_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__14_n_0\
    );
\variable_3_id[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__14_n_0\
    );
\variable_3_id[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__14_n_0\
    );
\variable_3_id[3]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__14_n_0\
    );
\variable_3_id[4]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__14_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__14_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__14_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__14_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__14_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__14_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__12_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__13_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__13_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_117_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_117_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    op_code_read : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\ is
  signal \FSM_sequential_state[2]_i_170_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_135_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_139_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_160_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_117_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_117_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_117_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__69_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__82_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__78_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__82_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__82_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__82_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_130\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_160\ : label is "soft_lutpair351";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_117\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of start_implication_finder_i_41 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__69\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__82\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__82\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__82\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__82\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__82\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__82\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__82\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__41\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__82\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__82\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__82\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__82\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__82\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__82\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__82\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__82\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__82\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__82\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__82\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__82\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__82\ : label is "soft_lutpair350";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_170_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_170_n_0\
    );
FSM_sequential_state_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_160_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_117_0\,
      I4 => \axi_reg4_o_reg[0]_i_117_1\,
      I5 => \axi_reg4_o_reg[0]_i_117_2\,
      O => \axi_reg4_o[0]_i_135_n_0\
    );
\axi_reg4_o[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_160_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_117_0\,
      I4 => \axi_reg4_o_reg[0]_i_117_1\,
      I5 => \axi_reg4_o_reg[0]_i_117_2\,
      O => \axi_reg4_o[0]_i_139_n_0\
    );
\axi_reg4_o[0]_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_160_n_0\
    );
\axi_reg4_o_reg[0]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_i_100\(0),
      CO(3) => CO(0),
      CO(2) => \axi_reg4_o_reg[0]_i_117_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_117_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_117_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_135_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_117_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_139_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__78_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__69_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__69_n_0\
    );
\variable_1_assignment[1]_i_2__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__82_n_0\,
      I5 => \variable_1_assignment[1]_i_4__82_n_0\,
      O => \variable_1_assignment[1]_i_2__69_n_0\
    );
\variable_1_assignment[1]_i_3__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__78_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__82_n_0\
    );
\variable_1_assignment[1]_i_4__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__78_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__82_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__69_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__82_n_0\
    );
\variable_1_id[1]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__82_n_0\
    );
\variable_1_id[2]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__82_n_0\
    );
\variable_1_id[3]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__82_n_0\
    );
\variable_1_id[4]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__82_n_0\
    );
\variable_1_id[4]_i_2__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \variable_3_id_reg[0]_0\,
      I4 => Q(3),
      I5 => op_code_read,
      O => \variable_1_id[4]_i_2__78_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__82_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__82_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__82_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__82_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__82_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__82_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__82_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__41_n_0\,
      I1 => \variable_1_assignment[1]_i_2__69_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__41_n_0\
    );
\variable_2_assignment[1]_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__82_n_0\,
      I5 => \variable_2_assignment[1]_i_4__82_n_0\,
      O => \variable_2_assignment[1]_i_2__41_n_0\
    );
\variable_2_assignment[1]_i_3__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__78_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__82_n_0\
    );
\variable_2_assignment[1]_i_4__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__78_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__82_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__41_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__82_n_0\
    );
\variable_2_id[1]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__82_n_0\
    );
\variable_2_id[2]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__82_n_0\
    );
\variable_2_id[3]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__82_n_0\
    );
\variable_2_id[4]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__82_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__82_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__82_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__82_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__82_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__82_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__82_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__82_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__41_n_0\,
      I1 => \variable_3_assignment[1]_i_2__69_n_0\,
      I2 => \variable_1_assignment[1]_i_2__69_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__41_n_0\
    );
\variable_3_assignment[1]_i_2__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__82_n_0\,
      I5 => \variable_3_assignment[1]_i_4__82_n_0\,
      O => \variable_3_assignment[1]_i_2__69_n_0\
    );
\variable_3_assignment[1]_i_3__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__78_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__82_n_0\
    );
\variable_3_assignment[1]_i_4__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__78_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__82_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__41_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__82_n_0\
    );
\variable_3_id[1]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__82_n_0\
    );
\variable_3_id[2]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__82_n_0\
    );
\variable_3_id[3]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__82_n_0\
    );
\variable_3_id[4]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__82_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__82_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__82_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__82_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__82_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__82_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__78_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__82_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__82_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_62\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_62_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\ is
  signal \FSM_sequential_state[2]_i_168_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__68_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__46_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__46_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__43_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__46_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__46_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__46_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_128\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_150\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of start_implication_finder_i_59 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__68\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__46\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__46\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__46\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__46\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__46\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__46\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__46\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__42\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__46\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__46\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__46\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__46\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__46\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__46\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__46\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__46\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__46\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__46\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__46\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__46\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__46\ : label is "soft_lutpair370";
begin
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_168_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\FSM_sequential_state[2]_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_168_n_0\
    );
\FSM_sequential_state[2]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_62\,
      I2 => \FSM_sequential_state_reg[2]_i_62_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\axi_reg4_o[0]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__43_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__68_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__68_n_0\
    );
\variable_1_assignment[1]_i_2__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__46_n_0\,
      I5 => \variable_1_assignment[1]_i_4__46_n_0\,
      O => \variable_1_assignment[1]_i_2__68_n_0\
    );
\variable_1_assignment[1]_i_3__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__43_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__46_n_0\
    );
\variable_1_assignment[1]_i_4__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__43_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__46_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__68_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__46_n_0\
    );
\variable_1_id[1]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__46_n_0\
    );
\variable_1_id[2]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__46_n_0\
    );
\variable_1_id[3]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__46_n_0\
    );
\variable_1_id[4]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__46_n_0\
    );
\variable_1_id[4]_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^slv_reg0_reg[3]\,
      I1 => Q(5),
      I2 => Q(0),
      I3 => op_code_read,
      I4 => Q(6),
      O => \variable_1_id[4]_i_2__43_n_0\
    );
\variable_1_id[4]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(3),
      O => \^slv_reg0_reg[3]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__46_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__46_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__46_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__46_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__46_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__46_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__46_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__42_n_0\,
      I1 => \variable_1_assignment[1]_i_2__68_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__42_n_0\
    );
\variable_2_assignment[1]_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__46_n_0\,
      I5 => \variable_2_assignment[1]_i_4__46_n_0\,
      O => \variable_2_assignment[1]_i_2__42_n_0\
    );
\variable_2_assignment[1]_i_3__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__43_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__46_n_0\
    );
\variable_2_assignment[1]_i_4__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__43_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__46_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__42_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__46_n_0\
    );
\variable_2_id[1]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__46_n_0\
    );
\variable_2_id[2]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__46_n_0\
    );
\variable_2_id[3]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__46_n_0\
    );
\variable_2_id[4]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__46_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__46_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__46_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__46_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__46_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__46_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__46_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__46_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__42_n_0\,
      I1 => \variable_3_assignment[1]_i_2__68_n_0\,
      I2 => \variable_1_assignment[1]_i_2__68_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__42_n_0\
    );
\variable_3_assignment[1]_i_2__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__46_n_0\,
      I5 => \variable_3_assignment[1]_i_4__46_n_0\,
      O => \variable_3_assignment[1]_i_2__68_n_0\
    );
\variable_3_assignment[1]_i_3__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__43_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__46_n_0\
    );
\variable_3_assignment[1]_i_4__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__43_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__46_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__42_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__46_n_0\
    );
\variable_3_id[1]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__46_n_0\
    );
\variable_3_id[2]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__46_n_0\
    );
\variable_3_id[3]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__46_n_0\
    );
\variable_3_id[4]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__46_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__46_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__46_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__46_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__46_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__46_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__43_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__46_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__46_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    \slv_reg0_reg[8]\ : out STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100_1\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    start_implication_finder_i_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\ is
  signal \FSM_sequential_state[2]_i_167_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_149_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[8]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__24_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__23_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__24_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__22_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__24_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__24_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__24_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__24_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__24_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__24_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_127\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_167\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_149\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_258\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of start_implication_finder_i_42 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__24\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__23\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__24\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__24\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__24\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__24\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__24\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__24\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__24\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__24\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__24\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__24\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__24\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__24\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__24\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__24\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__24\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__24\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__24\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__24\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__24\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__24\ : label is "soft_lutpair376";
begin
  \slv_reg0_reg[8]\ <= \^slv_reg0_reg[8]\;
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_167_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_167_n_0\
    );
\axi_reg4_o[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_149_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_100\,
      I4 => \axi_reg4_o_reg[0]_i_100_0\,
      I5 => \axi_reg4_o_reg[0]_i_100_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_149_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_100\,
      I4 => \axi_reg4_o_reg[0]_i_100_0\,
      I5 => \axi_reg4_o_reg[0]_i_100_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_149_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__22_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\implication_variable_id[0]_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
start_implication_finder_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6800"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => start_implication_finder_i_9(0),
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__24_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__24_n_0\
    );
\variable_1_assignment[1]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__23_n_0\,
      I5 => \variable_1_assignment[1]_i_4__24_n_0\,
      O => \variable_1_assignment[1]_i_2__24_n_0\
    );
\variable_1_assignment[1]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__22_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__23_n_0\
    );
\variable_1_assignment[1]_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__22_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__24_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__24_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__24_n_0\
    );
\variable_1_id[1]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__24_n_0\
    );
\variable_1_id[2]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__24_n_0\
    );
\variable_1_id[3]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__24_n_0\
    );
\variable_1_id[4]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__24_n_0\
    );
\variable_1_id[4]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^slv_reg0_reg[8]\,
      I1 => Q(1),
      I2 => op_code_read,
      I3 => Q(0),
      I4 => Q(5),
      O => \variable_1_id[4]_i_2__22_n_0\
    );
\variable_1_id[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      O => \^slv_reg0_reg[8]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__24_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__24_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__24_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__24_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__24_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__24_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__24_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__24_n_0\,
      I1 => \variable_1_assignment[1]_i_2__24_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__24_n_0\
    );
\variable_2_assignment[1]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__24_n_0\,
      I5 => \variable_2_assignment[1]_i_4__24_n_0\,
      O => \variable_2_assignment[1]_i_2__24_n_0\
    );
\variable_2_assignment[1]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__22_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__24_n_0\
    );
\variable_2_assignment[1]_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__22_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__24_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__24_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__24_n_0\
    );
\variable_2_id[1]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__24_n_0\
    );
\variable_2_id[2]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__24_n_0\
    );
\variable_2_id[3]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__24_n_0\
    );
\variable_2_id[4]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__24_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__24_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__24_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__24_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__24_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__24_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__24_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__24_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__24_n_0\,
      I1 => \variable_3_assignment[1]_i_2__24_n_0\,
      I2 => \variable_1_assignment[1]_i_2__24_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__24_n_0\
    );
\variable_3_assignment[1]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__24_n_0\,
      I5 => \variable_3_assignment[1]_i_4__24_n_0\,
      O => \variable_3_assignment[1]_i_2__24_n_0\
    );
\variable_3_assignment[1]_i_3__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__22_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__24_n_0\
    );
\variable_3_assignment[1]_i_4__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__22_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__24_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__24_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__24_n_0\
    );
\variable_3_id[1]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__24_n_0\
    );
\variable_3_id[2]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__24_n_0\
    );
\variable_3_id[3]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__24_n_0\
    );
\variable_3_id[4]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__24_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__24_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__24_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__24_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__24_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__24_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__22_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__24_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__24_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\ is
  signal \FSM_sequential_state[2]_i_166_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__23_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__23_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__21_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__23_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__23_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__23_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__23_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__23_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__23_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_126\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_148\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of start_implication_finder_i_81 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__23\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__22\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__23\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__23\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__23\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__23\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__23\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__23\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__23\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__23\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__23\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__23\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__23\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__23\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__23\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__23\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__23\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__23\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__23\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__23\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__23\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__23\ : label is "soft_lutpair390";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_166_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_166_n_0\
    );
FSM_sequential_state_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__21_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__23_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__23_n_0\
    );
\variable_1_assignment[1]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__22_n_0\,
      I5 => \variable_1_assignment[1]_i_4__23_n_0\,
      O => \variable_1_assignment[1]_i_2__23_n_0\
    );
\variable_1_assignment[1]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__21_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__22_n_0\
    );
\variable_1_assignment[1]_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__21_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__23_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__23_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__23_n_0\
    );
\variable_1_id[1]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__23_n_0\
    );
\variable_1_id[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__23_n_0\
    );
\variable_1_id[3]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__23_n_0\
    );
\variable_1_id[4]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__23_n_0\
    );
\variable_1_id[4]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => op_code_read,
      O => \variable_1_id[4]_i_2__21_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__23_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__23_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__23_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__23_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__23_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__23_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__23_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__23_n_0\,
      I1 => \variable_1_assignment[1]_i_2__23_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__23_n_0\
    );
\variable_2_assignment[1]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__23_n_0\,
      I5 => \variable_2_assignment[1]_i_4__23_n_0\,
      O => \variable_2_assignment[1]_i_2__23_n_0\
    );
\variable_2_assignment[1]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__21_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__23_n_0\
    );
\variable_2_assignment[1]_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__21_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__23_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__23_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__23_n_0\
    );
\variable_2_id[1]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__23_n_0\
    );
\variable_2_id[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__23_n_0\
    );
\variable_2_id[3]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__23_n_0\
    );
\variable_2_id[4]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__23_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__23_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__23_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__23_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__23_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__23_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__23_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__23_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__23_n_0\,
      I1 => \variable_3_assignment[1]_i_2__23_n_0\,
      I2 => \variable_1_assignment[1]_i_2__23_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__23_n_0\
    );
\variable_3_assignment[1]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__23_n_0\,
      I5 => \variable_3_assignment[1]_i_4__23_n_0\,
      O => \variable_3_assignment[1]_i_2__23_n_0\
    );
\variable_3_assignment[1]_i_3__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__21_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__23_n_0\
    );
\variable_3_assignment[1]_i_4__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__21_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__23_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__23_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__23_n_0\
    );
\variable_3_id[1]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__23_n_0\
    );
\variable_3_id[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__23_n_0\
    );
\variable_3_id[3]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__23_n_0\
    );
\variable_3_id[4]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__23_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__23_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__23_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__23_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__23_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__23_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__21_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__23_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__23_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100_1\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_62\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\ is
  signal \FSM_sequential_state[2]_i_125_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_165_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_147_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__21_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__22_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__20_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__22_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__22_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__22_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__22_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__22_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__22_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_125\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_147\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of start_implication_finder_i_90 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__22\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__21\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__22\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__22\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__22\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__22\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__22\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__22\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__22\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__22\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__22\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__22\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__22\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__22\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__22\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__22\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__22\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__22\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__22\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__22\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__22\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__22\ : label is "soft_lutpair410";
begin
\FSM_sequential_state[2]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_165_n_0\,
      O => \FSM_sequential_state[2]_i_125_n_0\
    );
\FSM_sequential_state[2]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_165_n_0\
    );
\FSM_sequential_state[2]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_125_n_0\,
      I1 => \axi_reg4_o_reg[0]_i_100_1\,
      I2 => \FSM_sequential_state_reg[2]_i_62\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\axi_reg4_o[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_147_n_0\,
      I2 => \FSM_sequential_state[2]_i_125_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_100\,
      I4 => \axi_reg4_o_reg[0]_i_100_0\,
      I5 => \axi_reg4_o_reg[0]_i_100_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_147_n_0\,
      I2 => \FSM_sequential_state[2]_i_125_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_100\,
      I4 => \axi_reg4_o_reg[0]_i_100_0\,
      I5 => \axi_reg4_o_reg[0]_i_100_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_147_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__20_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__22_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__22_n_0\
    );
\variable_1_assignment[1]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__21_n_0\,
      I5 => \variable_1_assignment[1]_i_4__22_n_0\,
      O => \variable_1_assignment[1]_i_2__22_n_0\
    );
\variable_1_assignment[1]_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__20_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__21_n_0\
    );
\variable_1_assignment[1]_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__20_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__22_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__22_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__22_n_0\
    );
\variable_1_id[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__22_n_0\
    );
\variable_1_id[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__22_n_0\
    );
\variable_1_id[3]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__22_n_0\
    );
\variable_1_id[4]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__22_n_0\
    );
\variable_1_id[4]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => op_code_read,
      O => \variable_1_id[4]_i_2__20_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__22_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__22_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__22_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__22_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__22_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__22_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__22_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__22_n_0\,
      I1 => \variable_1_assignment[1]_i_2__22_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__22_n_0\
    );
\variable_2_assignment[1]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__22_n_0\,
      I5 => \variable_2_assignment[1]_i_4__22_n_0\,
      O => \variable_2_assignment[1]_i_2__22_n_0\
    );
\variable_2_assignment[1]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__20_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__22_n_0\
    );
\variable_2_assignment[1]_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__20_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__22_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__22_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__22_n_0\
    );
\variable_2_id[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__22_n_0\
    );
\variable_2_id[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__22_n_0\
    );
\variable_2_id[3]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__22_n_0\
    );
\variable_2_id[4]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__22_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__22_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__22_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__22_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__22_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__22_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__22_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__22_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__22_n_0\,
      I1 => \variable_3_assignment[1]_i_2__22_n_0\,
      I2 => \variable_1_assignment[1]_i_2__22_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__22_n_0\
    );
\variable_3_assignment[1]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__22_n_0\,
      I5 => \variable_3_assignment[1]_i_4__22_n_0\,
      O => \variable_3_assignment[1]_i_2__22_n_0\
    );
\variable_3_assignment[1]_i_3__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__20_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__22_n_0\
    );
\variable_3_assignment[1]_i_4__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__20_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__22_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__22_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__22_n_0\
    );
\variable_3_id[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__22_n_0\
    );
\variable_3_id[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__22_n_0\
    );
\variable_3_id[3]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__22_n_0\
    );
\variable_3_id[4]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__22_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__22_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__22_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__22_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__22_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__22_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__20_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__22_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__22_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\ is
  signal \FSM_sequential_state[2]_i_147_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__68_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__68_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__64_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__68_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__68_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__68_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_106\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_146\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of start_implication_finder_i_49 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__67\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__68\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__68\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__68\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__68\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__68\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__68\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__68\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__43\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__68\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__68\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__68\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__68\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__68\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__68\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__68\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__68\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__68\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__68\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__68\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__68\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__68\ : label is "soft_lutpair416";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_147_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_147_n_0\
    );
\axi_reg4_o[0]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__64_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__67_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__67_n_0\
    );
\variable_1_assignment[1]_i_2__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__68_n_0\,
      I5 => \variable_1_assignment[1]_i_4__68_n_0\,
      O => \variable_1_assignment[1]_i_2__67_n_0\
    );
\variable_1_assignment[1]_i_3__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__64_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__68_n_0\
    );
\variable_1_assignment[1]_i_4__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__64_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__68_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__67_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__68_n_0\
    );
\variable_1_id[1]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__68_n_0\
    );
\variable_1_id[2]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__68_n_0\
    );
\variable_1_id[3]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__68_n_0\
    );
\variable_1_id[4]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__68_n_0\
    );
\variable_1_id[4]_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__64_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__68_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__68_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__68_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__68_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__68_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__68_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__68_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__43_n_0\,
      I1 => \variable_1_assignment[1]_i_2__67_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__43_n_0\
    );
\variable_2_assignment[1]_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__68_n_0\,
      I5 => \variable_2_assignment[1]_i_4__68_n_0\,
      O => \variable_2_assignment[1]_i_2__43_n_0\
    );
\variable_2_assignment[1]_i_3__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__64_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__68_n_0\
    );
\variable_2_assignment[1]_i_4__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__64_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__68_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__43_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__68_n_0\
    );
\variable_2_id[1]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__68_n_0\
    );
\variable_2_id[2]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__68_n_0\
    );
\variable_2_id[3]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__68_n_0\
    );
\variable_2_id[4]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__68_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__68_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__68_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__68_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__68_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__68_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__68_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__68_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__43_n_0\,
      I1 => \variable_3_assignment[1]_i_2__67_n_0\,
      I2 => \variable_1_assignment[1]_i_2__67_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__43_n_0\
    );
\variable_3_assignment[1]_i_2__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__68_n_0\,
      I5 => \variable_3_assignment[1]_i_4__68_n_0\,
      O => \variable_3_assignment[1]_i_2__67_n_0\
    );
\variable_3_assignment[1]_i_3__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__64_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__68_n_0\
    );
\variable_3_assignment[1]_i_4__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__64_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__68_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__43_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__68_n_0\
    );
\variable_3_id[1]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__68_n_0\
    );
\variable_3_id[2]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__68_n_0\
    );
\variable_3_id[3]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__68_n_0\
    );
\variable_3_id[4]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__68_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__68_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__68_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__68_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__68_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__68_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__64_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__68_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__68_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_100\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\ is
  signal \FSM_sequential_state[2]_i_148_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_145_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__66_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__37_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__40_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__44_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__40_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__40_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__40_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_107\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_145\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of start_implication_finder_i_55 : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__66\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__40\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__40\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__40\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__40\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__40\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__40\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__40\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__44\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__40\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__40\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__40\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__40\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__40\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__40\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__40\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__40\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__40\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__40\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__40\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__40\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__40\ : label is "soft_lutpair436";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_148_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_148_n_0\
    );
FSM_sequential_state_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_145_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_100\,
      I4 => \axi_reg4_o_reg[0]_i_100_0\,
      I5 => \axi_reg4_o_reg[0]_i_100_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_145_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_100\,
      I4 => \axi_reg4_o_reg[0]_i_100_0\,
      I5 => \axi_reg4_o_reg[0]_i_100_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_145_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__37_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__66_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__66_n_0\
    );
\variable_1_assignment[1]_i_2__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__40_n_0\,
      I5 => \variable_1_assignment[1]_i_4__40_n_0\,
      O => \variable_1_assignment[1]_i_2__66_n_0\
    );
\variable_1_assignment[1]_i_3__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__37_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__40_n_0\
    );
\variable_1_assignment[1]_i_4__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__37_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__40_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__66_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__40_n_0\
    );
\variable_1_id[1]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__40_n_0\
    );
\variable_1_id[2]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__40_n_0\
    );
\variable_1_id[3]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__40_n_0\
    );
\variable_1_id[4]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__40_n_0\
    );
\variable_1_id[4]_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => Q(0),
      I1 => op_code_read,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__37_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__40_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__40_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__40_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__40_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__40_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__40_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__40_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__44_n_0\,
      I1 => \variable_1_assignment[1]_i_2__66_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__44_n_0\
    );
\variable_2_assignment[1]_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__40_n_0\,
      I5 => \variable_2_assignment[1]_i_4__40_n_0\,
      O => \variable_2_assignment[1]_i_2__44_n_0\
    );
\variable_2_assignment[1]_i_3__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__37_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__40_n_0\
    );
\variable_2_assignment[1]_i_4__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__37_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__40_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__44_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__40_n_0\
    );
\variable_2_id[1]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__40_n_0\
    );
\variable_2_id[2]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__40_n_0\
    );
\variable_2_id[3]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__40_n_0\
    );
\variable_2_id[4]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__40_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__40_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__40_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__40_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__40_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__40_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__40_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__40_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__44_n_0\,
      I1 => \variable_3_assignment[1]_i_2__66_n_0\,
      I2 => \variable_1_assignment[1]_i_2__66_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__44_n_0\
    );
\variable_3_assignment[1]_i_2__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__40_n_0\,
      I5 => \variable_3_assignment[1]_i_4__40_n_0\,
      O => \variable_3_assignment[1]_i_2__66_n_0\
    );
\variable_3_assignment[1]_i_3__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__37_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__40_n_0\
    );
\variable_3_assignment[1]_i_4__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__37_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__40_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__44_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__40_n_0\
    );
\variable_3_id[1]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__40_n_0\
    );
\variable_3_id[2]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__40_n_0\
    );
\variable_3_id[3]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__40_n_0\
    );
\variable_3_id[4]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__40_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__40_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__40_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__40_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__40_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__40_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__37_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__40_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__40_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    is_unit : in STD_LOGIC_VECTOR ( 4 downto 0 );
    start_implication_finder_i_2 : in STD_LOGIC;
    start_implication_finder_i_2_0 : in STD_LOGIC;
    start_implication_finder_i_2_1 : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_37\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_37_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\ is
  signal \FSM_sequential_state[2]_i_146_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal start_implication_finder_i_27_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__65_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__43_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__43_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__40_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__43_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__43_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__43_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__43_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_105\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_144\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of start_implication_finder_i_72 : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__65\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__43\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__43\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__43\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__43\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__43\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__43\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__43\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__84\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__43\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__43\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__43\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__43\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__43\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__43\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__43\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__43\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__43\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__43\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__43\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__43\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__43\ : label is "soft_lutpair442";
begin
  clause_in_use_reg_1(0) <= \^clause_in_use_reg_1\(0);
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_146_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\FSM_sequential_state[2]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_146_n_0\
    );
\FSM_sequential_state[2]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_37\,
      I2 => \FSM_sequential_state_reg[2]_i_37_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\axi_reg4_o[0]_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__40_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^clause_in_use_reg_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(2),
      I3 => is_unit(4),
      O => start_implication_finder_i_27_n_0
    );
start_implication_finder_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => start_implication_finder_i_27_n_0,
      I1 => is_unit(3),
      I2 => is_unit(0),
      I3 => start_implication_finder_i_2,
      I4 => start_implication_finder_i_2_0,
      I5 => start_implication_finder_i_2_1,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^clause_in_use_reg_1\(0)
    );
\variable_1_assignment[1]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__65_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__65_n_0\
    );
\variable_1_assignment[1]_i_2__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__43_n_0\,
      I5 => \variable_1_assignment[1]_i_4__43_n_0\,
      O => \variable_1_assignment[1]_i_2__65_n_0\
    );
\variable_1_assignment[1]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__40_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__43_n_0\
    );
\variable_1_assignment[1]_i_4__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__40_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__43_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__65_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__43_n_0\
    );
\variable_1_id[1]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__43_n_0\
    );
\variable_1_id[2]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__43_n_0\
    );
\variable_1_id[3]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__43_n_0\
    );
\variable_1_id[4]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__43_n_0\
    );
\variable_1_id[4]_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      O => \variable_1_id[4]_i_2__40_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__43_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__43_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__43_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__43_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__43_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__43_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__43_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__84_n_0\,
      I1 => \variable_1_assignment[1]_i_2__65_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__84_n_0\
    );
\variable_2_assignment[1]_i_2__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__43_n_0\,
      I5 => \variable_2_assignment[1]_i_4__43_n_0\,
      O => \variable_2_assignment[1]_i_2__84_n_0\
    );
\variable_2_assignment[1]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__40_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__43_n_0\
    );
\variable_2_assignment[1]_i_4__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__40_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__43_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__84_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__43_n_0\
    );
\variable_2_id[1]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__43_n_0\
    );
\variable_2_id[2]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__43_n_0\
    );
\variable_2_id[3]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__43_n_0\
    );
\variable_2_id[4]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__43_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__43_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__43_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__43_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__43_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__43_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__43_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__43_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__84_n_0\,
      I1 => \variable_3_assignment[1]_i_2__65_n_0\,
      I2 => \variable_1_assignment[1]_i_2__65_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__84_n_0\
    );
\variable_3_assignment[1]_i_2__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__43_n_0\,
      I5 => \variable_3_assignment[1]_i_4__43_n_0\,
      O => \variable_3_assignment[1]_i_2__65_n_0\
    );
\variable_3_assignment[1]_i_3__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__40_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__43_n_0\
    );
\variable_3_assignment[1]_i_4__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__40_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__43_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__84_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__43_n_0\
    );
\variable_3_id[1]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__43_n_0\
    );
\variable_3_id[2]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__43_n_0\
    );
\variable_3_id[3]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__43_n_0\
    );
\variable_3_id[4]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__43_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__43_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__43_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__43_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__43_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__43_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__40_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__43_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__43_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\ is
  port (
    variable_1_polarity_reg_0 : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_100_2\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    is_unit : in STD_LOGIC_VECTOR ( 4 downto 0 );
    start_implication_finder_i_2 : in STD_LOGIC;
    start_implication_finder_i_2_0 : in STD_LOGIC;
    start_implication_finder_i_2_1 : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\ is
  signal \FSM_sequential_state[2]_i_144_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_118_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_122_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_143_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_100_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_100_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_100_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal start_implication_finder_i_33_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__18_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__19_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__17_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__19_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__19_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__19_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__19_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__19_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__19_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_100_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_103\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_143\ : label is "soft_lutpair456";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_100\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of start_implication_finder_i_84 : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__19\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__18\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__19\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__19\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__19\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__19\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__19\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__19\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__19\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__19\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__19\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__19\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__19\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__19\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__19\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__19\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__19\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__19\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__19\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__19\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__19\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__19\ : label is "soft_lutpair455";
begin
  clause_in_use_reg_1(0) <= \^clause_in_use_reg_1\(0);
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_144_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_144_n_0\
    );
\axi_reg4_o[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_143_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_100_0\,
      I4 => \axi_reg4_o_reg[0]_i_100_1\,
      I5 => \axi_reg4_o_reg[0]_i_100_2\,
      O => \axi_reg4_o[0]_i_118_n_0\
    );
\axi_reg4_o[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_143_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_100_0\,
      I4 => \axi_reg4_o_reg[0]_i_100_1\,
      I5 => \axi_reg4_o_reg[0]_i_100_2\,
      O => \axi_reg4_o[0]_i_122_n_0\
    );
\axi_reg4_o[0]_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_143_n_0\
    );
\axi_reg4_o_reg[0]_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_i_83\(0),
      CO(3) => CO(0),
      CO(2) => \axi_reg4_o_reg[0]_i_100_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_100_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_100_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_118_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_100_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_122_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__17_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^clause_in_use_reg_1\(0),
      I1 => is_unit(3),
      I2 => is_unit(1),
      I3 => is_unit(4),
      O => start_implication_finder_i_33_n_0
    );
start_implication_finder_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => start_implication_finder_i_33_n_0,
      I1 => is_unit(0),
      I2 => is_unit(2),
      I3 => start_implication_finder_i_2,
      I4 => start_implication_finder_i_2_0,
      I5 => start_implication_finder_i_2_1,
      O => clause_in_use_reg_0
    );
start_implication_finder_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^clause_in_use_reg_1\(0)
    );
\variable_1_assignment[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__19_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__19_n_0\
    );
\variable_1_assignment[1]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__18_n_0\,
      I5 => \variable_1_assignment[1]_i_4__19_n_0\,
      O => \variable_1_assignment[1]_i_2__19_n_0\
    );
\variable_1_assignment[1]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__17_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__18_n_0\
    );
\variable_1_assignment[1]_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__17_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__19_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__19_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__19_n_0\
    );
\variable_1_id[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__19_n_0\
    );
\variable_1_id[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__19_n_0\
    );
\variable_1_id[3]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__19_n_0\
    );
\variable_1_id[4]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__19_n_0\
    );
\variable_1_id[4]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \variable_1_id[4]_i_2__17_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__19_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__19_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__19_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__19_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__19_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__19_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__19_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__19_n_0\,
      I1 => \variable_1_assignment[1]_i_2__19_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__19_n_0\
    );
\variable_2_assignment[1]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__19_n_0\,
      I5 => \variable_2_assignment[1]_i_4__19_n_0\,
      O => \variable_2_assignment[1]_i_2__19_n_0\
    );
\variable_2_assignment[1]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__17_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__19_n_0\
    );
\variable_2_assignment[1]_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__17_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__19_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__19_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__19_n_0\
    );
\variable_2_id[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__19_n_0\
    );
\variable_2_id[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__19_n_0\
    );
\variable_2_id[3]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__19_n_0\
    );
\variable_2_id[4]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__19_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__19_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__19_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__19_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__19_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__19_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__19_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__19_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__19_n_0\,
      I1 => \variable_3_assignment[1]_i_2__19_n_0\,
      I2 => \variable_1_assignment[1]_i_2__19_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__19_n_0\
    );
\variable_3_assignment[1]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__19_n_0\,
      I5 => \variable_3_assignment[1]_i_4__19_n_0\,
      O => \variable_3_assignment[1]_i_2__19_n_0\
    );
\variable_3_assignment[1]_i_3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__17_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__19_n_0\
    );
\variable_3_assignment[1]_i_4__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__17_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__19_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__19_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__19_n_0\
    );
\variable_3_id[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__19_n_0\
    );
\variable_3_id[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__19_n_0\
    );
\variable_3_id[3]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__19_n_0\
    );
\variable_3_id[4]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__19_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__19_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__19_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__19_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__19_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__19_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__17_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__19_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__19_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    clause_in_use_reg_1 : out STD_LOGIC;
    clause_in_use_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \axi_reg4_o_reg[0]_i_83\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\ is
  signal \FSM_sequential_state[2]_i_145_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_132_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__67_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__63_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__67_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__83_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__67_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__83_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__67_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_104\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_132\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of start_implication_finder_i_60 : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__64\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__67\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__67\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__67\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__67\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__67\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__67\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__67\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__83\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__67\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__67\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__67\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__67\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__67\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__67\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__67\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__67\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__67\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__67\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__67\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__67\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__67\ : label is "soft_lutpair488";
begin
  clause_in_use_reg_2(0) <= \^clause_in_use_reg_2\(0);
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_145_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_145_n_0\
    );
FSM_sequential_state_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_132_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_83\,
      I4 => \axi_reg4_o_reg[0]_i_83_0\,
      I5 => \axi_reg4_o_reg[0]_i_83_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_132_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_83\,
      I4 => \axi_reg4_o_reg[0]_i_83_0\,
      I5 => \axi_reg4_o_reg[0]_i_83_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_132_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__63_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^clause_in_use_reg_2\(0),
      I1 => is_unit(2),
      I2 => is_unit(4),
      I3 => is_unit(3),
      O => clause_in_use_reg_1
    );
start_implication_finder_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^clause_in_use_reg_2\(0)
    );
\variable_1_assignment[1]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__64_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__64_n_0\
    );
\variable_1_assignment[1]_i_2__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__67_n_0\,
      I5 => \variable_1_assignment[1]_i_4__67_n_0\,
      O => \variable_1_assignment[1]_i_2__64_n_0\
    );
\variable_1_assignment[1]_i_3__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__63_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__67_n_0\
    );
\variable_1_assignment[1]_i_4__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__63_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__67_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__64_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__67_n_0\
    );
\variable_1_id[1]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__67_n_0\
    );
\variable_1_id[2]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__67_n_0\
    );
\variable_1_id[3]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__67_n_0\
    );
\variable_1_id[4]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__67_n_0\
    );
\variable_1_id[4]_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__63_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__67_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__67_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__67_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__67_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__67_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__67_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__67_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__83_n_0\,
      I1 => \variable_1_assignment[1]_i_2__64_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__83_n_0\
    );
\variable_2_assignment[1]_i_2__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__67_n_0\,
      I5 => \variable_2_assignment[1]_i_4__67_n_0\,
      O => \variable_2_assignment[1]_i_2__83_n_0\
    );
\variable_2_assignment[1]_i_3__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__63_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__67_n_0\
    );
\variable_2_assignment[1]_i_4__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__63_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__67_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__83_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__67_n_0\
    );
\variable_2_id[1]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__67_n_0\
    );
\variable_2_id[2]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__67_n_0\
    );
\variable_2_id[3]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__67_n_0\
    );
\variable_2_id[4]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__67_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__67_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__67_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__67_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__67_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__67_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__67_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__67_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__83_n_0\,
      I1 => \variable_3_assignment[1]_i_2__64_n_0\,
      I2 => \variable_1_assignment[1]_i_2__64_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__83_n_0\
    );
\variable_3_assignment[1]_i_2__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__67_n_0\,
      I5 => \variable_3_assignment[1]_i_4__67_n_0\,
      O => \variable_3_assignment[1]_i_2__64_n_0\
    );
\variable_3_assignment[1]_i_3__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__63_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__67_n_0\
    );
\variable_3_assignment[1]_i_4__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__63_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__67_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__83_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__67_n_0\
    );
\variable_3_id[1]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__67_n_0\
    );
\variable_3_id[2]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__67_n_0\
    );
\variable_3_id[3]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__67_n_0\
    );
\variable_3_id[4]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__67_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__67_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__67_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__67_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__67_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__67_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__63_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__67_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__67_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    variable_2_polarity_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_168\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_168_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_168_1\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    op_code_read : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    start_implication_finder_i_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[2]_i_120\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\ is
  signal \FSM_sequential_state[2]_i_183_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_207_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_203_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__12_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__13_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__12_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__13_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__12_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__13_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__12_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_183\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_203\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of start_implication_finder_i_54 : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__13\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__12\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__13\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__13\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__13\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__13\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__13\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__13\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__13\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__13\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__13\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__13\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__13\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__13\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__13\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__13\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__13\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__13\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__13\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__13\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__13\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__13\ : label is "soft_lutpair755";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_sequential_state[2]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_183_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_120\,
      I2 => \axi_reg4_o_reg[0]_i_168_1\,
      O => variable_2_polarity_reg_0(0)
    );
\FSM_sequential_state[2]_i_183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_207_n_0\,
      O => \FSM_sequential_state[2]_i_183_n_0\
    );
\FSM_sequential_state[2]_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_207_n_0\
    );
\axi_reg4_o[0]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_203_n_0\,
      I2 => \FSM_sequential_state[2]_i_183_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_168\,
      I4 => \axi_reg4_o_reg[0]_i_168_0\,
      I5 => \axi_reg4_o_reg[0]_i_168_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_203_n_0\,
      I2 => \FSM_sequential_state[2]_i_183_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_168\,
      I4 => \axi_reg4_o_reg[0]_i_168_0\,
      I5 => \axi_reg4_o_reg[0]_i_168_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_203_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__11_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_4(2),
      I2 => start_implication_finder_i_4(0),
      I3 => start_implication_finder_i_4(1),
      O => clause_in_use_reg_0
    );
start_implication_finder_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^is_unit\(0)
    );
\variable_1_assignment[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__13_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__13_n_0\
    );
\variable_1_assignment[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__12_n_0\,
      I5 => \variable_1_assignment[1]_i_4__13_n_0\,
      O => \variable_1_assignment[1]_i_2__13_n_0\
    );
\variable_1_assignment[1]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__11_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__12_n_0\
    );
\variable_1_assignment[1]_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__11_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__13_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__13_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__13_n_0\
    );
\variable_1_id[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__13_n_0\
    );
\variable_1_id[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__13_n_0\
    );
\variable_1_id[3]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__13_n_0\
    );
\variable_1_id[4]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__13_n_0\
    );
\variable_1_id[4]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \variable_3_id_reg[0]_0\,
      I3 => Q(0),
      I4 => op_code_read,
      I5 => \variable_3_id_reg[0]_1\,
      O => \variable_1_id[4]_i_2__11_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__13_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__13_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__13_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__13_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__13_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__12_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__12_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__13_n_0\,
      I1 => \variable_1_assignment[1]_i_2__13_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__13_n_0\
    );
\variable_2_assignment[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__13_n_0\,
      I5 => \variable_2_assignment[1]_i_4__13_n_0\,
      O => \variable_2_assignment[1]_i_2__13_n_0\
    );
\variable_2_assignment[1]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__11_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__13_n_0\
    );
\variable_2_assignment[1]_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__11_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__13_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__13_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__13_n_0\
    );
\variable_2_id[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__13_n_0\
    );
\variable_2_id[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__13_n_0\
    );
\variable_2_id[3]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__13_n_0\
    );
\variable_2_id[4]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__13_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__13_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__13_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__13_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__13_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__13_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__12_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__12_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__13_n_0\,
      I1 => \variable_3_assignment[1]_i_2__13_n_0\,
      I2 => \variable_1_assignment[1]_i_2__13_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__13_n_0\
    );
\variable_3_assignment[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__13_n_0\,
      I5 => \variable_3_assignment[1]_i_4__13_n_0\,
      O => \variable_3_assignment[1]_i_2__13_n_0\
    );
\variable_3_assignment[1]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__11_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__13_n_0\
    );
\variable_3_assignment[1]_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__11_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__13_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__13_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__13_n_0\
    );
\variable_3_id[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__13_n_0\
    );
\variable_3_id[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__13_n_0\
    );
\variable_3_id[3]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__13_n_0\
    );
\variable_3_id[4]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__13_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__13_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__13_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__13_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__13_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__13_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__11_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__12_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__12_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_37\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_37_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\ is
  signal \FSM_sequential_state[2]_i_143_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__63_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__76_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__76_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__72_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__76_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__76_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__76_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_102\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_133\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of start_implication_finder_i_67 : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__63\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__76\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__76\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__76\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__76\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__76\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__76\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__76\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__45\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__76\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__76\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__76\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__76\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__76\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__76\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__76\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__76\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__76\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__76\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__76\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__76\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__76\ : label is "soft_lutpair494";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_143_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\FSM_sequential_state[2]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_143_n_0\
    );
\FSM_sequential_state[2]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_37\,
      I2 => \FSM_sequential_state_reg[2]_i_37_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\axi_reg4_o[0]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__72_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__63_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__63_n_0\
    );
\variable_1_assignment[1]_i_2__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__76_n_0\,
      I5 => \variable_1_assignment[1]_i_4__76_n_0\,
      O => \variable_1_assignment[1]_i_2__63_n_0\
    );
\variable_1_assignment[1]_i_3__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__72_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__76_n_0\
    );
\variable_1_assignment[1]_i_4__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__72_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__76_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__63_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__76_n_0\
    );
\variable_1_id[1]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__76_n_0\
    );
\variable_1_id[2]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__76_n_0\
    );
\variable_1_id[3]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__76_n_0\
    );
\variable_1_id[4]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__76_n_0\
    );
\variable_1_id[4]_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => op_code_read,
      O => \variable_1_id[4]_i_2__72_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__76_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__76_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__76_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__76_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__76_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__76_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__76_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__45_n_0\,
      I1 => \variable_1_assignment[1]_i_2__63_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__45_n_0\
    );
\variable_2_assignment[1]_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__76_n_0\,
      I5 => \variable_2_assignment[1]_i_4__76_n_0\,
      O => \variable_2_assignment[1]_i_2__45_n_0\
    );
\variable_2_assignment[1]_i_3__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__72_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__76_n_0\
    );
\variable_2_assignment[1]_i_4__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__72_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__76_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__45_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__76_n_0\
    );
\variable_2_id[1]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__76_n_0\
    );
\variable_2_id[2]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__76_n_0\
    );
\variable_2_id[3]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__76_n_0\
    );
\variable_2_id[4]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__76_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__76_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__76_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__76_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__76_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__76_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__76_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__76_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__45_n_0\,
      I1 => \variable_3_assignment[1]_i_2__63_n_0\,
      I2 => \variable_1_assignment[1]_i_2__63_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__45_n_0\
    );
\variable_3_assignment[1]_i_2__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__76_n_0\,
      I5 => \variable_3_assignment[1]_i_4__76_n_0\,
      O => \variable_3_assignment[1]_i_2__63_n_0\
    );
\variable_3_assignment[1]_i_3__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__72_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__76_n_0\
    );
\variable_3_assignment[1]_i_4__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__72_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__76_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__45_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__76_n_0\
    );
\variable_3_id[1]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__76_n_0\
    );
\variable_3_id[2]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__76_n_0\
    );
\variable_3_id[3]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__76_n_0\
    );
\variable_3_id[4]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__76_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__76_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__76_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__76_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__76_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__76_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__72_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__76_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__76_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[4]\ : out STD_LOGIC;
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    start_implication_finder_i_8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\ is
  signal \FSM_sequential_state[2]_i_141_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \^slv_reg0_reg[4]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__62_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__74_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__74_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__70_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__74_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__46_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__74_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__74_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_100\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_131\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of start_implication_finder_i_89 : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__62\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__74\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__74\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__74\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__74\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__74\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__74\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__74\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__46\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__74\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__74\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__74\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__74\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__74\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__74\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__74\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__74\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__74\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__74\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__74\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__74\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__74\ : label is "soft_lutpair514";
begin
  is_unit(0) <= \^is_unit\(0);
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  \slv_reg0_reg[4]\ <= \^slv_reg0_reg[4]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_141_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_141_n_0\
    );
\axi_reg4_o[0]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__70_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_8(0),
      I2 => start_implication_finder_i_8(1),
      I3 => start_implication_finder_i_8(2),
      O => clause_in_use_reg_0
    );
start_implication_finder_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^is_unit\(0)
    );
\variable_1_assignment[1]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__62_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__62_n_0\
    );
\variable_1_assignment[1]_i_2__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__74_n_0\,
      I5 => \variable_1_assignment[1]_i_4__74_n_0\,
      O => \variable_1_assignment[1]_i_2__62_n_0\
    );
\variable_1_assignment[1]_i_3__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__70_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__74_n_0\
    );
\variable_1_assignment[1]_i_4__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__70_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__74_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__62_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__74_n_0\
    );
\variable_1_id[1]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__74_n_0\
    );
\variable_1_id[2]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__74_n_0\
    );
\variable_1_id[3]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__74_n_0\
    );
\variable_1_id[4]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__74_n_0\
    );
\variable_1_id[4]_i_2__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^slv_reg0_reg[4]\,
      I1 => Q(3),
      I2 => op_code_read,
      I3 => Q(5),
      I4 => Q(1),
      I5 => \^slv_reg0_reg[2]\,
      O => \variable_1_id[4]_i_2__70_n_0\
    );
\variable_1_id[4]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(6),
      O => \^slv_reg0_reg[2]\
    );
\variable_1_id[4]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \^slv_reg0_reg[4]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__74_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__74_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__74_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__74_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__74_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__74_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__74_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__46_n_0\,
      I1 => \variable_1_assignment[1]_i_2__62_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__46_n_0\
    );
\variable_2_assignment[1]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__74_n_0\,
      I5 => \variable_2_assignment[1]_i_4__74_n_0\,
      O => \variable_2_assignment[1]_i_2__46_n_0\
    );
\variable_2_assignment[1]_i_3__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__70_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__74_n_0\
    );
\variable_2_assignment[1]_i_4__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__70_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__74_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__46_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__74_n_0\
    );
\variable_2_id[1]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__74_n_0\
    );
\variable_2_id[2]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__74_n_0\
    );
\variable_2_id[3]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__74_n_0\
    );
\variable_2_id[4]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__74_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__74_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__74_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__74_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__74_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__74_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__74_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__74_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__46_n_0\,
      I1 => \variable_3_assignment[1]_i_2__62_n_0\,
      I2 => \variable_1_assignment[1]_i_2__62_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__46_n_0\
    );
\variable_3_assignment[1]_i_2__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__74_n_0\,
      I5 => \variable_3_assignment[1]_i_4__74_n_0\,
      O => \variable_3_assignment[1]_i_2__62_n_0\
    );
\variable_3_assignment[1]_i_3__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__70_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__74_n_0\
    );
\variable_3_assignment[1]_i_4__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__70_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__74_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__46_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__74_n_0\
    );
\variable_3_id[1]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__74_n_0\
    );
\variable_3_id[2]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__74_n_0\
    );
\variable_3_id[3]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__74_n_0\
    );
\variable_3_id[4]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__74_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__74_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__74_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__74_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__74_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__74_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__70_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__74_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__74_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_83\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83_1\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\ is
  signal \FSM_sequential_state[2]_i_142_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_130_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__18_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__18_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__16_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__18_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__18_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__18_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__18_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__18_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__18_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_101\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_130\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of start_implication_finder_i_99 : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__18\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__17\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__18\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__18\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__18\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__18\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__18\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__18\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__18\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__18\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__18\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__18\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__18\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__18\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__18\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__18\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__18\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__18\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__18\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__18\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__18\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__18\ : label is "soft_lutpair520";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_142_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_142_n_0\
    );
FSM_sequential_state_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_130_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_83\,
      I4 => \axi_reg4_o_reg[0]_i_83_0\,
      I5 => \axi_reg4_o_reg[0]_i_83_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_130_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_83\,
      I4 => \axi_reg4_o_reg[0]_i_83_0\,
      I5 => \axi_reg4_o_reg[0]_i_83_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_130_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__16_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_99: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__18_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__18_n_0\
    );
\variable_1_assignment[1]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__17_n_0\,
      I5 => \variable_1_assignment[1]_i_4__18_n_0\,
      O => \variable_1_assignment[1]_i_2__18_n_0\
    );
\variable_1_assignment[1]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__16_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__17_n_0\
    );
\variable_1_assignment[1]_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__16_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__18_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__18_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__18_n_0\
    );
\variable_1_id[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__18_n_0\
    );
\variable_1_id[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__18_n_0\
    );
\variable_1_id[3]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__18_n_0\
    );
\variable_1_id[4]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__18_n_0\
    );
\variable_1_id[4]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__16_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__18_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__18_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__18_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__18_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__18_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__18_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__18_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__18_n_0\,
      I1 => \variable_1_assignment[1]_i_2__18_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__18_n_0\
    );
\variable_2_assignment[1]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__18_n_0\,
      I5 => \variable_2_assignment[1]_i_4__18_n_0\,
      O => \variable_2_assignment[1]_i_2__18_n_0\
    );
\variable_2_assignment[1]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__16_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__18_n_0\
    );
\variable_2_assignment[1]_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__16_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__18_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__18_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__18_n_0\
    );
\variable_2_id[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__18_n_0\
    );
\variable_2_id[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__18_n_0\
    );
\variable_2_id[3]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__18_n_0\
    );
\variable_2_id[4]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__18_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__18_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__18_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__18_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__18_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__18_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__18_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__18_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__18_n_0\,
      I1 => \variable_3_assignment[1]_i_2__18_n_0\,
      I2 => \variable_1_assignment[1]_i_2__18_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__18_n_0\
    );
\variable_3_assignment[1]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__18_n_0\,
      I5 => \variable_3_assignment[1]_i_4__18_n_0\,
      O => \variable_3_assignment[1]_i_2__18_n_0\
    );
\variable_3_assignment[1]_i_3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__16_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__18_n_0\
    );
\variable_3_assignment[1]_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__16_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__18_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__18_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__18_n_0\
    );
\variable_3_id[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__18_n_0\
    );
\variable_3_id[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__18_n_0\
    );
\variable_3_id[3]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__18_n_0\
    );
\variable_3_id[4]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__18_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__18_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__18_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__18_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__18_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__18_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__16_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__18_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__18_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_37\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_37_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\ is
  signal \FSM_sequential_state[2]_i_140_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__61_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__66_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__66_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__62_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_3__10_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__66_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__66_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__66_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_99\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_129\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of start_implication_finder_i_57 : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__61\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__66\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__66\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__66\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__66\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__66\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__66\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__66\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__47\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__66\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__66\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__66\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__66\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__66\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__66\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__66\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__66\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__66\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__66\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__66\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__66\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__66\ : label is "soft_lutpair540";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_140_n_0\
    );
\FSM_sequential_state[2]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_37\,
      I2 => \FSM_sequential_state_reg[2]_i_37_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\FSM_sequential_state[2]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_140_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\axi_reg4_o[0]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__62_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__61_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__61_n_0\
    );
\variable_1_assignment[1]_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__66_n_0\,
      I5 => \variable_1_assignment[1]_i_4__66_n_0\,
      O => \variable_1_assignment[1]_i_2__61_n_0\
    );
\variable_1_assignment[1]_i_3__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__62_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__66_n_0\
    );
\variable_1_assignment[1]_i_4__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__62_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__66_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__61_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__66_n_0\
    );
\variable_1_id[1]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__66_n_0\
    );
\variable_1_id[2]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__66_n_0\
    );
\variable_1_id[3]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__66_n_0\
    );
\variable_1_id[4]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__66_n_0\
    );
\variable_1_id[4]_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \variable_1_id[4]_i_3__10_n_0\,
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(2),
      I4 => op_code_read,
      O => \variable_1_id[4]_i_2__62_n_0\
    );
\variable_1_id[4]_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(6),
      O => \variable_1_id[4]_i_3__10_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__66_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__66_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__66_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__66_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__66_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__66_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__66_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__47_n_0\,
      I1 => \variable_1_assignment[1]_i_2__61_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__47_n_0\
    );
\variable_2_assignment[1]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__66_n_0\,
      I5 => \variable_2_assignment[1]_i_4__66_n_0\,
      O => \variable_2_assignment[1]_i_2__47_n_0\
    );
\variable_2_assignment[1]_i_3__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__62_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__66_n_0\
    );
\variable_2_assignment[1]_i_4__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__62_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__66_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__47_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__66_n_0\
    );
\variable_2_id[1]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__66_n_0\
    );
\variable_2_id[2]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__66_n_0\
    );
\variable_2_id[3]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__66_n_0\
    );
\variable_2_id[4]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__66_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__66_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__66_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__66_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__66_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__66_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__66_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__66_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__47_n_0\,
      I1 => \variable_3_assignment[1]_i_2__61_n_0\,
      I2 => \variable_1_assignment[1]_i_2__61_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__47_n_0\
    );
\variable_3_assignment[1]_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__66_n_0\,
      I5 => \variable_3_assignment[1]_i_4__66_n_0\,
      O => \variable_3_assignment[1]_i_2__61_n_0\
    );
\variable_3_assignment[1]_i_3__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__62_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__66_n_0\
    );
\variable_3_assignment[1]_i_4__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__62_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__66_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__47_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__66_n_0\
    );
\variable_3_id[1]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__66_n_0\
    );
\variable_3_id[2]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__66_n_0\
    );
\variable_3_id[3]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__66_n_0\
    );
\variable_3_id[4]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__66_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__66_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__66_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__66_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__66_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__66_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__62_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__66_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__66_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83_1\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\ is
  signal \FSM_sequential_state[2]_i_139_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_128_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__16_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__17_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__15_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__17_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__17_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__17_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__17_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__17_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_98\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_128\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of start_implication_finder_i_61 : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__17\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__16\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__17\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__17\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__17\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__17\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__17\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__17\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__17\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__17\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__17\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__17\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__17\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__17\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__17\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__17\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__17\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__17\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__17\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__17\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__17\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__17\ : label is "soft_lutpair546";
begin
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_139_n_0\
    );
\FSM_sequential_state[2]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_139_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\axi_reg4_o[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_128_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_83\,
      I4 => \axi_reg4_o_reg[0]_i_83_0\,
      I5 => \axi_reg4_o_reg[0]_i_83_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_128_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_83\,
      I4 => \axi_reg4_o_reg[0]_i_83_0\,
      I5 => \axi_reg4_o_reg[0]_i_83_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_128_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__15_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__17_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__17_n_0\
    );
\variable_1_assignment[1]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__16_n_0\,
      I5 => \variable_1_assignment[1]_i_4__17_n_0\,
      O => \variable_1_assignment[1]_i_2__17_n_0\
    );
\variable_1_assignment[1]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__15_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__16_n_0\
    );
\variable_1_assignment[1]_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__15_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__17_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__17_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__17_n_0\
    );
\variable_1_id[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__17_n_0\
    );
\variable_1_id[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__17_n_0\
    );
\variable_1_id[3]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__17_n_0\
    );
\variable_1_id[4]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__17_n_0\
    );
\variable_1_id[4]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => Q(1),
      I2 => Q(4),
      I3 => \variable_3_id_reg[0]_0\,
      I4 => Q(0),
      I5 => Q(2),
      O => \variable_1_id[4]_i_2__15_n_0\
    );
\variable_1_id[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      O => \^slv_reg0_reg[6]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__17_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__17_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__17_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__17_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__17_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__17_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__17_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__17_n_0\,
      I1 => \variable_1_assignment[1]_i_2__17_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__17_n_0\
    );
\variable_2_assignment[1]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__17_n_0\,
      I5 => \variable_2_assignment[1]_i_4__17_n_0\,
      O => \variable_2_assignment[1]_i_2__17_n_0\
    );
\variable_2_assignment[1]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__15_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__17_n_0\
    );
\variable_2_assignment[1]_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__15_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__17_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__17_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__17_n_0\
    );
\variable_2_id[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__17_n_0\
    );
\variable_2_id[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__17_n_0\
    );
\variable_2_id[3]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__17_n_0\
    );
\variable_2_id[4]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__17_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__17_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__17_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__17_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__17_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__17_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__17_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__17_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__17_n_0\,
      I1 => \variable_3_assignment[1]_i_2__17_n_0\,
      I2 => \variable_1_assignment[1]_i_2__17_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__17_n_0\
    );
\variable_3_assignment[1]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__17_n_0\,
      I5 => \variable_3_assignment[1]_i_4__17_n_0\,
      O => \variable_3_assignment[1]_i_2__17_n_0\
    );
\variable_3_assignment[1]_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__15_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__17_n_0\
    );
\variable_3_assignment[1]_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__15_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__17_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__17_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__17_n_0\
    );
\variable_3_id[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__17_n_0\
    );
\variable_3_id[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__17_n_0\
    );
\variable_3_id[3]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__17_n_0\
    );
\variable_3_id[4]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__17_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__17_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__17_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__17_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__17_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__17_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__15_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__17_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__17_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\ is
  signal \FSM_sequential_state[2]_i_138_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__16_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__15_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__16_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__14_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_3__16_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__16_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__16_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__16_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__16_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__16_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_97\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_127\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of start_implication_finder_i_73 : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__16\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__15\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__16\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__16\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__16\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__16\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__16\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__16\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__16\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__16\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__16\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__16\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__16\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__16\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__16\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__16\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__16\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__16\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__16\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__16\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__16\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__16\ : label is "soft_lutpair559";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_138_n_0\
    );
\FSM_sequential_state[2]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_138_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
FSM_sequential_state_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__14_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__16_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__16_n_0\
    );
\variable_1_assignment[1]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__15_n_0\,
      I5 => \variable_1_assignment[1]_i_4__16_n_0\,
      O => \variable_1_assignment[1]_i_2__16_n_0\
    );
\variable_1_assignment[1]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__14_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__15_n_0\
    );
\variable_1_assignment[1]_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__14_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__16_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__16_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__16_n_0\
    );
\variable_1_id[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__16_n_0\
    );
\variable_1_id[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__16_n_0\
    );
\variable_1_id[3]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__16_n_0\
    );
\variable_1_id[4]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__16_n_0\
    );
\variable_1_id[4]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \variable_1_id[4]_i_3__16_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => \variable_3_id_reg[0]_0\,
      I4 => Q(2),
      I5 => Q(4),
      O => \variable_1_id[4]_i_2__14_n_0\
    );
\variable_1_id[4]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => op_code_read,
      O => \variable_1_id[4]_i_3__16_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__16_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__16_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__16_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__16_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__16_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__16_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__16_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__16_n_0\,
      I1 => \variable_1_assignment[1]_i_2__16_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__16_n_0\
    );
\variable_2_assignment[1]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__16_n_0\,
      I5 => \variable_2_assignment[1]_i_4__16_n_0\,
      O => \variable_2_assignment[1]_i_2__16_n_0\
    );
\variable_2_assignment[1]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__14_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__16_n_0\
    );
\variable_2_assignment[1]_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__14_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__16_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__16_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__16_n_0\
    );
\variable_2_id[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__16_n_0\
    );
\variable_2_id[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__16_n_0\
    );
\variable_2_id[3]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__16_n_0\
    );
\variable_2_id[4]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__16_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__16_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__16_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__16_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__16_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__16_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__16_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__16_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__16_n_0\,
      I1 => \variable_3_assignment[1]_i_2__16_n_0\,
      I2 => \variable_1_assignment[1]_i_2__16_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__16_n_0\
    );
\variable_3_assignment[1]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__16_n_0\,
      I5 => \variable_3_assignment[1]_i_4__16_n_0\,
      O => \variable_3_assignment[1]_i_2__16_n_0\
    );
\variable_3_assignment[1]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__14_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__16_n_0\
    );
\variable_3_assignment[1]_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__14_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__16_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__16_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__16_n_0\
    );
\variable_3_id[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__16_n_0\
    );
\variable_3_id[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__16_n_0\
    );
\variable_3_id[3]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__16_n_0\
    );
\variable_3_id[4]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__16_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__16_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__16_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__16_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__16_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__16_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__14_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__16_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__16_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\ is
  port (
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_83_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_37\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\ is
  signal \FSM_sequential_state[2]_i_137_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_96_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_101_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_105_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_126_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_83_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_83_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_83_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__60_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__49_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__52_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__48_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__52_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__52_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_96\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_126\ : label is "soft_lutpair573";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_83\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of start_implication_finder_i_24 : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__60\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__52\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__52\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__52\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__52\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__52\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__52\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__52\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__48\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__52\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__52\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__52\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__52\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__52\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__52\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__52\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__52\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__52\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__52\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__52\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__52\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__52\ : label is "soft_lutpair572";
begin
\FSM_sequential_state[2]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_137_n_0\
    );
\FSM_sequential_state[2]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_96_n_0\,
      I1 => \axi_reg4_o_reg[0]_i_83_2\,
      I2 => \FSM_sequential_state_reg[2]_i_37\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_137_n_0\,
      O => \FSM_sequential_state[2]_i_96_n_0\
    );
\axi_reg4_o[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_126_n_0\,
      I2 => \FSM_sequential_state[2]_i_96_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_83_0\,
      I4 => \axi_reg4_o_reg[0]_i_83_1\,
      I5 => \axi_reg4_o_reg[0]_i_83_2\,
      O => \axi_reg4_o[0]_i_101_n_0\
    );
\axi_reg4_o[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_126_n_0\,
      I2 => \FSM_sequential_state[2]_i_96_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_83_0\,
      I4 => \axi_reg4_o_reg[0]_i_83_1\,
      I5 => \axi_reg4_o_reg[0]_i_83_2\,
      O => \axi_reg4_o[0]_i_105_n_0\
    );
\axi_reg4_o[0]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_126_n_0\
    );
\axi_reg4_o_reg[0]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_i_66\(0),
      CO(3) => CO(0),
      CO(2) => \axi_reg4_o_reg[0]_i_83_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_83_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_83_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_101_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_83_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_105_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__49_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__60_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__60_n_0\
    );
\variable_1_assignment[1]_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__52_n_0\,
      I5 => \variable_1_assignment[1]_i_4__52_n_0\,
      O => \variable_1_assignment[1]_i_2__60_n_0\
    );
\variable_1_assignment[1]_i_3__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__49_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__52_n_0\
    );
\variable_1_assignment[1]_i_4__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__49_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__52_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__60_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__52_n_0\
    );
\variable_1_id[1]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__52_n_0\
    );
\variable_1_id[2]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__52_n_0\
    );
\variable_1_id[3]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__52_n_0\
    );
\variable_1_id[4]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__52_n_0\
    );
\variable_1_id[4]_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \variable_3_id_reg[0]_1\,
      I5 => Q(3),
      O => \variable_1_id[4]_i_2__49_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__52_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__52_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__52_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__52_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__52_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__52_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__52_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__48_n_0\,
      I1 => \variable_1_assignment[1]_i_2__60_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__48_n_0\
    );
\variable_2_assignment[1]_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__52_n_0\,
      I5 => \variable_2_assignment[1]_i_4__52_n_0\,
      O => \variable_2_assignment[1]_i_2__48_n_0\
    );
\variable_2_assignment[1]_i_3__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__49_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__52_n_0\
    );
\variable_2_assignment[1]_i_4__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__49_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__52_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__48_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__52_n_0\
    );
\variable_2_id[1]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__52_n_0\
    );
\variable_2_id[2]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__52_n_0\
    );
\variable_2_id[3]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__52_n_0\
    );
\variable_2_id[4]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__52_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__52_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__52_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__52_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__52_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__52_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__52_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__52_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__48_n_0\,
      I1 => \variable_3_assignment[1]_i_2__60_n_0\,
      I2 => \variable_1_assignment[1]_i_2__60_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__48_n_0\
    );
\variable_3_assignment[1]_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__52_n_0\,
      I5 => \variable_3_assignment[1]_i_4__52_n_0\,
      O => \variable_3_assignment[1]_i_2__60_n_0\
    );
\variable_3_assignment[1]_i_3__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__49_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__52_n_0\
    );
\variable_3_assignment[1]_i_4__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__49_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__52_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__48_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__52_n_0\
    );
\variable_3_id[1]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__52_n_0\
    );
\variable_3_id[2]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__52_n_0\
    );
\variable_3_id[3]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__52_n_0\
    );
\variable_3_id[4]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__52_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__52_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__52_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__52_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__52_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__52_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__49_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__52_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__52_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    op_code_read : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\ is
  signal \FSM_sequential_state[2]_i_118_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__65_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__65_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__61_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__65_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__65_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__65_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_118\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_77\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_116\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_256\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of start_implication_finder_i_13 : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__59\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__65\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__65\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__65\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__65\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__65\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__65\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__65\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__49\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__65\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__65\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__65\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__65\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__65\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__65\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__65\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__65\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__65\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__65\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__65\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__65\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__65\ : label is "soft_lutpair585";
begin
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_118_n_0\
    );
\FSM_sequential_state[2]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_118_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\axi_reg4_o[0]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_1\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__61_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\implication_variable_id[0]_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_0(0)
    );
start_implication_finder_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6800"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => clause_in_use_reg_n_0,
      I4 => is_unit(0),
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__59_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__59_n_0\
    );
\variable_1_assignment[1]_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__65_n_0\,
      I5 => \variable_1_assignment[1]_i_4__65_n_0\,
      O => \variable_1_assignment[1]_i_2__59_n_0\
    );
\variable_1_assignment[1]_i_3__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__61_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__65_n_0\
    );
\variable_1_assignment[1]_i_4__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__61_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__65_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__59_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__65_n_0\
    );
\variable_1_id[1]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__65_n_0\
    );
\variable_1_id[2]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__65_n_0\
    );
\variable_1_id[3]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__65_n_0\
    );
\variable_1_id[4]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__65_n_0\
    );
\variable_1_id[4]_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^slv_reg0_reg[3]\,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__61_n_0\
    );
\variable_1_id[4]_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => op_code_read,
      O => \^slv_reg0_reg[3]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__65_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__65_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__65_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__65_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__65_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__65_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__65_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__49_n_0\,
      I1 => \variable_1_assignment[1]_i_2__59_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__49_n_0\
    );
\variable_2_assignment[1]_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__65_n_0\,
      I5 => \variable_2_assignment[1]_i_4__65_n_0\,
      O => \variable_2_assignment[1]_i_2__49_n_0\
    );
\variable_2_assignment[1]_i_3__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__61_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__65_n_0\
    );
\variable_2_assignment[1]_i_4__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__61_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__65_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__49_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__65_n_0\
    );
\variable_2_id[1]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__65_n_0\
    );
\variable_2_id[2]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__65_n_0\
    );
\variable_2_id[3]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__65_n_0\
    );
\variable_2_id[4]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__65_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__65_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__65_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__65_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__65_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__65_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__65_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__65_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__49_n_0\,
      I1 => \variable_3_assignment[1]_i_2__59_n_0\,
      I2 => \variable_1_assignment[1]_i_2__59_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__49_n_0\
    );
\variable_3_assignment[1]_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__65_n_0\,
      I5 => \variable_3_assignment[1]_i_4__65_n_0\,
      O => \variable_3_assignment[1]_i_2__59_n_0\
    );
\variable_3_assignment[1]_i_3__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__61_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__65_n_0\
    );
\variable_3_assignment[1]_i_4__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__61_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__65_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__49_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__65_n_0\
    );
\variable_3_id[1]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__65_n_0\
    );
\variable_3_id[2]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__65_n_0\
    );
\variable_3_id[3]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__65_n_0\
    );
\variable_3_id[4]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__65_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__65_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__65_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__65_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__65_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__65_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__61_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__65_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__65_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_66\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\ is
  signal \FSM_sequential_state[2]_i_119_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_115_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__58_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__64_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__60_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__64_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__50_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__64_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__64_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_78\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_115\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of start_implication_finder_i_94 : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__58\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__64\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__64\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__64\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__64\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__64\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__64\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__64\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__50\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__64\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__64\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__64\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__64\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__64\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__64\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__64\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__64\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__64\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__64\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__64\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__64\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__64\ : label is "soft_lutpair599";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_119_n_0\
    );
\FSM_sequential_state[2]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_119_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
FSM_sequential_state_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_115_n_0\
    );
\axi_reg4_o[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_115_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_66\,
      I4 => \axi_reg4_o_reg[0]_i_66_0\,
      I5 => \axi_reg4_o_reg[0]_i_66_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_115_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_66\,
      I4 => \axi_reg4_o_reg[0]_i_66_0\,
      I5 => \axi_reg4_o_reg[0]_i_66_1\,
      O => S(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__60_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__58_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__58_n_0\
    );
\variable_1_assignment[1]_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__64_n_0\,
      I5 => \variable_1_assignment[1]_i_4__64_n_0\,
      O => \variable_1_assignment[1]_i_2__58_n_0\
    );
\variable_1_assignment[1]_i_3__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__60_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__64_n_0\
    );
\variable_1_assignment[1]_i_4__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__60_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__64_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__58_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__64_n_0\
    );
\variable_1_id[1]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__64_n_0\
    );
\variable_1_id[2]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__64_n_0\
    );
\variable_1_id[3]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__64_n_0\
    );
\variable_1_id[4]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__64_n_0\
    );
\variable_1_id[4]_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => op_code_read,
      I3 => Q(0),
      I4 => Q(1),
      O => \variable_1_id[4]_i_2__60_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__64_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__64_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__64_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__64_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__64_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__64_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__64_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__50_n_0\,
      I1 => \variable_1_assignment[1]_i_2__58_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__50_n_0\
    );
\variable_2_assignment[1]_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__64_n_0\,
      I5 => \variable_2_assignment[1]_i_4__64_n_0\,
      O => \variable_2_assignment[1]_i_2__50_n_0\
    );
\variable_2_assignment[1]_i_3__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__60_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__64_n_0\
    );
\variable_2_assignment[1]_i_4__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__60_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__64_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__50_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__64_n_0\
    );
\variable_2_id[1]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__64_n_0\
    );
\variable_2_id[2]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__64_n_0\
    );
\variable_2_id[3]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__64_n_0\
    );
\variable_2_id[4]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__64_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__64_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__64_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__64_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__64_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__64_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__64_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__64_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__50_n_0\,
      I1 => \variable_3_assignment[1]_i_2__58_n_0\,
      I2 => \variable_1_assignment[1]_i_2__58_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__50_n_0\
    );
\variable_3_assignment[1]_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__64_n_0\,
      I5 => \variable_3_assignment[1]_i_4__64_n_0\,
      O => \variable_3_assignment[1]_i_2__58_n_0\
    );
\variable_3_assignment[1]_i_3__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__60_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__64_n_0\
    );
\variable_3_assignment[1]_i_4__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__60_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__64_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__50_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__64_n_0\
    );
\variable_3_id[1]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__64_n_0\
    );
\variable_3_id[2]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__64_n_0\
    );
\variable_3_id[3]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__64_n_0\
    );
\variable_3_id[4]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__64_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__64_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__64_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__64_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__64_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__64_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__60_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__64_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__64_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    start_implication_finder_i_5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[2]_i_20\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_20_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\ is
  signal \FSM_sequential_state[2]_i_117_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__57_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__51_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__51_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__48_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__51_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__51_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__51_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__51_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_76\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_114\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of start_implication_finder_i_63 : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__57\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__51\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__51\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__51\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__51\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__51\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__51\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__51\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__51\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__51\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__51\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__51\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__51\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__51\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__51\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__51\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__51\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__51\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__51\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__51\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__51\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__51\ : label is "soft_lutpair625";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_117_n_0\
    );
\FSM_sequential_state[2]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_20\,
      I2 => \FSM_sequential_state_reg[2]_i_20_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\FSM_sequential_state[2]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_117_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\axi_reg4_o[0]_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__48_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_5(0),
      I2 => start_implication_finder_i_5(1),
      I3 => start_implication_finder_i_5(2),
      O => clause_in_use_reg_0
    );
start_implication_finder_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^is_unit\(0)
    );
\variable_1_assignment[1]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__57_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__57_n_0\
    );
\variable_1_assignment[1]_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__51_n_0\,
      I5 => \variable_1_assignment[1]_i_4__51_n_0\,
      O => \variable_1_assignment[1]_i_2__57_n_0\
    );
\variable_1_assignment[1]_i_3__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__48_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__51_n_0\
    );
\variable_1_assignment[1]_i_4__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__48_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__51_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__57_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__51_n_0\
    );
\variable_1_id[1]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__51_n_0\
    );
\variable_1_id[2]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__51_n_0\
    );
\variable_1_id[3]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__51_n_0\
    );
\variable_1_id[4]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__51_n_0\
    );
\variable_1_id[4]_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \variable_3_id_reg[0]_1\,
      O => \variable_1_id[4]_i_2__48_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__51_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__51_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__51_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__51_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__51_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__51_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__51_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__51_n_0\,
      I1 => \variable_1_assignment[1]_i_2__57_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__51_n_0\
    );
\variable_2_assignment[1]_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__51_n_0\,
      I5 => \variable_2_assignment[1]_i_4__51_n_0\,
      O => \variable_2_assignment[1]_i_2__51_n_0\
    );
\variable_2_assignment[1]_i_3__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__48_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__51_n_0\
    );
\variable_2_assignment[1]_i_4__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__48_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__51_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__51_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__51_n_0\
    );
\variable_2_id[1]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__51_n_0\
    );
\variable_2_id[2]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__51_n_0\
    );
\variable_2_id[3]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__51_n_0\
    );
\variable_2_id[4]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__51_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__51_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__51_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__51_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__51_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__51_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__51_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__51_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__51_n_0\,
      I1 => \variable_3_assignment[1]_i_2__57_n_0\,
      I2 => \variable_1_assignment[1]_i_2__57_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__51_n_0\
    );
\variable_3_assignment[1]_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__51_n_0\,
      I5 => \variable_3_assignment[1]_i_4__51_n_0\,
      O => \variable_3_assignment[1]_i_2__57_n_0\
    );
\variable_3_assignment[1]_i_3__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__48_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__51_n_0\
    );
\variable_3_assignment[1]_i_4__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__48_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__51_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__51_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__51_n_0\
    );
\variable_3_id[1]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__51_n_0\
    );
\variable_3_id[2]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__51_n_0\
    );
\variable_3_id[3]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__51_n_0\
    );
\variable_3_id[4]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__51_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__51_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__51_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__51_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__51_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__51_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__48_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__51_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__51_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[6]\ : out STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_1\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    start_implication_finder_i_2 : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_state_reg[2]_i_120\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_120_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\ is
  signal \FSM_sequential_state[2]_i_204_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[6]\ : STD_LOGIC;
  signal start_implication_finder_i_22_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__88_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__44_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__44_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__41_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__44_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__89_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__44_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__44_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_1\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__44_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__44_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_180\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_202\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_260\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__88\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__44\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__44\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__44\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__44\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__44\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__44\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__44\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__89\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__44\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__44\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__44\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__44\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__44\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__44\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__44\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__44\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__44\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__44\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__44\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__44\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__44\ : label is "soft_lutpair900";
begin
  \slv_reg0_reg[6]\ <= \^slv_reg0_reg[6]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_2_assignment_reg[1]_1\ <= \^variable_2_assignment_reg[1]_1\;
\FSM_sequential_state[2]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^variable_2_assignment_reg[1]_1\,
      I1 => \FSM_sequential_state_reg[2]_i_120\,
      I2 => \FSM_sequential_state_reg[2]_i_120_0\,
      O => \variable_2_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_204_n_0\,
      O => \^variable_2_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_204_n_0\
    );
\axi_reg4_o[0]_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_1\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__41_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\implication_variable_id[0]_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_0(0)
    );
start_implication_finder_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6800"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => clause_in_use_reg_n_0,
      I4 => is_unit(4),
      I5 => is_unit(2),
      O => start_implication_finder_i_22_n_0
    );
start_implication_finder_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => start_implication_finder_i_22_n_0,
      I1 => start_implication_finder_i_2,
      I2 => is_unit(3),
      I3 => is_unit(1),
      I4 => is_unit(5),
      I5 => is_unit(0),
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__88_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__88_n_0\
    );
\variable_1_assignment[1]_i_2__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_2\,
      I4 => \variable_1_assignment[1]_i_3__44_n_0\,
      I5 => \variable_1_assignment[1]_i_4__44_n_0\,
      O => \variable_1_assignment[1]_i_2__88_n_0\
    );
\variable_1_assignment[1]_i_3__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__41_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__44_n_0\
    );
\variable_1_assignment[1]_i_4__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__41_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__44_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__88_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__44_n_0\
    );
\variable_1_id[1]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__44_n_0\
    );
\variable_1_id[2]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__44_n_0\
    );
\variable_1_id[3]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__44_n_0\
    );
\variable_1_id[4]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__44_n_0\
    );
\variable_1_id[4]_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^slv_reg0_reg[6]\,
      I1 => Q(0),
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(2),
      O => \variable_1_id[4]_i_2__41_n_0\
    );
\variable_1_id[4]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => op_code_read,
      I3 => Q(1),
      O => \^slv_reg0_reg[6]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__44_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__44_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__44_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__44_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__44_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__44_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__44_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__89_n_0\,
      I1 => \variable_1_assignment[1]_i_2__88_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__89_n_0\
    );
\variable_2_assignment[1]_i_2__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_2\,
      I4 => \variable_2_assignment[1]_i_3__44_n_0\,
      I5 => \variable_2_assignment[1]_i_4__44_n_0\,
      O => \variable_2_assignment[1]_i_2__89_n_0\
    );
\variable_2_assignment[1]_i_3__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__41_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__44_n_0\
    );
\variable_2_assignment[1]_i_4__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__41_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__44_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__89_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__44_n_0\
    );
\variable_2_id[1]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__44_n_0\
    );
\variable_2_id[2]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__44_n_0\
    );
\variable_2_id[3]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__44_n_0\
    );
\variable_2_id[4]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__44_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__44_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__44_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__44_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__44_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__44_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__44_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__44_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__89_n_0\,
      I1 => \variable_3_assignment[1]_i_2__88_n_0\,
      I2 => \variable_1_assignment[1]_i_2__88_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__89_n_0\
    );
\variable_3_assignment[1]_i_2__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_2\,
      I4 => \variable_3_assignment[1]_i_3__44_n_0\,
      I5 => \variable_3_assignment[1]_i_4__44_n_0\,
      O => \variable_3_assignment[1]_i_2__88_n_0\
    );
\variable_3_assignment[1]_i_3__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__41_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__44_n_0\
    );
\variable_3_assignment[1]_i_4__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__41_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__44_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__89_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__44_n_0\
    );
\variable_3_id[1]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__44_n_0\
    );
\variable_3_id[2]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__44_n_0\
    );
\variable_3_id[3]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__44_n_0\
    );
\variable_3_id[4]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__44_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__44_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__44_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__44_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__44_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__44_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__41_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__44_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__44_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_1_id_reg[2]_0\ : in STD_LOGIC;
    \variable_1_id_reg[2]_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\ is
  signal \FSM_sequential_state[2]_i_116_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_113_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__56_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__89_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__56_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__52_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__56_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__56_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_75\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_113\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of start_implication_finder_i_101 : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__56\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__56\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__56\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__56\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__56\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__56\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__56\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__52\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__56\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__56\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__56\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__56\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__56\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__56\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__56\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__56\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__56\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \variable_3_id[0]_i_1__56\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__56\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__56\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__56\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__56\ : label is "soft_lutpair633";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_116_n_0\
    );
\FSM_sequential_state[2]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_116_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\axi_reg4_o[0]_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_113_n_0\
    );
\axi_reg4_o[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_113_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_66\,
      I4 => \axi_reg4_o_reg[0]_i_66_0\,
      I5 => \axi_reg4_o_reg[0]_i_66_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_113_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_66\,
      I4 => \axi_reg4_o_reg[0]_i_66_0\,
      I5 => \axi_reg4_o_reg[0]_i_66_1\,
      O => S(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__89_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__56_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__56_n_0\
    );
\variable_1_assignment[1]_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__56_n_0\,
      I5 => \variable_1_assignment[1]_i_4__56_n_0\,
      O => \variable_1_assignment[1]_i_2__56_n_0\
    );
\variable_1_assignment[1]_i_3__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__89_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__56_n_0\
    );
\variable_1_assignment[1]_i_4__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__89_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__56_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__56_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__56_n_0\
    );
\variable_1_id[1]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__56_n_0\
    );
\variable_1_id[2]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__56_n_0\
    );
\variable_1_id[3]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__56_n_0\
    );
\variable_1_id[4]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__56_n_0\
    );
\variable_1_id[4]_i_2__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(1),
      I1 => \variable_1_id_reg[2]_0\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \variable_1_id_reg[2]_1\,
      O => \variable_1_id[4]_i_2__89_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__56_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__56_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__56_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__56_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__56_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__56_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__56_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__52_n_0\,
      I1 => \variable_1_assignment[1]_i_2__56_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__52_n_0\
    );
\variable_2_assignment[1]_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__56_n_0\,
      I5 => \variable_2_assignment[1]_i_4__56_n_0\,
      O => \variable_2_assignment[1]_i_2__52_n_0\
    );
\variable_2_assignment[1]_i_3__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__89_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__56_n_0\
    );
\variable_2_assignment[1]_i_4__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__89_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__56_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__52_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__56_n_0\
    );
\variable_2_id[1]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__56_n_0\
    );
\variable_2_id[2]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__56_n_0\
    );
\variable_2_id[3]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__56_n_0\
    );
\variable_2_id[4]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__56_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__56_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__56_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__56_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__56_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__56_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__56_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__56_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__52_n_0\,
      I1 => \variable_3_assignment[1]_i_2__56_n_0\,
      I2 => \variable_1_assignment[1]_i_2__56_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__52_n_0\
    );
\variable_3_assignment[1]_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__56_n_0\,
      I5 => \variable_3_assignment[1]_i_4__56_n_0\,
      O => \variable_3_assignment[1]_i_2__56_n_0\
    );
\variable_3_assignment[1]_i_3__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__89_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__56_n_0\
    );
\variable_3_assignment[1]_i_4__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__89_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__56_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__52_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__56_n_0\
    );
\variable_3_id[1]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__56_n_0\
    );
\variable_3_id[2]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__56_n_0\
    );
\variable_3_id[3]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__56_n_0\
    );
\variable_3_id[4]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__56_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__56_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__56_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__56_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__56_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__56_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__89_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__56_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__56_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\ is
  signal \FSM_sequential_state[2]_i_115_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__11_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__12_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__11_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__12_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__11_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__12_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__11_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_74\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_112\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of start_implication_finder_i_75 : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__12\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__11\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__12\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__12\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__12\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__12\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__12\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__12\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__12\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__12\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__12\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__12\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__12\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__12\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__12\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__12\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__12\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__12\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__12\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__12\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__12\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__12\ : label is "soft_lutpair651";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_115_n_0\
    );
\FSM_sequential_state[2]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_115_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
FSM_sequential_state_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__10_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__12_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__12_n_0\
    );
\variable_1_assignment[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__11_n_0\,
      I5 => \variable_1_assignment[1]_i_4__12_n_0\,
      O => \variable_1_assignment[1]_i_2__12_n_0\
    );
\variable_1_assignment[1]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__10_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__11_n_0\
    );
\variable_1_assignment[1]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__10_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__12_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__12_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__12_n_0\
    );
\variable_1_id[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__12_n_0\
    );
\variable_1_id[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__12_n_0\
    );
\variable_1_id[3]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__12_n_0\
    );
\variable_1_id[4]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__12_n_0\
    );
\variable_1_id[4]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      I4 => \variable_3_id_reg[0]_0\,
      I5 => \variable_3_id_reg[0]_1\,
      O => \variable_1_id[4]_i_2__10_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__12_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__12_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__12_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__12_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__12_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__11_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__11_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__12_n_0\,
      I1 => \variable_1_assignment[1]_i_2__12_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__12_n_0\
    );
\variable_2_assignment[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__12_n_0\,
      I5 => \variable_2_assignment[1]_i_4__12_n_0\,
      O => \variable_2_assignment[1]_i_2__12_n_0\
    );
\variable_2_assignment[1]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__10_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__12_n_0\
    );
\variable_2_assignment[1]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__10_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__12_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__12_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__12_n_0\
    );
\variable_2_id[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__12_n_0\
    );
\variable_2_id[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__12_n_0\
    );
\variable_2_id[3]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__12_n_0\
    );
\variable_2_id[4]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__12_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__12_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__12_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__12_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__12_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__12_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__11_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__11_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__12_n_0\,
      I1 => \variable_3_assignment[1]_i_2__12_n_0\,
      I2 => \variable_1_assignment[1]_i_2__12_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__12_n_0\
    );
\variable_3_assignment[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__12_n_0\,
      I5 => \variable_3_assignment[1]_i_4__12_n_0\,
      O => \variable_3_assignment[1]_i_2__12_n_0\
    );
\variable_3_assignment[1]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__10_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__12_n_0\
    );
\variable_3_assignment[1]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__10_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__12_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__12_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__12_n_0\
    );
\variable_3_id[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__12_n_0\
    );
\variable_3_id[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__12_n_0\
    );
\variable_3_id[3]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__12_n_0\
    );
\variable_3_id[4]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__12_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__12_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__12_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__12_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__12_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__12_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__10_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__11_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__11_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    should_update_clause_reg : out STD_LOGIC;
    state0 : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    start_implication_finder_reg : in STD_LOGIC;
    start_implication_finder_reg_0 : in STD_LOGIC;
    start_implication_finder_reg_1 : in STD_LOGIC;
    start_implication_finder_reg_2 : in STD_LOGIC;
    start_implication_finder_reg_3 : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 4 downto 0 );
    start_implication_finder_i_2_0 : in STD_LOGIC;
    start_implication_finder_i_2_1 : in STD_LOGIC;
    start_implication_finder_i_2_2 : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_20\ : in STD_LOGIC;
    start_implication_finder_reg_4 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aresetn : in STD_LOGIC;
    start_implication_finder_reg_5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\ is
  signal \FSM_sequential_state[2]_i_114_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_73_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_111_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^should_update_clause_reg\ : STD_LOGIC;
  signal start_implication_finder_i_10_n_0 : STD_LOGIC;
  signal start_implication_finder_i_4_n_0 : STD_LOGIC;
  signal \^state0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__55_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__87_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__87_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__83_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__87_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__82_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__87_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__87_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__82_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__87_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_73\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_111\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of start_implication_finder_i_45 : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__55\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__87\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__87\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__87\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__87\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__87\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__87\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__87\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__82\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__87\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__87\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__87\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__87\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__87\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__87\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__87\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__87\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__87\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__87\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__87\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__87\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__87\ : label is "soft_lutpair664";
begin
  clause_in_use_reg_0(0) <= \^clause_in_use_reg_0\(0);
  should_update_clause_reg <= \^should_update_clause_reg\;
  state0 <= \^state0\;
\FSM_sequential_state[2]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_114_n_0\
    );
\FSM_sequential_state[2]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_73_n_0\,
      I1 => \axi_reg4_o_reg[0]_i_66_1\,
      I2 => \FSM_sequential_state_reg[2]_i_20\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_114_n_0\,
      O => \FSM_sequential_state[2]_i_73_n_0\
    );
\axi_reg4_o[0]_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_111_n_0\
    );
\axi_reg4_o[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_111_n_0\,
      I2 => \FSM_sequential_state[2]_i_73_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_66\,
      I4 => \axi_reg4_o_reg[0]_i_66_0\,
      I5 => \axi_reg4_o_reg[0]_i_66_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_111_n_0\,
      I2 => \FSM_sequential_state[2]_i_73_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_66\,
      I4 => \axi_reg4_o_reg[0]_i_66_0\,
      I5 => \axi_reg4_o_reg[0]_i_66_1\,
      O => S(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__83_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^state0\,
      I1 => start_implication_finder_reg_4,
      I2 => \state__0\(0),
      I3 => s01_axi_aresetn,
      I4 => start_implication_finder_reg_5,
      O => \FSM_sequential_state_reg[0]\
    );
start_implication_finder_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^clause_in_use_reg_0\(0),
      I1 => is_unit(2),
      I2 => is_unit(0),
      I3 => is_unit(1),
      O => start_implication_finder_i_10_n_0
    );
start_implication_finder_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => start_implication_finder_i_4_n_0,
      I1 => start_implication_finder_reg,
      I2 => start_implication_finder_reg_0,
      I3 => start_implication_finder_reg_1,
      I4 => start_implication_finder_reg_2,
      I5 => start_implication_finder_reg_3,
      O => \^state0\
    );
start_implication_finder_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => start_implication_finder_i_10_n_0,
      I1 => is_unit(3),
      I2 => is_unit(4),
      I3 => start_implication_finder_i_2_0,
      I4 => start_implication_finder_i_2_1,
      I5 => start_implication_finder_i_2_2,
      O => start_implication_finder_i_4_n_0
    );
start_implication_finder_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^clause_in_use_reg_0\(0)
    );
\variable_1_assignment[1]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__55_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__55_n_0\
    );
\variable_1_assignment[1]_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__87_n_0\,
      I5 => \variable_1_assignment[1]_i_4__87_n_0\,
      O => \variable_1_assignment[1]_i_2__55_n_0\
    );
\variable_1_assignment[1]_i_3__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__83_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__87_n_0\
    );
\variable_1_assignment[1]_i_4__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__83_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__87_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__55_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__87_n_0\
    );
\variable_1_id[1]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__87_n_0\
    );
\variable_1_id[2]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__87_n_0\
    );
\variable_1_id[3]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__87_n_0\
    );
\variable_1_id[4]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__87_n_0\
    );
\variable_1_id[4]_i_2__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^should_update_clause_reg\,
      I1 => Q(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(4),
      O => \variable_1_id[4]_i_2__83_n_0\
    );
\variable_1_id[4]_i_3__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => op_code_read,
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(2),
      O => \^should_update_clause_reg\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__87_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__87_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__87_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__87_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__87_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__87_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__87_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__82_n_0\,
      I1 => \variable_1_assignment[1]_i_2__55_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__82_n_0\
    );
\variable_2_assignment[1]_i_2__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__87_n_0\,
      I5 => \variable_2_assignment[1]_i_4__87_n_0\,
      O => \variable_2_assignment[1]_i_2__82_n_0\
    );
\variable_2_assignment[1]_i_3__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__83_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__87_n_0\
    );
\variable_2_assignment[1]_i_4__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__83_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__87_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__82_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__87_n_0\
    );
\variable_2_id[1]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__87_n_0\
    );
\variable_2_id[2]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__87_n_0\
    );
\variable_2_id[3]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__87_n_0\
    );
\variable_2_id[4]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__87_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__87_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__87_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__87_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__87_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__87_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__87_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__87_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__82_n_0\,
      I1 => \variable_3_assignment[1]_i_2__55_n_0\,
      I2 => \variable_1_assignment[1]_i_2__55_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__82_n_0\
    );
\variable_3_assignment[1]_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__87_n_0\,
      I5 => \variable_3_assignment[1]_i_4__87_n_0\,
      O => \variable_3_assignment[1]_i_2__55_n_0\
    );
\variable_3_assignment[1]_i_3__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__83_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__87_n_0\
    );
\variable_3_assignment[1]_i_4__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__83_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__87_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__82_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__87_n_0\
    );
\variable_3_id[1]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__87_n_0\
    );
\variable_3_id[2]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__87_n_0\
    );
\variable_3_id[3]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__87_n_0\
    );
\variable_3_id[4]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__87_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__87_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__87_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__87_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__87_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__87_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__83_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__87_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__87_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\ is
  signal \FSM_sequential_state[2]_i_112_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__54_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__73_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__73_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__69_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__73_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__73_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__73_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_71\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_110\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of start_implication_finder_i_46 : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__54\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__73\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__73\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__73\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__73\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__73\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__73\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__73\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__53\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__73\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__73\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__73\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__73\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__73\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__73\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__73\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__73\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__73\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__73\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__73\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__73\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__73\ : label is "soft_lutpair677";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_112_n_0\
    );
\FSM_sequential_state[2]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_112_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\axi_reg4_o[0]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__69_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__54_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__54_n_0\
    );
\variable_1_assignment[1]_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__73_n_0\,
      I5 => \variable_1_assignment[1]_i_4__73_n_0\,
      O => \variable_1_assignment[1]_i_2__54_n_0\
    );
\variable_1_assignment[1]_i_3__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__69_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__73_n_0\
    );
\variable_1_assignment[1]_i_4__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__69_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__73_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__54_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__73_n_0\
    );
\variable_1_id[1]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__73_n_0\
    );
\variable_1_id[2]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__73_n_0\
    );
\variable_1_id[3]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__73_n_0\
    );
\variable_1_id[4]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__73_n_0\
    );
\variable_1_id[4]_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \variable_1_id[4]_i_2__69_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__73_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__73_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__73_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__73_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__73_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__73_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__73_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__53_n_0\,
      I1 => \variable_1_assignment[1]_i_2__54_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__53_n_0\
    );
\variable_2_assignment[1]_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__73_n_0\,
      I5 => \variable_2_assignment[1]_i_4__73_n_0\,
      O => \variable_2_assignment[1]_i_2__53_n_0\
    );
\variable_2_assignment[1]_i_3__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__69_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__73_n_0\
    );
\variable_2_assignment[1]_i_4__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__69_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__73_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__53_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__73_n_0\
    );
\variable_2_id[1]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__73_n_0\
    );
\variable_2_id[2]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__73_n_0\
    );
\variable_2_id[3]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__73_n_0\
    );
\variable_2_id[4]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__73_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__73_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__73_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__73_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__73_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__73_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__73_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__73_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__53_n_0\,
      I1 => \variable_3_assignment[1]_i_2__54_n_0\,
      I2 => \variable_1_assignment[1]_i_2__54_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__53_n_0\
    );
\variable_3_assignment[1]_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__73_n_0\,
      I5 => \variable_3_assignment[1]_i_4__73_n_0\,
      O => \variable_3_assignment[1]_i_2__54_n_0\
    );
\variable_3_assignment[1]_i_3__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__69_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__73_n_0\
    );
\variable_3_assignment[1]_i_4__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__69_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__73_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__53_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__73_n_0\
    );
\variable_3_id[1]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__73_n_0\
    );
\variable_3_id[2]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__73_n_0\
    );
\variable_3_id[3]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__73_n_0\
    );
\variable_3_id[4]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__73_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__73_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__73_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__73_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__73_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__73_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__69_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__73_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__73_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    \slv_reg0_reg[4]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_66_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_66_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\ is
  signal \FSM_sequential_state[2]_i_113_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_109_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_84_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_88_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_66_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_66_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_66_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \^slv_reg0_reg[4]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__89_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__89_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__85_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__89_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__89_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__89_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__89_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__89_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__89_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__89_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__89_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_72\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_109\ : label is "soft_lutpair691";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_66\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of start_implication_finder_i_17 : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__53\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__89\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__89\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__89\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__89\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__89\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__89\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__89\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__54\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__89\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__89\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__89\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__89\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__89\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__89\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__89\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__89\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__89\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__89\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__89\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__89\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__89\ : label is "soft_lutpair690";
begin
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  \slv_reg0_reg[4]\ <= \^slv_reg0_reg[4]\;
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_113_n_0\
    );
\FSM_sequential_state[2]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_113_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
FSM_sequential_state_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_109_n_0\
    );
\axi_reg4_o[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_109_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_66_0\,
      I4 => \axi_reg4_o_reg[0]_i_66_1\,
      I5 => \axi_reg4_o_reg[0]_i_66_2\,
      O => \axi_reg4_o[0]_i_84_n_0\
    );
\axi_reg4_o[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_109_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_66_0\,
      I4 => \axi_reg4_o_reg[0]_i_66_1\,
      I5 => \axi_reg4_o_reg[0]_i_66_2\,
      O => \axi_reg4_o[0]_i_88_n_0\
    );
\axi_reg4_o_reg[0]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_i_45\(0),
      CO(3) => CO(0),
      CO(2) => \axi_reg4_o_reg[0]_i_66_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_66_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_66_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_84_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_66_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_88_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__85_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__53_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__53_n_0\
    );
\variable_1_assignment[1]_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__89_n_0\,
      I5 => \variable_1_assignment[1]_i_4__89_n_0\,
      O => \variable_1_assignment[1]_i_2__53_n_0\
    );
\variable_1_assignment[1]_i_3__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__85_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__89_n_0\
    );
\variable_1_assignment[1]_i_4__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__85_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__89_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__53_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__89_n_0\
    );
\variable_1_id[1]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__89_n_0\
    );
\variable_1_id[2]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__89_n_0\
    );
\variable_1_id[3]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__89_n_0\
    );
\variable_1_id[4]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__89_n_0\
    );
\variable_1_id[4]_i_2__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => Q(6),
      I2 => \^slv_reg0_reg[4]\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => op_code_read,
      O => \variable_1_id[4]_i_2__85_n_0\
    );
\variable_1_id[4]_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => \^slv_reg0_reg[4]\
    );
\variable_1_id[4]_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(5),
      O => \^slv_reg0_reg[2]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__89_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__89_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__89_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__89_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__89_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__89_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__89_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__54_n_0\,
      I1 => \variable_1_assignment[1]_i_2__53_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__54_n_0\
    );
\variable_2_assignment[1]_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__89_n_0\,
      I5 => \variable_2_assignment[1]_i_4__89_n_0\,
      O => \variable_2_assignment[1]_i_2__54_n_0\
    );
\variable_2_assignment[1]_i_3__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__85_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__89_n_0\
    );
\variable_2_assignment[1]_i_4__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__85_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__89_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__54_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__89_n_0\
    );
\variable_2_id[1]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__89_n_0\
    );
\variable_2_id[2]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__89_n_0\
    );
\variable_2_id[3]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__89_n_0\
    );
\variable_2_id[4]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__89_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__89_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__89_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__89_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__89_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__89_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__89_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__89_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__54_n_0\,
      I1 => \variable_3_assignment[1]_i_2__53_n_0\,
      I2 => \variable_1_assignment[1]_i_2__53_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__54_n_0\
    );
\variable_3_assignment[1]_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__89_n_0\,
      I5 => \variable_3_assignment[1]_i_4__89_n_0\,
      O => \variable_3_assignment[1]_i_2__53_n_0\
    );
\variable_3_assignment[1]_i_3__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__85_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__89_n_0\
    );
\variable_3_assignment[1]_i_4__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__85_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__89_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__54_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__89_n_0\
    );
\variable_3_id[1]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__89_n_0\
    );
\variable_3_id[2]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__89_n_0\
    );
\variable_3_id[3]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__89_n_0\
    );
\variable_3_id[4]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__89_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__89_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__89_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__89_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__89_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__89_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__85_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__89_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__89_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_20\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_20_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\ is
  signal \FSM_sequential_state[2]_i_111_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__52_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__47_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__47_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__44_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__47_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__55_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__47_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__47_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__55_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__52_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__47_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_70\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_99\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of start_implication_finder_i_56 : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__52\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__47\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__47\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__47\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__47\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__47\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__47\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__47\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__55\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__47\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__47\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__47\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__47\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__47\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__47\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__47\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__47\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__47\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__47\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__47\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__47\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__47\ : label is "soft_lutpair703";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_111_n_0\
    );
\FSM_sequential_state[2]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_20\,
      I2 => \FSM_sequential_state_reg[2]_i_20_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\FSM_sequential_state[2]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_111_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\axi_reg4_o[0]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__44_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__52_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__52_n_0\
    );
\variable_1_assignment[1]_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__47_n_0\,
      I5 => \variable_1_assignment[1]_i_4__47_n_0\,
      O => \variable_1_assignment[1]_i_2__52_n_0\
    );
\variable_1_assignment[1]_i_3__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__44_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__47_n_0\
    );
\variable_1_assignment[1]_i_4__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__44_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__47_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__52_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__47_n_0\
    );
\variable_1_id[1]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__47_n_0\
    );
\variable_1_id[2]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__47_n_0\
    );
\variable_1_id[3]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__47_n_0\
    );
\variable_1_id[4]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__47_n_0\
    );
\variable_1_id[4]_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => \variable_3_id_reg[0]_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(3),
      O => \variable_1_id[4]_i_2__44_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__47_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__47_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__47_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__47_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__47_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__47_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__47_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__55_n_0\,
      I1 => \variable_1_assignment[1]_i_2__52_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__55_n_0\
    );
\variable_2_assignment[1]_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__47_n_0\,
      I5 => \variable_2_assignment[1]_i_4__47_n_0\,
      O => \variable_2_assignment[1]_i_2__55_n_0\
    );
\variable_2_assignment[1]_i_3__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__44_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__47_n_0\
    );
\variable_2_assignment[1]_i_4__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__44_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__47_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__55_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__47_n_0\
    );
\variable_2_id[1]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__47_n_0\
    );
\variable_2_id[2]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__47_n_0\
    );
\variable_2_id[3]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__47_n_0\
    );
\variable_2_id[4]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__47_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__47_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__47_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__47_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__47_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__47_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__47_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__47_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__55_n_0\,
      I1 => \variable_3_assignment[1]_i_2__52_n_0\,
      I2 => \variable_1_assignment[1]_i_2__52_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__55_n_0\
    );
\variable_3_assignment[1]_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__47_n_0\,
      I5 => \variable_3_assignment[1]_i_4__47_n_0\,
      O => \variable_3_assignment[1]_i_2__52_n_0\
    );
\variable_3_assignment[1]_i_3__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__44_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__47_n_0\
    );
\variable_3_assignment[1]_i_4__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__44_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__47_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__55_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__47_n_0\
    );
\variable_3_id[1]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__47_n_0\
    );
\variable_3_id[2]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__47_n_0\
    );
\variable_3_id[3]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__47_n_0\
    );
\variable_3_id[4]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__47_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__47_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__47_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__47_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__47_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__47_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__44_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__47_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__47_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    should_update_clause_reg : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\ is
  signal \FSM_sequential_state[2]_i_110_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_98_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^should_update_clause_reg\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__51_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__51_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__82_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__86_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__86_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__86_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__51_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__86_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_69\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_98\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of start_implication_finder_i_71 : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__51\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__86\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__86\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__86\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__86\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__86\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__86\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__86\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__81\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__86\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__86\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__86\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__86\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__86\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__86\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__86\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__86\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__86\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__86\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__86\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__86\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__86\ : label is "soft_lutpair716";
begin
  should_update_clause_reg <= \^should_update_clause_reg\;
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_110_n_0\
    );
\FSM_sequential_state[2]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_110_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\axi_reg4_o[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_98_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_45\,
      I4 => \axi_reg4_o_reg[0]_i_45_0\,
      I5 => \axi_reg4_o_reg[0]_i_45_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_98_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_45\,
      I4 => \axi_reg4_o_reg[0]_i_45_0\,
      I5 => \axi_reg4_o_reg[0]_i_45_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_98_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__82_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__51_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__51_n_0\
    );
\variable_1_assignment[1]_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__86_n_0\,
      I5 => \variable_1_assignment[1]_i_4__86_n_0\,
      O => \variable_1_assignment[1]_i_2__51_n_0\
    );
\variable_1_assignment[1]_i_3__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__82_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__86_n_0\
    );
\variable_1_assignment[1]_i_4__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__82_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__86_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__51_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__86_n_0\
    );
\variable_1_id[1]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__86_n_0\
    );
\variable_1_id[2]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__86_n_0\
    );
\variable_1_id[3]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__86_n_0\
    );
\variable_1_id[4]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__86_n_0\
    );
\variable_1_id[4]_i_2__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^should_update_clause_reg\,
      I1 => Q(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(4),
      O => \variable_1_id[4]_i_2__82_n_0\
    );
\variable_1_id[4]_i_3__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => op_code_read,
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(3),
      O => \^should_update_clause_reg\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__86_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__86_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__86_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__86_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__86_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__86_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__86_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__81_n_0\,
      I1 => \variable_1_assignment[1]_i_2__51_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__81_n_0\
    );
\variable_2_assignment[1]_i_2__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__86_n_0\,
      I5 => \variable_2_assignment[1]_i_4__86_n_0\,
      O => \variable_2_assignment[1]_i_2__81_n_0\
    );
\variable_2_assignment[1]_i_3__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__82_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__86_n_0\
    );
\variable_2_assignment[1]_i_4__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__82_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__86_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__81_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__86_n_0\
    );
\variable_2_id[1]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__86_n_0\
    );
\variable_2_id[2]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__86_n_0\
    );
\variable_2_id[3]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__86_n_0\
    );
\variable_2_id[4]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__86_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__86_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__86_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__86_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__86_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__86_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__86_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__86_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__81_n_0\,
      I1 => \variable_3_assignment[1]_i_2__51_n_0\,
      I2 => \variable_1_assignment[1]_i_2__51_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__81_n_0\
    );
\variable_3_assignment[1]_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__86_n_0\,
      I5 => \variable_3_assignment[1]_i_4__86_n_0\,
      O => \variable_3_assignment[1]_i_2__51_n_0\
    );
\variable_3_assignment[1]_i_3__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__82_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__86_n_0\
    );
\variable_3_assignment[1]_i_4__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__82_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__86_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__81_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__86_n_0\
    );
\variable_3_id[1]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__86_n_0\
    );
\variable_3_id[2]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__86_n_0\
    );
\variable_3_id[3]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__86_n_0\
    );
\variable_3_id[4]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__86_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__86_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__86_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__86_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__86_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__86_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__82_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__86_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__86_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\ is
  signal \FSM_sequential_state[2]_i_109_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__50_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__72_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__72_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__68_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__72_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__56_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__72_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__56_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__50_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__72_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_68\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_97\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of start_implication_finder_i_85 : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__50\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__72\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__72\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__72\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__72\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__72\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__72\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__72\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__56\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__72\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__72\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__72\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__72\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__72\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__72\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__72\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__72\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__72\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__72\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__72\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__72\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__72\ : label is "soft_lutpair736";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_109_n_0\
    );
\FSM_sequential_state[2]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_109_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
FSM_sequential_state_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__68_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__50_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__50_n_0\
    );
\variable_1_assignment[1]_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__72_n_0\,
      I5 => \variable_1_assignment[1]_i_4__72_n_0\,
      O => \variable_1_assignment[1]_i_2__50_n_0\
    );
\variable_1_assignment[1]_i_3__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__68_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__72_n_0\
    );
\variable_1_assignment[1]_i_4__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__68_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__72_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__50_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__72_n_0\
    );
\variable_1_id[1]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__72_n_0\
    );
\variable_1_id[2]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__72_n_0\
    );
\variable_1_id[3]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__72_n_0\
    );
\variable_1_id[4]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__72_n_0\
    );
\variable_1_id[4]_i_2__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \variable_1_id[4]_i_2__68_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__72_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__72_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__72_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__72_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__72_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__72_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__72_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__56_n_0\,
      I1 => \variable_1_assignment[1]_i_2__50_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__56_n_0\
    );
\variable_2_assignment[1]_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__72_n_0\,
      I5 => \variable_2_assignment[1]_i_4__72_n_0\,
      O => \variable_2_assignment[1]_i_2__56_n_0\
    );
\variable_2_assignment[1]_i_3__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__68_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__72_n_0\
    );
\variable_2_assignment[1]_i_4__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__68_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__72_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__56_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__72_n_0\
    );
\variable_2_id[1]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__72_n_0\
    );
\variable_2_id[2]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__72_n_0\
    );
\variable_2_id[3]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__72_n_0\
    );
\variable_2_id[4]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__72_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__72_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__72_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__72_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__72_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__72_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__72_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__72_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__56_n_0\,
      I1 => \variable_3_assignment[1]_i_2__50_n_0\,
      I2 => \variable_1_assignment[1]_i_2__50_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__56_n_0\
    );
\variable_3_assignment[1]_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__72_n_0\,
      I5 => \variable_3_assignment[1]_i_4__72_n_0\,
      O => \variable_3_assignment[1]_i_2__50_n_0\
    );
\variable_3_assignment[1]_i_3__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__68_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__72_n_0\
    );
\variable_3_assignment[1]_i_4__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__68_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__72_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__56_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__72_n_0\
    );
\variable_3_id[1]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__72_n_0\
    );
\variable_3_id[2]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__72_n_0\
    );
\variable_3_id[3]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__72_n_0\
    );
\variable_3_id[4]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__72_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__72_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__72_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__72_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__72_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__72_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__68_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__72_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__72_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_20\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\ is
  signal \FSM_sequential_state[2]_i_108_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_67_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_96_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__57_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__57_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__53_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__57_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__57_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__57_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__57_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__57_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__57_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_67\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_96\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of start_implication_finder_i_93 : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__49\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__57\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__57\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__57\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__57\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__57\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__57\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__57\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__57\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__57\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__57\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__57\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__57\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__57\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__57\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__57\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__57\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__57\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__57\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__57\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__57\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__57\ : label is "soft_lutpair742";
begin
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
\FSM_sequential_state[2]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_108_n_0\
    );
\FSM_sequential_state[2]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_67_n_0\,
      I1 => \axi_reg4_o_reg[0]_i_45_1\,
      I2 => \FSM_sequential_state_reg[2]_i_20\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_108_n_0\,
      O => \FSM_sequential_state[2]_i_67_n_0\
    );
\axi_reg4_o[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_96_n_0\,
      I2 => \FSM_sequential_state[2]_i_67_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_45\,
      I4 => \axi_reg4_o_reg[0]_i_45_0\,
      I5 => \axi_reg4_o_reg[0]_i_45_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_96_n_0\,
      I2 => \FSM_sequential_state[2]_i_67_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_45\,
      I4 => \axi_reg4_o_reg[0]_i_45_0\,
      I5 => \axi_reg4_o_reg[0]_i_45_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_96_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__53_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__49_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__49_n_0\
    );
\variable_1_assignment[1]_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__57_n_0\,
      I5 => \variable_1_assignment[1]_i_4__57_n_0\,
      O => \variable_1_assignment[1]_i_2__49_n_0\
    );
\variable_1_assignment[1]_i_3__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__53_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__57_n_0\
    );
\variable_1_assignment[1]_i_4__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__53_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__57_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__49_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__57_n_0\
    );
\variable_1_id[1]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__57_n_0\
    );
\variable_1_id[2]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__57_n_0\
    );
\variable_1_id[3]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__57_n_0\
    );
\variable_1_id[4]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__57_n_0\
    );
\variable_1_id[4]_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(3),
      I1 => \^slv_reg0_reg[2]\,
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(2),
      I5 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__53_n_0\
    );
\variable_1_id[4]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \^slv_reg0_reg[2]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__57_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__57_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__57_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__57_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__57_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__57_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__57_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__57_n_0\,
      I1 => \variable_1_assignment[1]_i_2__49_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__57_n_0\
    );
\variable_2_assignment[1]_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__57_n_0\,
      I5 => \variable_2_assignment[1]_i_4__57_n_0\,
      O => \variable_2_assignment[1]_i_2__57_n_0\
    );
\variable_2_assignment[1]_i_3__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__53_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__57_n_0\
    );
\variable_2_assignment[1]_i_4__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__53_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__57_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__57_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__57_n_0\
    );
\variable_2_id[1]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__57_n_0\
    );
\variable_2_id[2]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__57_n_0\
    );
\variable_2_id[3]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__57_n_0\
    );
\variable_2_id[4]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__57_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__57_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__57_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__57_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__57_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__57_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__57_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__57_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__57_n_0\,
      I1 => \variable_3_assignment[1]_i_2__49_n_0\,
      I2 => \variable_1_assignment[1]_i_2__49_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__57_n_0\
    );
\variable_3_assignment[1]_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__57_n_0\,
      I5 => \variable_3_assignment[1]_i_4__57_n_0\,
      O => \variable_3_assignment[1]_i_2__49_n_0\
    );
\variable_3_assignment[1]_i_3__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__53_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__57_n_0\
    );
\variable_3_assignment[1]_i_4__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__53_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__57_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__57_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__57_n_0\
    );
\variable_3_id[1]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__57_n_0\
    );
\variable_3_id[2]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__57_n_0\
    );
\variable_3_id[3]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__57_n_0\
    );
\variable_3_id[4]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__57_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__57_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__57_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__57_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__57_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__57_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__53_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__57_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__57_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\ is
  signal \FSM_sequential_state[2]_i_89_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__48_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__48_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__75_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__75_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__71_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_3__11_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__75_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__58_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__75_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__58_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__48_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__75_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_52\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_95\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of start_implication_finder_i_83 : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__48\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__75\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__75\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__75\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__75\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__75\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__75\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__75\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__58\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__75\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__75\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__75\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__75\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__75\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__75\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__75\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__75\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__75\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__75\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__75\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__75\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__75\ : label is "soft_lutpair768";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_89_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_89_n_0\
    );
\axi_reg4_o[0]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__71_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_0(0)
    );
\variable_1_assignment[1]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__48_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__48_n_0\
    );
\variable_1_assignment[1]_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__75_n_0\,
      I5 => \variable_1_assignment[1]_i_4__75_n_0\,
      O => \variable_1_assignment[1]_i_2__48_n_0\
    );
\variable_1_assignment[1]_i_3__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__71_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__75_n_0\
    );
\variable_1_assignment[1]_i_4__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__71_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__75_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__48_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__75_n_0\
    );
\variable_1_id[1]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__75_n_0\
    );
\variable_1_id[2]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__75_n_0\
    );
\variable_1_id[3]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__75_n_0\
    );
\variable_1_id[4]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__75_n_0\
    );
\variable_1_id[4]_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \variable_1_id[4]_i_3__11_n_0\,
      I1 => Q(1),
      I2 => op_code_read,
      I3 => Q(3),
      I4 => Q(4),
      O => \variable_1_id[4]_i_2__71_n_0\
    );
\variable_1_id[4]_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(0),
      I2 => Q(5),
      I3 => Q(2),
      O => \variable_1_id[4]_i_3__11_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__75_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__75_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__75_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__75_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__75_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__75_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__75_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__58_n_0\,
      I1 => \variable_1_assignment[1]_i_2__48_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__58_n_0\
    );
\variable_2_assignment[1]_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__75_n_0\,
      I5 => \variable_2_assignment[1]_i_4__75_n_0\,
      O => \variable_2_assignment[1]_i_2__58_n_0\
    );
\variable_2_assignment[1]_i_3__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__71_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__75_n_0\
    );
\variable_2_assignment[1]_i_4__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__71_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__75_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__58_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__75_n_0\
    );
\variable_2_id[1]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__75_n_0\
    );
\variable_2_id[2]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__75_n_0\
    );
\variable_2_id[3]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__75_n_0\
    );
\variable_2_id[4]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__75_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__75_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__75_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__75_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__75_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__75_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__75_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__75_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__58_n_0\,
      I1 => \variable_3_assignment[1]_i_2__48_n_0\,
      I2 => \variable_1_assignment[1]_i_2__48_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__58_n_0\
    );
\variable_3_assignment[1]_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__75_n_0\,
      I5 => \variable_3_assignment[1]_i_4__75_n_0\,
      O => \variable_3_assignment[1]_i_2__48_n_0\
    );
\variable_3_assignment[1]_i_3__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__71_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__75_n_0\
    );
\variable_3_assignment[1]_i_4__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__71_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__75_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__58_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__75_n_0\
    );
\variable_3_id[1]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__75_n_0\
    );
\variable_3_id[2]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__75_n_0\
    );
\variable_3_id[3]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__75_n_0\
    );
\variable_3_id[4]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__75_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__75_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__75_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__75_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__75_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__75_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__71_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__75_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__75_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\ is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \variable_1_id_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    \variable_1_id_reg[2]_1\ : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_168_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_168_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_168_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_reg4_o_reg[0]_i_151\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\ is
  signal \FSM_sequential_state[2]_i_205_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_185_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_189_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_201_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_168_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_168_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_168_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__87_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__87_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__88_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__26_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__27_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__26_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__26_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__26_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__87_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__26_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_168_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_181\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_201\ : label is "soft_lutpair1044";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_168\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of start_implication_finder_i_47 : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__87\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__26\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__26\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__26\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__26\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__26\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__26\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__27\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__26\ : label is "soft_lutpair1041";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__26\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__26\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__26\ : label is "soft_lutpair1049";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__26\ : label is "soft_lutpair1049";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__26\ : label is "soft_lutpair1041";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__26\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__26\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__26\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \variable_3_id[0]_i_1__26\ : label is "soft_lutpair1047";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__26\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__26\ : label is "soft_lutpair1047";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__26\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__26\ : label is "soft_lutpair1038";
begin
  \variable_2_assignment_reg[1]_0\ <= \^variable_2_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_205_n_0\,
      O => \^variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_205_n_0\
    );
FSM_sequential_state_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => S(0)
    );
\axi_reg4_o[0]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_201_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_168_0\,
      I4 => \axi_reg4_o_reg[0]_i_168_1\,
      I5 => \axi_reg4_o_reg[0]_i_168_2\,
      O => \axi_reg4_o[0]_i_185_n_0\
    );
\axi_reg4_o[0]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_201_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_168_0\,
      I4 => \axi_reg4_o_reg[0]_i_168_1\,
      I5 => \axi_reg4_o_reg[0]_i_168_2\,
      O => \axi_reg4_o[0]_i_189_n_0\
    );
\axi_reg4_o[0]_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_201_n_0\
    );
\axi_reg4_o_reg[0]_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \variable_1_assignment_reg[1]_0\(0),
      CO(2) => \axi_reg4_o_reg[0]_i_168_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_168_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_168_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_185_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_168_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_189_n_0\,
      S(2 downto 0) => \axi_reg4_o_reg[0]_i_151\(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__88_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_0(0)
    );
\variable_1_assignment[1]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__87_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__87_n_0\
    );
\variable_1_assignment[1]_i_2__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__26_n_0\,
      I5 => \variable_1_assignment[1]_i_4__26_n_0\,
      O => \variable_1_assignment[1]_i_2__87_n_0\
    );
\variable_1_assignment[1]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__88_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__26_n_0\
    );
\variable_1_assignment[1]_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__88_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__26_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__87_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__26_n_0\
    );
\variable_1_id[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__26_n_0\
    );
\variable_1_id[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__26_n_0\
    );
\variable_1_id[3]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__26_n_0\
    );
\variable_1_id[4]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__26_n_0\
    );
\variable_1_id[4]_i_2__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \variable_1_id_reg[2]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => op_code_read,
      I4 => Q(0),
      I5 => \variable_1_id_reg[2]_1\,
      O => \variable_1_id[4]_i_2__88_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__26_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__26_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__26_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__26_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__26_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__26_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__26_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__27_n_0\,
      I1 => \variable_1_assignment[1]_i_2__87_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__27_n_0\
    );
\variable_2_assignment[1]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__26_n_0\,
      I5 => \variable_2_assignment[1]_i_4__26_n_0\,
      O => \variable_2_assignment[1]_i_2__27_n_0\
    );
\variable_2_assignment[1]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__88_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__26_n_0\
    );
\variable_2_assignment[1]_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__88_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__26_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__27_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__26_n_0\
    );
\variable_2_id[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__26_n_0\
    );
\variable_2_id[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__26_n_0\
    );
\variable_2_id[3]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__26_n_0\
    );
\variable_2_id[4]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__26_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__26_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__26_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__26_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__26_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__26_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__26_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__26_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__27_n_0\,
      I1 => \variable_3_assignment[1]_i_2__87_n_0\,
      I2 => \variable_1_assignment[1]_i_2__87_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__27_n_0\
    );
\variable_3_assignment[1]_i_2__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__26_n_0\,
      I5 => \variable_3_assignment[1]_i_4__26_n_0\,
      O => \variable_3_assignment[1]_i_2__87_n_0\
    );
\variable_3_assignment[1]_i_3__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__88_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__26_n_0\
    );
\variable_3_assignment[1]_i_4__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__88_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__26_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__27_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__26_n_0\
    );
\variable_3_id[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__26_n_0\
    );
\variable_3_id[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__26_n_0\
    );
\variable_3_id[3]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__26_n_0\
    );
\variable_3_id[4]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__26_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__26_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__26_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__26_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__26_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__26_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__88_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__26_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__26_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_reg4_o_reg[0]_i_45\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\ is
  signal \FSM_sequential_state[2]_i_90_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_94_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__47_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__47_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__81_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__85_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__85_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__85_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__47_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__85_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_53\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_90\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_94\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_257\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of start_implication_finder_i_19 : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__47\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__85\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__85\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__85\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__85\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__85\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__85\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__85\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__59\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__85\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__85\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__85\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__85\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__85\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__85\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__85\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__85\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__85\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__85\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__85\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__85\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__85\ : label is "soft_lutpair781";
begin
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_90_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_90_n_0\
    );
FSM_sequential_state_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(2),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(1),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_94_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_45\,
      I4 => \axi_reg4_o_reg[0]_i_45_0\,
      I5 => \axi_reg4_o_reg[0]_i_45_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_94_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_45\,
      I4 => \axi_reg4_o_reg[0]_i_45_0\,
      I5 => \axi_reg4_o_reg[0]_i_45_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_94_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__81_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\implication_variable_id[0]_i_257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
start_implication_finder_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6800"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => is_unit(0),
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__47_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__47_n_0\
    );
\variable_1_assignment[1]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__85_n_0\,
      I5 => \variable_1_assignment[1]_i_4__85_n_0\,
      O => \variable_1_assignment[1]_i_2__47_n_0\
    );
\variable_1_assignment[1]_i_3__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__81_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__85_n_0\
    );
\variable_1_assignment[1]_i_4__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__81_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__85_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__47_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__85_n_0\
    );
\variable_1_id[1]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__85_n_0\
    );
\variable_1_id[2]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__85_n_0\
    );
\variable_1_id[3]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__85_n_0\
    );
\variable_1_id[4]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__85_n_0\
    );
\variable_1_id[4]_i_2__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^slv_reg0_reg[7]\,
      I1 => Q(4),
      I2 => op_code_read,
      I3 => Q(2),
      I4 => Q(3),
      O => \variable_1_id[4]_i_2__81_n_0\
    );
\variable_1_id[4]_i_3__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => Q(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(6),
      O => \^slv_reg0_reg[7]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__85_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__85_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__85_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__85_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__85_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__85_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__85_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__59_n_0\,
      I1 => \variable_1_assignment[1]_i_2__47_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__59_n_0\
    );
\variable_2_assignment[1]_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__85_n_0\,
      I5 => \variable_2_assignment[1]_i_4__85_n_0\,
      O => \variable_2_assignment[1]_i_2__59_n_0\
    );
\variable_2_assignment[1]_i_3__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__81_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__85_n_0\
    );
\variable_2_assignment[1]_i_4__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__81_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__85_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__59_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__85_n_0\
    );
\variable_2_id[1]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__85_n_0\
    );
\variable_2_id[2]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__85_n_0\
    );
\variable_2_id[3]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__85_n_0\
    );
\variable_2_id[4]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__85_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__85_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__85_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__85_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__85_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__85_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__85_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__85_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__59_n_0\,
      I1 => \variable_3_assignment[1]_i_2__47_n_0\,
      I2 => \variable_1_assignment[1]_i_2__47_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__59_n_0\
    );
\variable_3_assignment[1]_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__85_n_0\,
      I5 => \variable_3_assignment[1]_i_4__85_n_0\,
      O => \variable_3_assignment[1]_i_2__47_n_0\
    );
\variable_3_assignment[1]_i_3__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__81_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__85_n_0\
    );
\variable_3_assignment[1]_i_4__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__81_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__85_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__59_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__85_n_0\
    );
\variable_3_id[1]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__85_n_0\
    );
\variable_3_id[2]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__85_n_0\
    );
\variable_3_id[3]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__85_n_0\
    );
\variable_3_id[4]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__85_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__85_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__85_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__85_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__85_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__85_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__81_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__85_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__85_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    \slv_reg0_reg[5]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    op_code_read : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_11\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_11_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\ is
  signal \FSM_sequential_state[2]_i_88_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[5]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__46_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__46_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__84_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__84_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__80_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__84_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__84_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__84_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__46_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__84_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__84_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__84_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_51\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_93\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of start_implication_finder_i_88 : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__46\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__84\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__84\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__84\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__84\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__84\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__84\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__84\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__60\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__84\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__84\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__84\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__84\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__84\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__84\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__84\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__84\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__84\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__84\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__84\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__84\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__84\ : label is "soft_lutpair795";
begin
  \slv_reg0_reg[5]\ <= \^slv_reg0_reg[5]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_11\,
      I2 => \FSM_sequential_state_reg[2]_i_11_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\FSM_sequential_state[2]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_88_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\FSM_sequential_state[2]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_88_n_0\
    );
\axi_reg4_o[0]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__80_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__46_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__46_n_0\
    );
\variable_1_assignment[1]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__84_n_0\,
      I5 => \variable_1_assignment[1]_i_4__84_n_0\,
      O => \variable_1_assignment[1]_i_2__46_n_0\
    );
\variable_1_assignment[1]_i_3__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__80_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__84_n_0\
    );
\variable_1_assignment[1]_i_4__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__80_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__84_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__46_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__84_n_0\
    );
\variable_1_id[1]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__84_n_0\
    );
\variable_1_id[2]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__84_n_0\
    );
\variable_1_id[3]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__84_n_0\
    );
\variable_1_id[4]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__84_n_0\
    );
\variable_1_id[4]_i_2__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => Q(6),
      I1 => op_code_read,
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \^slv_reg0_reg[5]\,
      O => \variable_1_id[4]_i_2__80_n_0\
    );
\variable_1_id[4]_i_3__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      O => \^slv_reg0_reg[5]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__84_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__84_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__84_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__84_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__84_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__84_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__84_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__60_n_0\,
      I1 => \variable_1_assignment[1]_i_2__46_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__60_n_0\
    );
\variable_2_assignment[1]_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__84_n_0\,
      I5 => \variable_2_assignment[1]_i_4__84_n_0\,
      O => \variable_2_assignment[1]_i_2__60_n_0\
    );
\variable_2_assignment[1]_i_3__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__80_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__84_n_0\
    );
\variable_2_assignment[1]_i_4__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__80_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__84_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__60_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__84_n_0\
    );
\variable_2_id[1]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__84_n_0\
    );
\variable_2_id[2]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__84_n_0\
    );
\variable_2_id[3]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__84_n_0\
    );
\variable_2_id[4]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__84_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__84_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__84_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__84_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__84_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__84_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__84_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__84_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__60_n_0\,
      I1 => \variable_3_assignment[1]_i_2__46_n_0\,
      I2 => \variable_1_assignment[1]_i_2__46_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__60_n_0\
    );
\variable_3_assignment[1]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__84_n_0\,
      I5 => \variable_3_assignment[1]_i_4__84_n_0\,
      O => \variable_3_assignment[1]_i_2__46_n_0\
    );
\variable_3_assignment[1]_i_3__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__80_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__84_n_0\
    );
\variable_3_assignment[1]_i_4__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__80_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__84_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__60_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__84_n_0\
    );
\variable_3_id[1]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__84_n_0\
    );
\variable_3_id[2]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__84_n_0\
    );
\variable_3_id[3]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__84_n_0\
    );
\variable_3_id[4]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__84_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__84_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__84_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__84_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__84_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__84_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__80_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__84_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__84_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\ is
  port (
    variable_1_polarity_reg_0 : out STD_LOGIC;
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_45_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    op_code_read : in STD_LOGIC;
    start_implication_finder_i_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_reg4_o_reg[0]_i_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\ is
  signal \FSM_sequential_state[2]_i_87_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_67_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_71_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_92_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_45_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_45_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_45_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__45_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__81_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__81_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__77_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__81_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__61_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__81_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__81_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__61_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__81_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__81_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__81_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_50\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_87\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of FSM_sequential_state_i_32 : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_92\ : label is "soft_lutpair811";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_45\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of start_implication_finder_i_30 : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__45\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__81\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__81\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__81\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__81\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__81\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__81\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__81\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__61\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__81\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__81\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__81\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__81\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__81\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__81\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__81\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__81\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__81\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__81\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__81\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__81\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__81\ : label is "soft_lutpair808";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_87_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_87_n_0\
    );
FSM_sequential_state_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\axi_reg4_o[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_92_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_45_0\,
      I4 => \axi_reg4_o_reg[0]_i_45_1\,
      I5 => \axi_reg4_o_reg[0]_i_45_2\,
      O => \axi_reg4_o[0]_i_67_n_0\
    );
\axi_reg4_o[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_92_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_45_0\,
      I4 => \axi_reg4_o_reg[0]_i_45_1\,
      I5 => \axi_reg4_o_reg[0]_i_45_2\,
      O => \axi_reg4_o[0]_i_71_n_0\
    );
\axi_reg4_o[0]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_92_n_0\
    );
\axi_reg4_o_reg[0]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_i_22\(0),
      CO(3) => CO(0),
      CO(2) => \axi_reg4_o_reg[0]_i_45_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_45_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_67_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_71_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__77_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6800"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      I4 => start_implication_finder_i_7(0),
      O => \variable_3_assignment_reg[1]_0\
    );
\variable_1_assignment[1]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__45_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__45_n_0\
    );
\variable_1_assignment[1]_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__81_n_0\,
      I5 => \variable_1_assignment[1]_i_4__81_n_0\,
      O => \variable_1_assignment[1]_i_2__45_n_0\
    );
\variable_1_assignment[1]_i_3__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__77_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__81_n_0\
    );
\variable_1_assignment[1]_i_4__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__77_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__81_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__45_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__81_n_0\
    );
\variable_1_id[1]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__81_n_0\
    );
\variable_1_id[2]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__81_n_0\
    );
\variable_1_id[3]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__81_n_0\
    );
\variable_1_id[4]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__81_n_0\
    );
\variable_1_id[4]_i_2__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(3),
      I2 => op_code_read,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \variable_1_id[4]_i_2__77_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__81_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__81_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__81_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__81_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__81_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__81_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__81_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__61_n_0\,
      I1 => \variable_1_assignment[1]_i_2__45_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__61_n_0\
    );
\variable_2_assignment[1]_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__81_n_0\,
      I5 => \variable_2_assignment[1]_i_4__81_n_0\,
      O => \variable_2_assignment[1]_i_2__61_n_0\
    );
\variable_2_assignment[1]_i_3__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__77_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__81_n_0\
    );
\variable_2_assignment[1]_i_4__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__77_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__81_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__61_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__81_n_0\
    );
\variable_2_id[1]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__81_n_0\
    );
\variable_2_id[2]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__81_n_0\
    );
\variable_2_id[3]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__81_n_0\
    );
\variable_2_id[4]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__81_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__81_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__81_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__81_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__81_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__81_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__81_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__81_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__61_n_0\,
      I1 => \variable_3_assignment[1]_i_2__45_n_0\,
      I2 => \variable_1_assignment[1]_i_2__45_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__61_n_0\
    );
\variable_3_assignment[1]_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__81_n_0\,
      I5 => \variable_3_assignment[1]_i_4__81_n_0\,
      O => \variable_3_assignment[1]_i_2__45_n_0\
    );
\variable_3_assignment[1]_i_3__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__77_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__81_n_0\
    );
\variable_3_assignment[1]_i_4__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__77_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__81_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__61_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__81_n_0\
    );
\variable_3_id[1]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__81_n_0\
    );
\variable_3_id[2]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__81_n_0\
    );
\variable_3_id[3]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__81_n_0\
    );
\variable_3_id[4]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__81_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__81_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__81_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__81_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__81_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__81_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__77_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__81_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__81_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    op_code_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\ is
  signal \FSM_sequential_state[2]_i_86_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__44_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__44_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__45_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__45_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__42_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__45_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__45_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__45_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__44_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__45_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__45_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__45_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_49\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_82\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of start_implication_finder_i_77 : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__44\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__45\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__45\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__45\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__45\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__45\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__45\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__45\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__62\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__45\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__45\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__45\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__45\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__45\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__45\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__45\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__45\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__45\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__45\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__45\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__45\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__45\ : label is "soft_lutpair822";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_86_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_86_n_0\
    );
FSM_sequential_state_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__42_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__44_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__44_n_0\
    );
\variable_1_assignment[1]_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__45_n_0\,
      I5 => \variable_1_assignment[1]_i_4__45_n_0\,
      O => \variable_1_assignment[1]_i_2__44_n_0\
    );
\variable_1_assignment[1]_i_3__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__42_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__45_n_0\
    );
\variable_1_assignment[1]_i_4__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__42_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__45_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__44_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__45_n_0\
    );
\variable_1_id[1]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__45_n_0\
    );
\variable_1_id[2]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__45_n_0\
    );
\variable_1_id[3]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__45_n_0\
    );
\variable_1_id[4]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__45_n_0\
    );
\variable_1_id[4]_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => op_code_read,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__42_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__45_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__45_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__45_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__45_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__45_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__45_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__45_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__62_n_0\,
      I1 => \variable_1_assignment[1]_i_2__44_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__62_n_0\
    );
\variable_2_assignment[1]_i_2__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__45_n_0\,
      I5 => \variable_2_assignment[1]_i_4__45_n_0\,
      O => \variable_2_assignment[1]_i_2__62_n_0\
    );
\variable_2_assignment[1]_i_3__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__42_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__45_n_0\
    );
\variable_2_assignment[1]_i_4__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__42_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__45_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__62_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__45_n_0\
    );
\variable_2_id[1]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__45_n_0\
    );
\variable_2_id[2]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__45_n_0\
    );
\variable_2_id[3]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__45_n_0\
    );
\variable_2_id[4]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__45_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__45_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__45_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__45_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__45_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__45_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__45_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__45_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__62_n_0\,
      I1 => \variable_3_assignment[1]_i_2__44_n_0\,
      I2 => \variable_1_assignment[1]_i_2__44_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__62_n_0\
    );
\variable_3_assignment[1]_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__45_n_0\,
      I5 => \variable_3_assignment[1]_i_4__45_n_0\,
      O => \variable_3_assignment[1]_i_2__44_n_0\
    );
\variable_3_assignment[1]_i_3__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__42_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__45_n_0\
    );
\variable_3_assignment[1]_i_4__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__42_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__45_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__62_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__45_n_0\
    );
\variable_3_id[1]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__45_n_0\
    );
\variable_3_id[2]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__45_n_0\
    );
\variable_3_id[3]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__45_n_0\
    );
\variable_3_id[4]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__45_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__45_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__45_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__45_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__45_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__45_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__42_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__45_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__45_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    op_code_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_11\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\ is
  signal \FSM_sequential_state[2]_i_48_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_85_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_81_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__43_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__43_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__29_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__32_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__32_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__32_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__43_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__32_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_48\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_81\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of start_implication_finder_i_62 : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__43\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__32\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__32\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__32\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__32\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__32\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__32\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__32\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__63\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__32\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__32\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__32\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__32\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__32\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__32\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__32\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__32\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__32\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__32\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__32\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__32\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__32\ : label is "soft_lutpair835";
begin
\FSM_sequential_state[2]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_48_n_0\,
      I1 => \axi_reg4_o_reg[0]_i_22_1\,
      I2 => \FSM_sequential_state_reg[2]_i_11\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_85_n_0\,
      O => \FSM_sequential_state[2]_i_48_n_0\
    );
\FSM_sequential_state[2]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_85_n_0\
    );
\axi_reg4_o[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_81_n_0\,
      I2 => \FSM_sequential_state[2]_i_48_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_22\,
      I4 => \axi_reg4_o_reg[0]_i_22_0\,
      I5 => \axi_reg4_o_reg[0]_i_22_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_81_n_0\,
      I2 => \FSM_sequential_state[2]_i_48_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_22\,
      I4 => \axi_reg4_o_reg[0]_i_22_0\,
      I5 => \axi_reg4_o_reg[0]_i_22_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_81_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__29_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__43_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__43_n_0\
    );
\variable_1_assignment[1]_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__32_n_0\,
      I5 => \variable_1_assignment[1]_i_4__32_n_0\,
      O => \variable_1_assignment[1]_i_2__43_n_0\
    );
\variable_1_assignment[1]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__29_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__32_n_0\
    );
\variable_1_assignment[1]_i_4__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__29_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__32_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__43_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__32_n_0\
    );
\variable_1_id[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__32_n_0\
    );
\variable_1_id[2]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__32_n_0\
    );
\variable_1_id[3]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__32_n_0\
    );
\variable_1_id[4]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__32_n_0\
    );
\variable_1_id[4]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => op_code_read,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__29_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__32_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__32_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__32_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__32_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__32_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__32_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__32_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__63_n_0\,
      I1 => \variable_1_assignment[1]_i_2__43_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__63_n_0\
    );
\variable_2_assignment[1]_i_2__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__32_n_0\,
      I5 => \variable_2_assignment[1]_i_4__32_n_0\,
      O => \variable_2_assignment[1]_i_2__63_n_0\
    );
\variable_2_assignment[1]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__29_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__32_n_0\
    );
\variable_2_assignment[1]_i_4__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__29_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__32_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__63_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__32_n_0\
    );
\variable_2_id[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__32_n_0\
    );
\variable_2_id[2]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__32_n_0\
    );
\variable_2_id[3]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__32_n_0\
    );
\variable_2_id[4]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__32_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__32_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__32_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__32_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__32_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__32_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__32_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__32_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__63_n_0\,
      I1 => \variable_3_assignment[1]_i_2__43_n_0\,
      I2 => \variable_1_assignment[1]_i_2__43_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__63_n_0\
    );
\variable_3_assignment[1]_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__32_n_0\,
      I5 => \variable_3_assignment[1]_i_4__32_n_0\,
      O => \variable_3_assignment[1]_i_2__43_n_0\
    );
\variable_3_assignment[1]_i_3__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__29_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__32_n_0\
    );
\variable_3_assignment[1]_i_4__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__29_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__32_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__63_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__32_n_0\
    );
\variable_3_id[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__32_n_0\
    );
\variable_3_id[2]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__32_n_0\
    );
\variable_3_id[3]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__32_n_0\
    );
\variable_3_id[4]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__32_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__32_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__32_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__32_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__32_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__32_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__29_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__32_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__32_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\ is
  signal \FSM_sequential_state[2]_i_83_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__0_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__0_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__0_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_46\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_80\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of start_implication_finder_i_91 : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__0\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__0\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__0\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__0\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__0\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__0\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__0\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__0\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__0\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__0\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__0\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__0\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__0\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__0\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__0\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__0\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__0\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__0\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__0\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__0\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__0\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__0\ : label is "soft_lutpair848";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_83_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_83_n_0\
    );
\axi_reg4_o[0]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_0(0)
    );
\variable_1_assignment[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__0_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__0_n_0\
    );
\variable_1_assignment[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__0_n_0\,
      I5 => \variable_1_assignment[1]_i_4__0_n_0\,
      O => \variable_1_assignment[1]_i_2__0_n_0\
    );
\variable_1_assignment[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__0_n_0\
    );
\variable_1_assignment[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__0_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__0_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__0_n_0\
    );
\variable_1_id[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__0_n_0\
    );
\variable_1_id[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__0_n_0\
    );
\variable_1_id[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__0_n_0\
    );
\variable_1_id[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__0_n_0\
    );
\variable_1_id[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \variable_3_id_reg[0]_0\,
      I3 => Q(3),
      I4 => Q(2),
      O => \variable_1_id[4]_i_2_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__0_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__0_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__0_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__0_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__0_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__0_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__0_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__0_n_0\,
      I1 => \variable_1_assignment[1]_i_2__0_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__0_n_0\
    );
\variable_2_assignment[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__0_n_0\,
      I5 => \variable_2_assignment[1]_i_4__0_n_0\,
      O => \variable_2_assignment[1]_i_2__0_n_0\
    );
\variable_2_assignment[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__0_n_0\
    );
\variable_2_assignment[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__0_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__0_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__0_n_0\
    );
\variable_2_id[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__0_n_0\
    );
\variable_2_id[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__0_n_0\
    );
\variable_2_id[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__0_n_0\
    );
\variable_2_id[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__0_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__0_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__0_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__0_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__0_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__0_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__0_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__0_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__0_n_0\,
      I1 => \variable_3_assignment[1]_i_2__0_n_0\,
      I2 => \variable_1_assignment[1]_i_2__0_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__0_n_0\
    );
\variable_3_assignment[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__0_n_0\,
      I5 => \variable_3_assignment[1]_i_4__0_n_0\,
      O => \variable_3_assignment[1]_i_2__0_n_0\
    );
\variable_3_assignment[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__0_n_0\
    );
\variable_3_assignment[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__0_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__0_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__0_n_0\
    );
\variable_3_id[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__0_n_0\
    );
\variable_3_id[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__0_n_0\
    );
\variable_3_id[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__0_n_0\
    );
\variable_3_id[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__0_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__0_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__0_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__0_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__0_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__0_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__0_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__0_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_22\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\ is
  signal \FSM_sequential_state[2]_i_84_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_79_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__42_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__36_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__36_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__33_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__36_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__64_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__36_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__36_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__64_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__36_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_47\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_79\ : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of start_implication_finder_i_104 : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__42\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__36\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__36\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__36\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__36\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__36\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__36\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__36\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__64\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__36\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__36\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__36\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__36\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__36\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__36\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__36\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__36\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__36\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__36\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__36\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__36\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__36\ : label is "soft_lutpair861";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_84_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_84_n_0\
    );
FSM_sequential_state_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_79_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_22\,
      I4 => \axi_reg4_o_reg[0]_i_22_0\,
      I5 => \axi_reg4_o_reg[0]_i_22_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_79_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_22\,
      I4 => \axi_reg4_o_reg[0]_i_22_0\,
      I5 => \axi_reg4_o_reg[0]_i_22_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_79_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__33_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_104: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__42_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__42_n_0\
    );
\variable_1_assignment[1]_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__36_n_0\,
      I5 => \variable_1_assignment[1]_i_4__36_n_0\,
      O => \variable_1_assignment[1]_i_2__42_n_0\
    );
\variable_1_assignment[1]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__33_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__36_n_0\
    );
\variable_1_assignment[1]_i_4__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__33_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__36_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__42_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__36_n_0\
    );
\variable_1_id[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__36_n_0\
    );
\variable_1_id[2]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__36_n_0\
    );
\variable_1_id[3]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__36_n_0\
    );
\variable_1_id[4]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__36_n_0\
    );
\variable_1_id[4]_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => \variable_1_id[4]_i_2__33_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__36_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__36_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__36_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__36_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__36_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__36_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__36_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__64_n_0\,
      I1 => \variable_1_assignment[1]_i_2__42_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__64_n_0\
    );
\variable_2_assignment[1]_i_2__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__36_n_0\,
      I5 => \variable_2_assignment[1]_i_4__36_n_0\,
      O => \variable_2_assignment[1]_i_2__64_n_0\
    );
\variable_2_assignment[1]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__33_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__36_n_0\
    );
\variable_2_assignment[1]_i_4__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__33_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__36_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__64_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__36_n_0\
    );
\variable_2_id[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__36_n_0\
    );
\variable_2_id[2]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__36_n_0\
    );
\variable_2_id[3]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__36_n_0\
    );
\variable_2_id[4]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__36_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__36_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__36_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__36_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__36_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__36_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__36_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__36_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__64_n_0\,
      I1 => \variable_3_assignment[1]_i_2__42_n_0\,
      I2 => \variable_1_assignment[1]_i_2__42_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__64_n_0\
    );
\variable_3_assignment[1]_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__36_n_0\,
      I5 => \variable_3_assignment[1]_i_4__36_n_0\,
      O => \variable_3_assignment[1]_i_2__42_n_0\
    );
\variable_3_assignment[1]_i_3__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__33_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__36_n_0\
    );
\variable_3_assignment[1]_i_4__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__33_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__36_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__64_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__36_n_0\
    );
\variable_3_id[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__36_n_0\
    );
\variable_3_id[2]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__36_n_0\
    );
\variable_3_id[3]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__36_n_0\
    );
\variable_3_id[4]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__36_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__36_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__36_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__36_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__36_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__36_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__33_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__36_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__36_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_11\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_11_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\ is
  signal \FSM_sequential_state[2]_i_82_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__7_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__8_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__7_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__8_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__7_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__8_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__7_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_45\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_78\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of start_implication_finder_i_58 : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__8\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__7\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__8\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__8\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__8\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__8\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__8\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__8\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__8\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__8\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__8\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__8\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__8\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__8\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__8\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__8\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__8\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__8\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__8\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__8\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__8\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__8\ : label is "soft_lutpair874";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_11\,
      I2 => \FSM_sequential_state_reg[2]_i_11_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\FSM_sequential_state[2]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_82_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\FSM_sequential_state[2]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_82_n_0\
    );
\axi_reg4_o[0]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__6_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__8_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__8_n_0\
    );
\variable_1_assignment[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__7_n_0\,
      I5 => \variable_1_assignment[1]_i_4__8_n_0\,
      O => \variable_1_assignment[1]_i_2__8_n_0\
    );
\variable_1_assignment[1]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__6_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__7_n_0\
    );
\variable_1_assignment[1]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__6_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__8_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__8_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__8_n_0\
    );
\variable_1_id[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__8_n_0\
    );
\variable_1_id[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__8_n_0\
    );
\variable_1_id[3]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__8_n_0\
    );
\variable_1_id[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__8_n_0\
    );
\variable_1_id[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \variable_3_id_reg[0]_0\,
      I5 => Q(3),
      O => \variable_1_id[4]_i_2__6_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__8_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__8_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__8_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__8_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__8_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__7_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__7_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__8_n_0\,
      I1 => \variable_1_assignment[1]_i_2__8_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__8_n_0\
    );
\variable_2_assignment[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__8_n_0\,
      I5 => \variable_2_assignment[1]_i_4__8_n_0\,
      O => \variable_2_assignment[1]_i_2__8_n_0\
    );
\variable_2_assignment[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__6_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__8_n_0\
    );
\variable_2_assignment[1]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__6_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__8_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__8_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__8_n_0\
    );
\variable_2_id[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__8_n_0\
    );
\variable_2_id[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__8_n_0\
    );
\variable_2_id[3]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__8_n_0\
    );
\variable_2_id[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__8_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__8_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__8_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__8_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__8_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__8_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__7_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__7_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__8_n_0\,
      I1 => \variable_3_assignment[1]_i_2__8_n_0\,
      I2 => \variable_1_assignment[1]_i_2__8_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__8_n_0\
    );
\variable_3_assignment[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__8_n_0\,
      I5 => \variable_3_assignment[1]_i_4__8_n_0\,
      O => \variable_3_assignment[1]_i_2__8_n_0\
    );
\variable_3_assignment[1]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__6_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__8_n_0\
    );
\variable_3_assignment[1]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__6_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__8_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__8_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__8_n_0\
    );
\variable_3_id[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__8_n_0\
    );
\variable_3_id[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__8_n_0\
    );
\variable_3_id[3]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__8_n_0\
    );
\variable_3_id[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__8_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__8_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__8_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__8_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__8_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__8_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__6_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__7_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__7_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\ is
  signal \FSM_sequential_state[2]_i_81_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_77_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__32_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__35_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__65_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__35_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__35_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__65_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__35_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_44\ : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_77\ : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of start_implication_finder_i_11 : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__41\ : label is "soft_lutpair890";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__35\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__35\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__35\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__35\ : label is "soft_lutpair891";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__35\ : label is "soft_lutpair891";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__35\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__35\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__65\ : label is "soft_lutpair890";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__35\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__35\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__35\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__35\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__35\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__35\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__35\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__35\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__35\ : label is "soft_lutpair887";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__35\ : label is "soft_lutpair894";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__35\ : label is "soft_lutpair894";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__35\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__35\ : label is "soft_lutpair887";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_81_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_81_n_0\
    );
\axi_reg4_o[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_77_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_22\,
      I4 => \axi_reg4_o_reg[0]_i_22_0\,
      I5 => \axi_reg4_o_reg[0]_i_22_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_77_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_22\,
      I4 => \axi_reg4_o_reg[0]_i_22_0\,
      I5 => \axi_reg4_o_reg[0]_i_22_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_77_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__32_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__41_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__41_n_0\
    );
\variable_1_assignment[1]_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__35_n_0\,
      I5 => \variable_1_assignment[1]_i_4__35_n_0\,
      O => \variable_1_assignment[1]_i_2__41_n_0\
    );
\variable_1_assignment[1]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__32_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__35_n_0\
    );
\variable_1_assignment[1]_i_4__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__32_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__35_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__41_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__35_n_0\
    );
\variable_1_id[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__35_n_0\
    );
\variable_1_id[2]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__35_n_0\
    );
\variable_1_id[3]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__35_n_0\
    );
\variable_1_id[4]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__35_n_0\
    );
\variable_1_id[4]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Q(2),
      I1 => op_code_read,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__32_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__35_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__35_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__35_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__35_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__35_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__35_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__35_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__65_n_0\,
      I1 => \variable_1_assignment[1]_i_2__41_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__65_n_0\
    );
\variable_2_assignment[1]_i_2__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__35_n_0\,
      I5 => \variable_2_assignment[1]_i_4__35_n_0\,
      O => \variable_2_assignment[1]_i_2__65_n_0\
    );
\variable_2_assignment[1]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__32_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__35_n_0\
    );
\variable_2_assignment[1]_i_4__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__32_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__35_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__65_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__35_n_0\
    );
\variable_2_id[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__35_n_0\
    );
\variable_2_id[2]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__35_n_0\
    );
\variable_2_id[3]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__35_n_0\
    );
\variable_2_id[4]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__35_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__35_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__35_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__35_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__35_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__35_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__35_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__35_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__65_n_0\,
      I1 => \variable_3_assignment[1]_i_2__41_n_0\,
      I2 => \variable_1_assignment[1]_i_2__41_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__65_n_0\
    );
\variable_3_assignment[1]_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__35_n_0\,
      I5 => \variable_3_assignment[1]_i_4__35_n_0\,
      O => \variable_3_assignment[1]_i_2__41_n_0\
    );
\variable_3_assignment[1]_i_3__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__32_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__35_n_0\
    );
\variable_3_assignment[1]_i_4__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__32_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__35_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__65_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__35_n_0\
    );
\variable_3_id[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__35_n_0\
    );
\variable_3_id[2]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__35_n_0\
    );
\variable_3_id[3]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__35_n_0\
    );
\variable_3_id[4]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__35_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__35_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__35_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__35_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__35_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__35_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__32_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__35_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__35_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\ is
  signal \FSM_sequential_state[2]_i_80_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__40_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__42_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__42_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__39_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__42_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__66_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__42_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__42_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__66_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__40_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__42_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__42_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__42_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_43\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_76\ : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of start_implication_finder_i_69 : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__40\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__42\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__42\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__42\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__42\ : label is "soft_lutpair917";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__42\ : label is "soft_lutpair917";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__42\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__42\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__66\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__42\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__42\ : label is "soft_lutpair911";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__42\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__42\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__42\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__42\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__42\ : label is "soft_lutpair911";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__42\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__42\ : label is "soft_lutpair913";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__42\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__42\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__42\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__42\ : label is "soft_lutpair913";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_80_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_80_n_0\
    );
FSM_sequential_state_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__39_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__40_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__40_n_0\
    );
\variable_1_assignment[1]_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__42_n_0\,
      I5 => \variable_1_assignment[1]_i_4__42_n_0\,
      O => \variable_1_assignment[1]_i_2__40_n_0\
    );
\variable_1_assignment[1]_i_3__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__39_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__42_n_0\
    );
\variable_1_assignment[1]_i_4__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__39_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__42_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__40_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__42_n_0\
    );
\variable_1_id[1]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__42_n_0\
    );
\variable_1_id[2]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__42_n_0\
    );
\variable_1_id[3]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__42_n_0\
    );
\variable_1_id[4]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__42_n_0\
    );
\variable_1_id[4]_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      O => \variable_1_id[4]_i_2__39_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__42_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__42_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__42_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__42_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__42_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__42_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__42_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__66_n_0\,
      I1 => \variable_1_assignment[1]_i_2__40_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__66_n_0\
    );
\variable_2_assignment[1]_i_2__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__42_n_0\,
      I5 => \variable_2_assignment[1]_i_4__42_n_0\,
      O => \variable_2_assignment[1]_i_2__66_n_0\
    );
\variable_2_assignment[1]_i_3__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__39_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__42_n_0\
    );
\variable_2_assignment[1]_i_4__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__39_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__42_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__66_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__42_n_0\
    );
\variable_2_id[1]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__42_n_0\
    );
\variable_2_id[2]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__42_n_0\
    );
\variable_2_id[3]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__42_n_0\
    );
\variable_2_id[4]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__42_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__42_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__42_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__42_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__42_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__42_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__42_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__42_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__66_n_0\,
      I1 => \variable_3_assignment[1]_i_2__40_n_0\,
      I2 => \variable_1_assignment[1]_i_2__40_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__66_n_0\
    );
\variable_3_assignment[1]_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__42_n_0\,
      I5 => \variable_3_assignment[1]_i_4__42_n_0\,
      O => \variable_3_assignment[1]_i_2__40_n_0\
    );
\variable_3_assignment[1]_i_3__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__39_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__42_n_0\
    );
\variable_3_assignment[1]_i_4__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__39_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__42_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__66_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__42_n_0\
    );
\variable_3_id[1]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__42_n_0\
    );
\variable_3_id[2]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__42_n_0\
    );
\variable_3_id[3]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__42_n_0\
    );
\variable_3_id[4]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__42_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__42_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__42_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__42_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__42_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__42_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__39_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__42_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__42_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\ is
  signal \FSM_sequential_state[2]_i_206_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__6_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__6_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__6_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_182\ : label is "soft_lutpair1188";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_200\ : label is "soft_lutpair1187";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1188";
  attribute SOFT_HLUTNM of start_implication_finder_i_29 : label is "soft_lutpair1187";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__6\ : label is "soft_lutpair1189";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__6\ : label is "soft_lutpair1181";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__6\ : label is "soft_lutpair1182";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__6\ : label is "soft_lutpair1191";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__6\ : label is "soft_lutpair1190";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__6\ : label is "soft_lutpair1190";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__6\ : label is "soft_lutpair1181";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__6\ : label is "soft_lutpair1182";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__6\ : label is "soft_lutpair1189";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__6\ : label is "soft_lutpair1183";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__6\ : label is "soft_lutpair1184";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__6\ : label is "soft_lutpair1192";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__6\ : label is "soft_lutpair1192";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__6\ : label is "soft_lutpair1191";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__6\ : label is "soft_lutpair1183";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__6\ : label is "soft_lutpair1184";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__6\ : label is "soft_lutpair1185";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__6\ : label is "soft_lutpair1186";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__6\ : label is "soft_lutpair1193";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__6\ : label is "soft_lutpair1193";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__6\ : label is "soft_lutpair1185";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__6\ : label is "soft_lutpair1186";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_206_n_0\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_206_n_0\
    );
\axi_reg4_o[0]_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__5_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__6_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__6_n_0\
    );
\variable_1_assignment[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__6_n_0\,
      I5 => \variable_1_assignment[1]_i_4__6_n_0\,
      O => \variable_1_assignment[1]_i_2__6_n_0\
    );
\variable_1_assignment[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__5_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__6_n_0\
    );
\variable_1_assignment[1]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__5_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__6_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__6_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__6_n_0\
    );
\variable_1_id[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__6_n_0\
    );
\variable_1_id[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__6_n_0\
    );
\variable_1_id[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__6_n_0\
    );
\variable_1_id[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__6_n_0\
    );
\variable_1_id[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \variable_3_id_reg[0]_0\,
      I3 => \variable_3_id_reg[0]_1\,
      I4 => Q(1),
      I5 => op_code_read,
      O => \variable_1_id[4]_i_2__5_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__6_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__6_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__6_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__6_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__6_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__6_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__6_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__6_n_0\,
      I1 => \variable_1_assignment[1]_i_2__6_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__6_n_0\
    );
\variable_2_assignment[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__6_n_0\,
      I5 => \variable_2_assignment[1]_i_4__6_n_0\,
      O => \variable_2_assignment[1]_i_2__6_n_0\
    );
\variable_2_assignment[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__5_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__6_n_0\
    );
\variable_2_assignment[1]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__5_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__6_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__6_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__6_n_0\
    );
\variable_2_id[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__6_n_0\
    );
\variable_2_id[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__6_n_0\
    );
\variable_2_id[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__6_n_0\
    );
\variable_2_id[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__6_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__6_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__6_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__6_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__6_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__6_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__6_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__6_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__6_n_0\,
      I1 => \variable_3_assignment[1]_i_2__6_n_0\,
      I2 => \variable_1_assignment[1]_i_2__6_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__6_n_0\
    );
\variable_3_assignment[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__6_n_0\,
      I5 => \variable_3_assignment[1]_i_4__6_n_0\,
      O => \variable_3_assignment[1]_i_2__6_n_0\
    );
\variable_3_assignment[1]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__5_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__6_n_0\
    );
\variable_3_assignment[1]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__5_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__6_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__6_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__6_n_0\
    );
\variable_3_id[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__6_n_0\
    );
\variable_3_id[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__6_n_0\
    );
\variable_3_id[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__6_n_0\
    );
\variable_3_id[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__6_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__6_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__6_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__6_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__6_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__6_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__5_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__6_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__6_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\ is
  port (
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_22_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_11\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\ is
  signal \FSM_sequential_state[2]_i_42_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_79_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_46_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_50_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_75_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_22_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__39_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__39_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__41_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__38_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__41_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__67_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__41_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__41_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__67_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__39_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__41_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__41_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__41_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_42\ : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_75\ : label is "soft_lutpair927";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_22\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of start_implication_finder_i_74 : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__39\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__41\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__41\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__41\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__41\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__41\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__41\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__41\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__67\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__41\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__41\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__41\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__41\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__41\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__41\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__41\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__41\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__41\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__41\ : label is "soft_lutpair933";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__41\ : label is "soft_lutpair933";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__41\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__41\ : label is "soft_lutpair926";
begin
\FSM_sequential_state[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_42_n_0\,
      I1 => \axi_reg4_o_reg[0]_i_22_2\,
      I2 => \FSM_sequential_state_reg[2]_i_11\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_79_n_0\,
      O => \FSM_sequential_state[2]_i_42_n_0\
    );
\FSM_sequential_state[2]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_79_n_0\
    );
\axi_reg4_o[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_75_n_0\,
      I2 => \FSM_sequential_state[2]_i_42_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_22_0\,
      I4 => \axi_reg4_o_reg[0]_i_22_1\,
      I5 => \axi_reg4_o_reg[0]_i_22_2\,
      O => \axi_reg4_o[0]_i_46_n_0\
    );
\axi_reg4_o[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_75_n_0\,
      I2 => \FSM_sequential_state[2]_i_42_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_22_0\,
      I4 => \axi_reg4_o_reg[0]_i_22_1\,
      I5 => \axi_reg4_o_reg[0]_i_22_2\,
      O => \axi_reg4_o[0]_i_50_n_0\
    );
\axi_reg4_o[0]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_75_n_0\
    );
\axi_reg4_o_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_i_8\(0),
      CO(3) => CO(0),
      CO(2) => \axi_reg4_o_reg[0]_i_22_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_22_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_46_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_50_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__38_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__39_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__39_n_0\
    );
\variable_1_assignment[1]_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__41_n_0\,
      I5 => \variable_1_assignment[1]_i_4__41_n_0\,
      O => \variable_1_assignment[1]_i_2__39_n_0\
    );
\variable_1_assignment[1]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__38_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__41_n_0\
    );
\variable_1_assignment[1]_i_4__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__38_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__41_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__39_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__41_n_0\
    );
\variable_1_id[1]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__41_n_0\
    );
\variable_1_id[2]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__41_n_0\
    );
\variable_1_id[3]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__41_n_0\
    );
\variable_1_id[4]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__41_n_0\
    );
\variable_1_id[4]_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => op_code_read,
      I3 => Q(0),
      I4 => \variable_3_id_reg[0]_0\,
      I5 => \variable_3_id_reg[0]_1\,
      O => \variable_1_id[4]_i_2__38_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__41_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__41_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__41_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__41_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__41_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__41_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__41_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__67_n_0\,
      I1 => \variable_1_assignment[1]_i_2__39_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__67_n_0\
    );
\variable_2_assignment[1]_i_2__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__41_n_0\,
      I5 => \variable_2_assignment[1]_i_4__41_n_0\,
      O => \variable_2_assignment[1]_i_2__67_n_0\
    );
\variable_2_assignment[1]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__38_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__41_n_0\
    );
\variable_2_assignment[1]_i_4__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__38_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__41_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__67_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__41_n_0\
    );
\variable_2_id[1]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__41_n_0\
    );
\variable_2_id[2]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__41_n_0\
    );
\variable_2_id[3]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__41_n_0\
    );
\variable_2_id[4]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__41_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__41_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__41_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__41_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__41_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__41_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__41_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__41_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__67_n_0\,
      I1 => \variable_3_assignment[1]_i_2__39_n_0\,
      I2 => \variable_1_assignment[1]_i_2__39_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__67_n_0\
    );
\variable_3_assignment[1]_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__41_n_0\,
      I5 => \variable_3_assignment[1]_i_4__41_n_0\,
      O => \variable_3_assignment[1]_i_2__39_n_0\
    );
\variable_3_assignment[1]_i_3__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__38_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__41_n_0\
    );
\variable_3_assignment[1]_i_4__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__38_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__41_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__67_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__41_n_0\
    );
\variable_3_id[1]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__41_n_0\
    );
\variable_3_id[2]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__41_n_0\
    );
\variable_3_id[3]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__41_n_0\
    );
\variable_3_id[4]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__41_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__41_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__41_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__41_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__41_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__41_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__38_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__41_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__41_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8_1\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\ is
  signal \FSM_sequential_state[2]_i_61_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_60_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__5_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__5_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__5_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_32\ : label is "soft_lutpair941";
  attribute SOFT_HLUTNM of FSM_sequential_state_i_26 : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_60\ : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair941";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__5\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__5\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__5\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__5\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__5\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__5\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__5\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__5\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__5\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__5\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__5\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__5\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__5\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__5\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__5\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__5\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__5\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__5\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__5\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__5\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__5\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__5\ : label is "soft_lutpair946";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_61_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_61_n_0\
    );
FSM_sequential_state_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\axi_reg4_o[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_60_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_8\,
      I4 => \axi_reg4_o_reg[0]_i_8_0\,
      I5 => \axi_reg4_o_reg[0]_i_8_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_60_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_8\,
      I4 => \axi_reg4_o_reg[0]_i_8_0\,
      I5 => \axi_reg4_o_reg[0]_i_8_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_60_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__4_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\variable_1_assignment[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__5_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__5_n_0\
    );
\variable_1_assignment[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__5_n_0\,
      I5 => \variable_1_assignment[1]_i_4__5_n_0\,
      O => \variable_1_assignment[1]_i_2__5_n_0\
    );
\variable_1_assignment[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__4_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__5_n_0\
    );
\variable_1_assignment[1]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__4_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__5_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__5_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__5_n_0\
    );
\variable_1_id[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__5_n_0\
    );
\variable_1_id[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__5_n_0\
    );
\variable_1_id[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__5_n_0\
    );
\variable_1_id[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__5_n_0\
    );
\variable_1_id[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \variable_3_id_reg[0]_0\,
      I3 => \variable_3_id_reg[0]_1\,
      I4 => Q(1),
      I5 => op_code_read,
      O => \variable_1_id[4]_i_2__4_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__5_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__5_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__5_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__5_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__5_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__5_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__5_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__5_n_0\,
      I1 => \variable_1_assignment[1]_i_2__5_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__5_n_0\
    );
\variable_2_assignment[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__5_n_0\,
      I5 => \variable_2_assignment[1]_i_4__5_n_0\,
      O => \variable_2_assignment[1]_i_2__5_n_0\
    );
\variable_2_assignment[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__4_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__5_n_0\
    );
\variable_2_assignment[1]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__4_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__5_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__5_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__5_n_0\
    );
\variable_2_id[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__5_n_0\
    );
\variable_2_id[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__5_n_0\
    );
\variable_2_id[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__5_n_0\
    );
\variable_2_id[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__5_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__5_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__5_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__5_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__5_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__5_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__5_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__5_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__5_n_0\,
      I1 => \variable_3_assignment[1]_i_2__5_n_0\,
      I2 => \variable_1_assignment[1]_i_2__5_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__5_n_0\
    );
\variable_3_assignment[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__5_n_0\,
      I5 => \variable_3_assignment[1]_i_4__5_n_0\,
      O => \variable_3_assignment[1]_i_2__5_n_0\
    );
\variable_3_assignment[1]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__4_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__5_n_0\
    );
\variable_3_assignment[1]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__4_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__5_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__5_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__5_n_0\
    );
\variable_3_id[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__5_n_0\
    );
\variable_3_id[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__5_n_0\
    );
\variable_3_id[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__5_n_0\
    );
\variable_3_id[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__5_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__5_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__5_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__5_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__5_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__5_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__4_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__5_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__5_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\ is
  signal \FSM_sequential_state[2]_i_60_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__38_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__38_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__38_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__35_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__38_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__68_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__38_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__38_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__68_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__38_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__38_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__38_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_31\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_61\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of start_implication_finder_i_96 : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__38\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__38\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__38\ : label is "soft_lutpair948";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__38\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__38\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__38\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__38\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__38\ : label is "soft_lutpair948";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__68\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__38\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__38\ : label is "soft_lutpair950";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__38\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__38\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__38\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__38\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__38\ : label is "soft_lutpair950";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__38\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__38\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__38\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__38\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__38\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__38\ : label is "soft_lutpair952";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_60_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_60_n_0\
    );
FSM_sequential_state_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__35_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__38_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__38_n_0\
    );
\variable_1_assignment[1]_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__38_n_0\,
      I5 => \variable_1_assignment[1]_i_4__38_n_0\,
      O => \variable_1_assignment[1]_i_2__38_n_0\
    );
\variable_1_assignment[1]_i_3__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__35_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__38_n_0\
    );
\variable_1_assignment[1]_i_4__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__35_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__38_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__38_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__38_n_0\
    );
\variable_1_id[1]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__38_n_0\
    );
\variable_1_id[2]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__38_n_0\
    );
\variable_1_id[3]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__38_n_0\
    );
\variable_1_id[4]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__38_n_0\
    );
\variable_1_id[4]_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      O => \variable_1_id[4]_i_2__35_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__38_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__38_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__38_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__38_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__38_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__38_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__38_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__68_n_0\,
      I1 => \variable_1_assignment[1]_i_2__38_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__68_n_0\
    );
\variable_2_assignment[1]_i_2__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__38_n_0\,
      I5 => \variable_2_assignment[1]_i_4__38_n_0\,
      O => \variable_2_assignment[1]_i_2__68_n_0\
    );
\variable_2_assignment[1]_i_3__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__35_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__38_n_0\
    );
\variable_2_assignment[1]_i_4__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__35_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__38_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__68_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__38_n_0\
    );
\variable_2_id[1]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__38_n_0\
    );
\variable_2_id[2]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__38_n_0\
    );
\variable_2_id[3]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__38_n_0\
    );
\variable_2_id[4]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__38_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__38_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__38_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__38_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__38_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__38_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__38_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__38_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__68_n_0\,
      I1 => \variable_3_assignment[1]_i_2__38_n_0\,
      I2 => \variable_1_assignment[1]_i_2__38_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__68_n_0\
    );
\variable_3_assignment[1]_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__38_n_0\,
      I5 => \variable_3_assignment[1]_i_4__38_n_0\,
      O => \variable_3_assignment[1]_i_2__38_n_0\
    );
\variable_3_assignment[1]_i_3__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__35_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__38_n_0\
    );
\variable_3_assignment[1]_i_4__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__35_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__38_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__68_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__38_n_0\
    );
\variable_3_id[1]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__38_n_0\
    );
\variable_3_id[2]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__38_n_0\
    );
\variable_3_id[3]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__38_n_0\
    );
\variable_3_id[4]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__38_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__38_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__38_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__38_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__38_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__38_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__35_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__38_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__38_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[2]_i_7\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_7_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\ is
  signal \FSM_sequential_state[2]_i_59_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__37_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__78_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__78_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__74_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__78_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__78_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__37_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__78_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_30\ : label is "soft_lutpair967";
  attribute SOFT_HLUTNM of FSM_sequential_state_i_25 : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_59\ : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair967";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__37\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__78\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__78\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__78\ : label is "soft_lutpair970";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__78\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__78\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__78\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__78\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__69\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__78\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__78\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__78\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__78\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__78\ : label is "soft_lutpair970";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__78\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__78\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__78\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__78\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__78\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__78\ : label is "soft_lutpair972";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__78\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__78\ : label is "soft_lutpair972";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_7\,
      I2 => \FSM_sequential_state_reg[2]_i_7_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\FSM_sequential_state[2]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_59_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\FSM_sequential_state[2]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_59_n_0\
    );
FSM_sequential_state_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\axi_reg4_o[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__74_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\variable_1_assignment[1]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__37_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__37_n_0\
    );
\variable_1_assignment[1]_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__78_n_0\,
      I5 => \variable_1_assignment[1]_i_4__78_n_0\,
      O => \variable_1_assignment[1]_i_2__37_n_0\
    );
\variable_1_assignment[1]_i_3__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__74_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__78_n_0\
    );
\variable_1_assignment[1]_i_4__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__74_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__78_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__37_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__78_n_0\
    );
\variable_1_id[1]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__78_n_0\
    );
\variable_1_id[2]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__78_n_0\
    );
\variable_1_id[3]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__78_n_0\
    );
\variable_1_id[4]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__78_n_0\
    );
\variable_1_id[4]_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => \variable_1_id[4]_i_2__74_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__78_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__78_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__78_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__78_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__78_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__78_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__78_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__69_n_0\,
      I1 => \variable_1_assignment[1]_i_2__37_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__69_n_0\
    );
\variable_2_assignment[1]_i_2__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__78_n_0\,
      I5 => \variable_2_assignment[1]_i_4__78_n_0\,
      O => \variable_2_assignment[1]_i_2__69_n_0\
    );
\variable_2_assignment[1]_i_3__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__74_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__78_n_0\
    );
\variable_2_assignment[1]_i_4__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__74_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__78_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__69_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__78_n_0\
    );
\variable_2_id[1]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__78_n_0\
    );
\variable_2_id[2]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__78_n_0\
    );
\variable_2_id[3]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__78_n_0\
    );
\variable_2_id[4]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__78_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__78_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__78_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__78_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__78_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__78_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__78_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__78_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__69_n_0\,
      I1 => \variable_3_assignment[1]_i_2__37_n_0\,
      I2 => \variable_1_assignment[1]_i_2__37_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__69_n_0\
    );
\variable_3_assignment[1]_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__78_n_0\,
      I5 => \variable_3_assignment[1]_i_4__78_n_0\,
      O => \variable_3_assignment[1]_i_2__37_n_0\
    );
\variable_3_assignment[1]_i_3__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__74_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__78_n_0\
    );
\variable_3_assignment[1]_i_4__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__74_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__78_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__69_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__78_n_0\
    );
\variable_3_id[1]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__78_n_0\
    );
\variable_3_id[2]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__78_n_0\
    );
\variable_3_id[3]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__78_n_0\
    );
\variable_3_id[4]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__78_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__78_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__78_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__78_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__78_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__78_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__74_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__78_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__78_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\ is
  port (
    \slv_reg0_reg[2]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\ is
  signal \FSM_sequential_state[2]_i_58_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_58_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[2]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__36_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__36_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__59_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__55_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__59_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__70_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__59_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__59_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__70_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__36_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__59_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__59_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__59_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_29\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_58\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of start_implication_finder_i_28 : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__36\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__59\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__59\ : label is "soft_lutpair974";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__59\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__59\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__59\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__59\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__59\ : label is "soft_lutpair974";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__70\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__59\ : label is "soft_lutpair975";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__59\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__59\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__59\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__59\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__59\ : label is "soft_lutpair975";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__59\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__59\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__59\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__59\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__59\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__59\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__59\ : label is "soft_lutpair978";
begin
  \slv_reg0_reg[2]\ <= \^slv_reg0_reg[2]\;
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_58_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_58_n_0\
    );
\axi_reg4_o[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_58_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_8\,
      I4 => \axi_reg4_o_reg[0]_i_8_0\,
      I5 => \axi_reg4_o_reg[0]_i_8_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_58_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_8\,
      I4 => \axi_reg4_o_reg[0]_i_8_0\,
      I5 => \axi_reg4_o_reg[0]_i_8_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_58_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__55_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__36_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__36_n_0\
    );
\variable_1_assignment[1]_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__59_n_0\,
      I5 => \variable_1_assignment[1]_i_4__59_n_0\,
      O => \variable_1_assignment[1]_i_2__36_n_0\
    );
\variable_1_assignment[1]_i_3__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__55_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__59_n_0\
    );
\variable_1_assignment[1]_i_4__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__55_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__59_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__36_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__59_n_0\
    );
\variable_1_id[1]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__59_n_0\
    );
\variable_1_id[2]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__59_n_0\
    );
\variable_1_id[3]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__59_n_0\
    );
\variable_1_id[4]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__59_n_0\
    );
\variable_1_id[4]_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^slv_reg0_reg[2]\,
      I1 => Q(3),
      I2 => Q(6),
      I3 => Q(2),
      I4 => Q(4),
      O => \variable_1_id[4]_i_2__55_n_0\
    );
\variable_1_id[4]_i_3__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(5),
      I3 => op_code_read,
      O => \^slv_reg0_reg[2]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__59_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__59_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__59_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__59_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__59_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__59_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__59_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__70_n_0\,
      I1 => \variable_1_assignment[1]_i_2__36_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__70_n_0\
    );
\variable_2_assignment[1]_i_2__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__59_n_0\,
      I5 => \variable_2_assignment[1]_i_4__59_n_0\,
      O => \variable_2_assignment[1]_i_2__70_n_0\
    );
\variable_2_assignment[1]_i_3__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__55_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__59_n_0\
    );
\variable_2_assignment[1]_i_4__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__55_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__59_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__70_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__59_n_0\
    );
\variable_2_id[1]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__59_n_0\
    );
\variable_2_id[2]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__59_n_0\
    );
\variable_2_id[3]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__59_n_0\
    );
\variable_2_id[4]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__59_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__59_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__59_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__59_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__59_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__59_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__59_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__59_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__70_n_0\,
      I1 => \variable_3_assignment[1]_i_2__36_n_0\,
      I2 => \variable_1_assignment[1]_i_2__36_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__70_n_0\
    );
\variable_3_assignment[1]_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__59_n_0\,
      I5 => \variable_3_assignment[1]_i_4__59_n_0\,
      O => \variable_3_assignment[1]_i_2__36_n_0\
    );
\variable_3_assignment[1]_i_3__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__55_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__59_n_0\
    );
\variable_3_assignment[1]_i_4__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__55_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__59_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__70_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__59_n_0\
    );
\variable_3_id[1]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__59_n_0\
    );
\variable_3_id[2]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__59_n_0\
    );
\variable_3_id[3]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__59_n_0\
    );
\variable_3_id[4]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__59_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__59_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__59_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__59_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__59_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__59_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__55_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__59_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__59_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[3]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\ is
  signal \FSM_sequential_state[2]_i_57_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[3]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__35_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__77_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__77_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__73_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__77_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__71_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__77_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__71_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__35_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__77_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_28\ : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_57\ : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of start_implication_finder_i_87 : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__35\ : label is "soft_lutpair994";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__77\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__77\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__77\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__77\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__77\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__77\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__77\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__71\ : label is "soft_lutpair994";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__77\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__77\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__77\ : label is "soft_lutpair997";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__77\ : label is "soft_lutpair997";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__77\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__77\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__77\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__77\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__77\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__77\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__77\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__77\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__77\ : label is "soft_lutpair991";
begin
  \slv_reg0_reg[3]\ <= \^slv_reg0_reg[3]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_57_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_57_n_0\
    );
FSM_sequential_state_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__73_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__35_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__35_n_0\
    );
\variable_1_assignment[1]_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__77_n_0\,
      I5 => \variable_1_assignment[1]_i_4__77_n_0\,
      O => \variable_1_assignment[1]_i_2__35_n_0\
    );
\variable_1_assignment[1]_i_3__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__73_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__77_n_0\
    );
\variable_1_assignment[1]_i_4__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__73_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__77_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__35_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__77_n_0\
    );
\variable_1_id[1]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__77_n_0\
    );
\variable_1_id[2]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__77_n_0\
    );
\variable_1_id[3]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__77_n_0\
    );
\variable_1_id[4]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__77_n_0\
    );
\variable_1_id[4]_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => op_code_read,
      I4 => \^slv_reg0_reg[3]\,
      O => \variable_1_id[4]_i_2__73_n_0\
    );
\variable_1_id[4]_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(2),
      O => \^slv_reg0_reg[3]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__77_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__77_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__77_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__77_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__77_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__77_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__77_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__71_n_0\,
      I1 => \variable_1_assignment[1]_i_2__35_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__71_n_0\
    );
\variable_2_assignment[1]_i_2__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__77_n_0\,
      I5 => \variable_2_assignment[1]_i_4__77_n_0\,
      O => \variable_2_assignment[1]_i_2__71_n_0\
    );
\variable_2_assignment[1]_i_3__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__73_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__77_n_0\
    );
\variable_2_assignment[1]_i_4__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__73_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__77_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__71_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__77_n_0\
    );
\variable_2_id[1]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__77_n_0\
    );
\variable_2_id[2]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__77_n_0\
    );
\variable_2_id[3]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__77_n_0\
    );
\variable_2_id[4]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__77_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__77_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__77_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__77_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__77_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__77_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__77_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__77_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__71_n_0\,
      I1 => \variable_3_assignment[1]_i_2__35_n_0\,
      I2 => \variable_1_assignment[1]_i_2__35_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__71_n_0\
    );
\variable_3_assignment[1]_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__77_n_0\,
      I5 => \variable_3_assignment[1]_i_4__77_n_0\,
      O => \variable_3_assignment[1]_i_2__35_n_0\
    );
\variable_3_assignment[1]_i_3__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__73_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__77_n_0\
    );
\variable_3_assignment[1]_i_4__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__73_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__77_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__71_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__77_n_0\
    );
\variable_3_id[1]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__77_n_0\
    );
\variable_3_id[2]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__77_n_0\
    );
\variable_3_id[3]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__77_n_0\
    );
\variable_3_id[4]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__77_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__77_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__77_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__77_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__77_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__77_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__73_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__77_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__77_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_7\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\ is
  signal \FSM_sequential_state[2]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_56_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_56_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__34_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__31_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__34_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__80_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__34_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__34_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__34_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__34_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__34_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_27\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of FSM_sequential_state_i_24 : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_56\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__34\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__34\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__34\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__34\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__34\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__34\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__34\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__34\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__80\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__34\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__34\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__34\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__34\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__34\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__34\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__34\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__34\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__34\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__34\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__34\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__34\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__34\ : label is "soft_lutpair1004";
begin
\FSM_sequential_state[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_27_n_0\,
      I1 => \axi_reg4_o_reg[0]_i_8_1\,
      I2 => \FSM_sequential_state_reg[2]_i_7\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_56_n_0\,
      O => \FSM_sequential_state[2]_i_27_n_0\
    );
\FSM_sequential_state[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_56_n_0\
    );
FSM_sequential_state_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\axi_reg4_o[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_56_n_0\,
      I2 => \FSM_sequential_state[2]_i_27_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_8\,
      I4 => \axi_reg4_o_reg[0]_i_8_0\,
      I5 => \axi_reg4_o_reg[0]_i_8_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_56_n_0\,
      I2 => \FSM_sequential_state[2]_i_27_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_8\,
      I4 => \axi_reg4_o_reg[0]_i_8_0\,
      I5 => \axi_reg4_o_reg[0]_i_8_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_56_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__31_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\variable_1_assignment[1]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__34_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__34_n_0\
    );
\variable_1_assignment[1]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__34_n_0\,
      I5 => \variable_1_assignment[1]_i_4__34_n_0\,
      O => \variable_1_assignment[1]_i_2__34_n_0\
    );
\variable_1_assignment[1]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__31_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__34_n_0\
    );
\variable_1_assignment[1]_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__31_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__34_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__34_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__34_n_0\
    );
\variable_1_id[1]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__34_n_0\
    );
\variable_1_id[2]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__34_n_0\
    );
\variable_1_id[3]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__34_n_0\
    );
\variable_1_id[4]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__34_n_0\
    );
\variable_1_id[4]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => op_code_read,
      I3 => Q(0),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__31_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__34_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__34_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__34_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__34_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__34_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__34_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__34_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__80_n_0\,
      I1 => \variable_1_assignment[1]_i_2__34_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__80_n_0\
    );
\variable_2_assignment[1]_i_2__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__34_n_0\,
      I5 => \variable_2_assignment[1]_i_4__34_n_0\,
      O => \variable_2_assignment[1]_i_2__80_n_0\
    );
\variable_2_assignment[1]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__31_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__34_n_0\
    );
\variable_2_assignment[1]_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__31_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__34_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__80_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__34_n_0\
    );
\variable_2_id[1]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__34_n_0\
    );
\variable_2_id[2]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__34_n_0\
    );
\variable_2_id[3]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__34_n_0\
    );
\variable_2_id[4]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__34_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__34_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__34_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__34_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__34_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__34_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__34_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__34_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__80_n_0\,
      I1 => \variable_3_assignment[1]_i_2__34_n_0\,
      I2 => \variable_1_assignment[1]_i_2__34_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__80_n_0\
    );
\variable_3_assignment[1]_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__34_n_0\,
      I5 => \variable_3_assignment[1]_i_4__34_n_0\,
      O => \variable_3_assignment[1]_i_2__34_n_0\
    );
\variable_3_assignment[1]_i_3__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__31_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__34_n_0\
    );
\variable_3_assignment[1]_i_4__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__31_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__34_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__80_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__34_n_0\
    );
\variable_3_id[1]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__34_n_0\
    );
\variable_3_id[2]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__34_n_0\
    );
\variable_3_id[3]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__34_n_0\
    );
\variable_3_id[4]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__34_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__34_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__34_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__34_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__34_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__34_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__31_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__34_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__34_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    start_implication_finder_i_8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\ is
  signal \FSM_sequential_state[2]_i_54_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__33_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__33_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__54_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__54_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__51_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__54_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__72_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__54_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__54_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__72_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__33_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__54_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__54_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__54_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_25\ : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of FSM_sequential_state_i_23 : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_55\ : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__33\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__54\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__54\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__54\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__54\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__54\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__54\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__54\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__72\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__54\ : label is "soft_lutpair1014";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__54\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__54\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__54\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__54\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__54\ : label is "soft_lutpair1014";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__54\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__54\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__54\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__54\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__54\ : label is "soft_lutpair1024";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__54\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__54\ : label is "soft_lutpair1024";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_54_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_54_n_0\
    );
FSM_sequential_state_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^is_unit\(0)
    );
\axi_reg4_o[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__51_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_8(0),
      I2 => start_implication_finder_i_8(2),
      I3 => start_implication_finder_i_8(1),
      O => clause_in_use_reg_0
    );
\variable_1_assignment[1]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__33_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__33_n_0\
    );
\variable_1_assignment[1]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__54_n_0\,
      I5 => \variable_1_assignment[1]_i_4__54_n_0\,
      O => \variable_1_assignment[1]_i_2__33_n_0\
    );
\variable_1_assignment[1]_i_3__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__51_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__54_n_0\
    );
\variable_1_assignment[1]_i_4__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__51_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__54_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__33_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__54_n_0\
    );
\variable_1_id[1]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__54_n_0\
    );
\variable_1_id[2]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__54_n_0\
    );
\variable_1_id[3]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__54_n_0\
    );
\variable_1_id[4]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__54_n_0\
    );
\variable_1_id[4]_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \variable_3_id_reg[0]_0\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => \variable_3_id_reg[0]_1\,
      O => \variable_1_id[4]_i_2__51_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__54_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__54_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__54_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__54_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__54_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__54_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__54_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__72_n_0\,
      I1 => \variable_1_assignment[1]_i_2__33_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__72_n_0\
    );
\variable_2_assignment[1]_i_2__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__54_n_0\,
      I5 => \variable_2_assignment[1]_i_4__54_n_0\,
      O => \variable_2_assignment[1]_i_2__72_n_0\
    );
\variable_2_assignment[1]_i_3__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__51_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__54_n_0\
    );
\variable_2_assignment[1]_i_4__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__51_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__54_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__72_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__54_n_0\
    );
\variable_2_id[1]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__54_n_0\
    );
\variable_2_id[2]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__54_n_0\
    );
\variable_2_id[3]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__54_n_0\
    );
\variable_2_id[4]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__54_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__54_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__54_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__54_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__54_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__54_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__54_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__54_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__72_n_0\,
      I1 => \variable_3_assignment[1]_i_2__33_n_0\,
      I2 => \variable_1_assignment[1]_i_2__33_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__72_n_0\
    );
\variable_3_assignment[1]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__54_n_0\,
      I5 => \variable_3_assignment[1]_i_4__54_n_0\,
      O => \variable_3_assignment[1]_i_2__33_n_0\
    );
\variable_3_assignment[1]_i_3__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__51_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__54_n_0\
    );
\variable_3_assignment[1]_i_4__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__51_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__54_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__72_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__54_n_0\
    );
\variable_3_id[1]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__54_n_0\
    );
\variable_3_id[2]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__54_n_0\
    );
\variable_3_id[3]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__54_n_0\
    );
\variable_3_id[4]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__54_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__54_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__54_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__54_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__54_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__54_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__51_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__54_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__54_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_8_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_8_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\ is
  signal \FSM_sequential_state[2]_i_55_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_23_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_27_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_54_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__32_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__53_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__50_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__53_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__73_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__53_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__53_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__73_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__32_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__53_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__53_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__53_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_26\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_54\ : label is "soft_lutpair1031";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_8\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of start_implication_finder_i_97 : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__32\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__53\ : label is "soft_lutpair1025";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__53\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__53\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__53\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__53\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__53\ : label is "soft_lutpair1025";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__53\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__73\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__53\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__53\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__53\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__53\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__53\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__53\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__53\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__53\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__53\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__53\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__53\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__53\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__53\ : label is "soft_lutpair1030";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_55_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_55_n_0\
    );
FSM_sequential_state_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_54_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_8_0\,
      I4 => \axi_reg4_o_reg[0]_i_8_1\,
      I5 => \axi_reg4_o_reg[0]_i_8_2\,
      O => \axi_reg4_o[0]_i_23_n_0\
    );
\axi_reg4_o[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_54_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_8_0\,
      I4 => \axi_reg4_o_reg[0]_i_8_1\,
      I5 => \axi_reg4_o_reg[0]_i_8_2\,
      O => \axi_reg4_o[0]_i_27_n_0\
    );
\axi_reg4_o[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_54_n_0\
    );
\axi_reg4_o_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_i_3\(0),
      CO(3) => CO(0),
      CO(2) => \axi_reg4_o_reg[0]_i_8_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_8_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_23_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_27_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__50_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_97: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__32_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__32_n_0\
    );
\variable_1_assignment[1]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__53_n_0\,
      I5 => \variable_1_assignment[1]_i_4__53_n_0\,
      O => \variable_1_assignment[1]_i_2__32_n_0\
    );
\variable_1_assignment[1]_i_3__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__50_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__53_n_0\
    );
\variable_1_assignment[1]_i_4__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__50_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__53_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__32_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__53_n_0\
    );
\variable_1_id[1]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__53_n_0\
    );
\variable_1_id[2]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__53_n_0\
    );
\variable_1_id[3]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__53_n_0\
    );
\variable_1_id[4]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__53_n_0\
    );
\variable_1_id[4]_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \variable_3_id_reg[0]_1\,
      O => \variable_1_id[4]_i_2__50_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__53_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__53_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__53_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__53_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__53_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__53_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__53_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__73_n_0\,
      I1 => \variable_1_assignment[1]_i_2__32_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__73_n_0\
    );
\variable_2_assignment[1]_i_2__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__53_n_0\,
      I5 => \variable_2_assignment[1]_i_4__53_n_0\,
      O => \variable_2_assignment[1]_i_2__73_n_0\
    );
\variable_2_assignment[1]_i_3__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__50_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__53_n_0\
    );
\variable_2_assignment[1]_i_4__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__50_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__53_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__73_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__53_n_0\
    );
\variable_2_id[1]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__53_n_0\
    );
\variable_2_id[2]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__53_n_0\
    );
\variable_2_id[3]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__53_n_0\
    );
\variable_2_id[4]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__53_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__53_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__53_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__53_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__53_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__53_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__53_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__53_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__73_n_0\,
      I1 => \variable_3_assignment[1]_i_2__32_n_0\,
      I2 => \variable_1_assignment[1]_i_2__32_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__73_n_0\
    );
\variable_3_assignment[1]_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__53_n_0\,
      I5 => \variable_3_assignment[1]_i_4__53_n_0\,
      O => \variable_3_assignment[1]_i_2__32_n_0\
    );
\variable_3_assignment[1]_i_3__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__50_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__53_n_0\
    );
\variable_3_assignment[1]_i_4__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__50_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__53_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__73_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__53_n_0\
    );
\variable_3_id[1]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__53_n_0\
    );
\variable_3_id[2]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__53_n_0\
    );
\variable_3_id[3]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__53_n_0\
    );
\variable_3_id[4]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__53_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__53_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__53_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__53_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__53_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__53_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__50_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__53_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__53_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_2\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_7\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_7_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\ is
  signal \axi_reg4_o[0]_i_65_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_2\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__1_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__1_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__1_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_41\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_42\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of start_implication_finder_i_12 : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__1\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__1\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__1\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__1\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__1\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__1\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__1\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__1\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__1\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__1\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__1\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__1\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__1\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__1\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__1\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__1\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__1\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__1\ : label is "soft_lutpair1056";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__1\ : label is "soft_lutpair1056";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__1\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__1\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__1\ : label is "soft_lutpair1063";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
  \variable_1_assignment_reg[1]_2\ <= \^variable_1_assignment_reg[1]_2\;
\FSM_sequential_state[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_2\,
      I1 => \FSM_sequential_state_reg[2]_i_7\,
      I2 => \FSM_sequential_state_reg[2]_i_7_0\,
      O => \variable_1_assignment_reg[1]_1\(0)
    );
\axi_reg4_o[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\axi_reg4_o[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \axi_reg4_o[0]_i_65_n_0\,
      O => \^variable_1_assignment_reg[1]_2\
    );
\axi_reg4_o[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_65_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__0_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\variable_1_assignment[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__1_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__1_n_0\
    );
\variable_1_assignment[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__1_n_0\,
      I5 => \variable_1_assignment[1]_i_4__1_n_0\,
      O => \variable_1_assignment[1]_i_2__1_n_0\
    );
\variable_1_assignment[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__0_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__1_n_0\
    );
\variable_1_assignment[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__0_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__1_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__1_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__1_n_0\
    );
\variable_1_id[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__1_n_0\
    );
\variable_1_id[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__1_n_0\
    );
\variable_1_id[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__1_n_0\
    );
\variable_1_id[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__1_n_0\
    );
\variable_1_id[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \variable_3_id_reg[0]_0\,
      I4 => \variable_3_id_reg[0]_1\,
      I5 => Q(3),
      O => \variable_1_id[4]_i_2__0_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__1_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__1_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__1_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__1_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__1_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__1_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__1_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__1_n_0\,
      I1 => \variable_1_assignment[1]_i_2__1_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__1_n_0\
    );
\variable_2_assignment[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__1_n_0\,
      I5 => \variable_2_assignment[1]_i_4__1_n_0\,
      O => \variable_2_assignment[1]_i_2__1_n_0\
    );
\variable_2_assignment[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__0_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__1_n_0\
    );
\variable_2_assignment[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__0_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__1_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__1_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__1_n_0\
    );
\variable_2_id[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__1_n_0\
    );
\variable_2_id[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__1_n_0\
    );
\variable_2_id[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__1_n_0\
    );
\variable_2_id[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__1_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__1_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__1_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__1_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__1_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__1_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__1_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__1_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__1_n_0\,
      I1 => \variable_3_assignment[1]_i_2__1_n_0\,
      I2 => \variable_1_assignment[1]_i_2__1_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__1_n_0\
    );
\variable_3_assignment[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__1_n_0\,
      I5 => \variable_3_assignment[1]_i_4__1_n_0\,
      O => \variable_3_assignment[1]_i_2__1_n_0\
    );
\variable_3_assignment[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__0_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__1_n_0\
    );
\variable_3_assignment[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__0_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__1_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__1_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__1_n_0\
    );
\variable_3_id[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__1_n_0\
    );
\variable_3_id[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__1_n_0\
    );
\variable_3_id[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__1_n_0\
    );
\variable_3_id[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__1_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__1_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__1_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__1_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__1_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__1_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__0_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__1_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__1_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_151_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    op_code_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    start_implication_finder_i_9 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\ is
  signal \FSM_sequential_state[2]_i_202_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_199_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__86_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__80_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__80_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__76_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_3__15_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__80_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__80_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__80_n_0\ : STD_LOGIC;
  signal \^variable_2_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__80_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__86_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__80_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__80_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__80_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_178\ : label is "soft_lutpair1213";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_199\ : label is "soft_lutpair1212";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1213";
  attribute SOFT_HLUTNM of start_implication_finder_i_102 : label is "soft_lutpair1212";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__86\ : label is "soft_lutpair1214";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__80\ : label is "soft_lutpair1206";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__80\ : label is "soft_lutpair1207";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__80\ : label is "soft_lutpair1216";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__80\ : label is "soft_lutpair1215";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__80\ : label is "soft_lutpair1215";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__80\ : label is "soft_lutpair1206";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__80\ : label is "soft_lutpair1207";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__88\ : label is "soft_lutpair1214";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__80\ : label is "soft_lutpair1208";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__80\ : label is "soft_lutpair1209";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__80\ : label is "soft_lutpair1217";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__80\ : label is "soft_lutpair1217";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__80\ : label is "soft_lutpair1216";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__80\ : label is "soft_lutpair1208";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__80\ : label is "soft_lutpair1209";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__80\ : label is "soft_lutpair1210";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__80\ : label is "soft_lutpair1211";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__80\ : label is "soft_lutpair1211";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__80\ : label is "soft_lutpair1218";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__80\ : label is "soft_lutpair1210";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__80\ : label is "soft_lutpair1218";
begin
  is_unit(0) <= \^is_unit\(0);
  \variable_2_assignment_reg[1]_0\ <= \^variable_2_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_202_n_0\,
      O => \^variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_202_n_0\
    );
\axi_reg4_o[0]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_199_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_151\,
      I4 => \axi_reg4_o_reg[0]_i_151_0\,
      I5 => \axi_reg4_o_reg[0]_i_151_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_199_n_0\,
      I2 => \^variable_2_assignment_reg[1]_0\,
      I3 => \axi_reg4_o_reg[0]_i_151\,
      I4 => \axi_reg4_o_reg[0]_i_151_0\,
      I5 => \axi_reg4_o_reg[0]_i_151_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_199_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__76_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_102: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^is_unit\(0)
    );
start_implication_finder_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_9(0),
      I2 => start_implication_finder_i_9(1),
      I3 => start_implication_finder_i_9(2),
      O => clause_in_use_reg_0
    );
\variable_1_assignment[1]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__86_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__86_n_0\
    );
\variable_1_assignment[1]_i_2__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__80_n_0\,
      I5 => \variable_1_assignment[1]_i_4__80_n_0\,
      O => \variable_1_assignment[1]_i_2__86_n_0\
    );
\variable_1_assignment[1]_i_3__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__76_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__80_n_0\
    );
\variable_1_assignment[1]_i_4__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__76_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__80_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__86_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__80_n_0\
    );
\variable_1_id[1]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__80_n_0\
    );
\variable_1_id[2]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__80_n_0\
    );
\variable_1_id[3]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__80_n_0\
    );
\variable_1_id[4]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__80_n_0\
    );
\variable_1_id[4]_i_2__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => op_code_read,
      I1 => \variable_1_id[4]_i_3__15_n_0\,
      I2 => \variable_1_id[4]_i_4__1_n_0\,
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(0),
      O => \variable_1_id[4]_i_2__76_n_0\
    );
\variable_1_id[4]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      O => \variable_1_id[4]_i_3__15_n_0\
    );
\variable_1_id[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      O => \variable_1_id[4]_i_4__1_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__80_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__80_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__80_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__80_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__80_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__80_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__80_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__88_n_0\,
      I1 => \variable_1_assignment[1]_i_2__86_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__88_n_0\
    );
\variable_2_assignment[1]_i_2__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__80_n_0\,
      I5 => \variable_2_assignment[1]_i_4__80_n_0\,
      O => \variable_2_assignment[1]_i_2__88_n_0\
    );
\variable_2_assignment[1]_i_3__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__76_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__80_n_0\
    );
\variable_2_assignment[1]_i_4__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__76_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__80_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__88_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__80_n_0\
    );
\variable_2_id[1]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__80_n_0\
    );
\variable_2_id[2]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__80_n_0\
    );
\variable_2_id[3]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__80_n_0\
    );
\variable_2_id[4]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__80_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__80_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__80_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__80_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__80_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__80_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__80_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__80_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__88_n_0\,
      I1 => \variable_3_assignment[1]_i_2__86_n_0\,
      I2 => \variable_1_assignment[1]_i_2__86_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__88_n_0\
    );
\variable_3_assignment[1]_i_2__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__80_n_0\,
      I5 => \variable_3_assignment[1]_i_4__80_n_0\,
      O => \variable_3_assignment[1]_i_2__86_n_0\
    );
\variable_3_assignment[1]_i_3__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__76_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__80_n_0\
    );
\variable_3_assignment[1]_i_4__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__76_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__80_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__88_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__80_n_0\
    );
\variable_3_id[1]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__80_n_0\
    );
\variable_3_id[2]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__80_n_0\
    );
\variable_3_id[3]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__80_n_0\
    );
\variable_3_id[4]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__80_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__80_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__80_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__80_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__80_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__80_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__76_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__80_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__80_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    \slv_reg0_reg[7]\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC;
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    is_unit : in STD_LOGIC_VECTOR ( 4 downto 0 );
    start_implication_finder_i_2 : in STD_LOGIC;
    start_implication_finder_i_2_0 : in STD_LOGIC;
    start_implication_finder_i_2_1 : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\ is
  signal \axi_reg4_o[0]_i_39_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_64_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[7]\ : STD_LOGIC;
  signal start_implication_finder_i_16_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__31_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__63_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__63_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__59_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__63_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__79_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__63_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__63_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__79_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__31_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__63_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__63_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__63_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FSM_sequential_state_i_22 : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_39\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_40\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__31\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__63\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__63\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__63\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__63\ : label is "soft_lutpair1073";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__63\ : label is "soft_lutpair1073";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__63\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__63\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__79\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__63\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__63\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__63\ : label is "soft_lutpair1075";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__63\ : label is "soft_lutpair1075";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__63\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__63\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__63\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__63\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__63\ : label is "soft_lutpair1069";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__63\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__63\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__63\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__63\ : label is "soft_lutpair1069";
begin
  clause_in_use_reg_1(0) <= \^clause_in_use_reg_1\(0);
  \slv_reg0_reg[7]\ <= \^slv_reg0_reg[7]\;
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
FSM_sequential_state_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^clause_in_use_reg_1\(0)
    );
\axi_reg4_o[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_39_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_3\,
      I4 => \axi_reg4_o_reg[0]_i_3_0\,
      I5 => \axi_reg4_o_reg[0]_i_3_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_39_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_3\,
      I4 => \axi_reg4_o_reg[0]_i_3_0\,
      I5 => \axi_reg4_o_reg[0]_i_3_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_39_n_0\
    );
\axi_reg4_o[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \axi_reg4_o[0]_i_64_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\axi_reg4_o[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_64_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__59_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^clause_in_use_reg_1\(0),
      I1 => is_unit(1),
      I2 => is_unit(4),
      I3 => is_unit(3),
      O => start_implication_finder_i_16_n_0
    );
start_implication_finder_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => start_implication_finder_i_16_n_0,
      I1 => is_unit(2),
      I2 => is_unit(0),
      I3 => start_implication_finder_i_2,
      I4 => start_implication_finder_i_2_0,
      I5 => start_implication_finder_i_2_1,
      O => clause_in_use_reg_0
    );
\variable_1_assignment[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__31_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__31_n_0\
    );
\variable_1_assignment[1]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__63_n_0\,
      I5 => \variable_1_assignment[1]_i_4__63_n_0\,
      O => \variable_1_assignment[1]_i_2__31_n_0\
    );
\variable_1_assignment[1]_i_3__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__59_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__63_n_0\
    );
\variable_1_assignment[1]_i_4__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__59_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__63_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__31_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__63_n_0\
    );
\variable_1_id[1]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__63_n_0\
    );
\variable_1_id[2]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__63_n_0\
    );
\variable_1_id[3]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__63_n_0\
    );
\variable_1_id[4]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__63_n_0\
    );
\variable_1_id[4]_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^slv_reg0_reg[7]\,
      I4 => Q(0),
      I5 => Q(1),
      O => \variable_1_id[4]_i_2__59_n_0\
    );
\variable_1_id[4]_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \^slv_reg0_reg[7]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__63_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__63_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__63_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__63_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__63_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__63_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__63_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__79_n_0\,
      I1 => \variable_1_assignment[1]_i_2__31_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__79_n_0\
    );
\variable_2_assignment[1]_i_2__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__63_n_0\,
      I5 => \variable_2_assignment[1]_i_4__63_n_0\,
      O => \variable_2_assignment[1]_i_2__79_n_0\
    );
\variable_2_assignment[1]_i_3__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__59_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__63_n_0\
    );
\variable_2_assignment[1]_i_4__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__59_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__63_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__79_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__63_n_0\
    );
\variable_2_id[1]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__63_n_0\
    );
\variable_2_id[2]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__63_n_0\
    );
\variable_2_id[3]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__63_n_0\
    );
\variable_2_id[4]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__63_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__63_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__63_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__63_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__63_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__63_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__63_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__63_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__79_n_0\,
      I1 => \variable_3_assignment[1]_i_2__31_n_0\,
      I2 => \variable_1_assignment[1]_i_2__31_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__79_n_0\
    );
\variable_3_assignment[1]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__63_n_0\,
      I5 => \variable_3_assignment[1]_i_4__63_n_0\,
      O => \variable_3_assignment[1]_i_2__31_n_0\
    );
\variable_3_assignment[1]_i_3__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__59_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__63_n_0\
    );
\variable_3_assignment[1]_i_4__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__59_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__63_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__79_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__63_n_0\
    );
\variable_3_id[1]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__63_n_0\
    );
\variable_3_id[2]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__63_n_0\
    );
\variable_3_id[3]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__63_n_0\
    );
\variable_3_id[4]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__63_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__63_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__63_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__63_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__63_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__63_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__59_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__63_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__63_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg0_reg[5]\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\ is
  signal \axi_reg4_o[0]_i_63_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^slv_reg0_reg[5]\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__30_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__62_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__62_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__58_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__62_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__74_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__62_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__62_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__74_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__30_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__62_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__62_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__62_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_37\ : label is "soft_lutpair1083";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_38\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of start_implication_finder_i_66 : label is "soft_lutpair1083";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__30\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__62\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__62\ : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__62\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__62\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__62\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__62\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__62\ : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__74\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__62\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__62\ : label is "soft_lutpair1080";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__62\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__62\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__62\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__62\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__62\ : label is "soft_lutpair1080";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__62\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__62\ : label is "soft_lutpair1082";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__62\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__62\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__62\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__62\ : label is "soft_lutpair1082";
begin
  \slv_reg0_reg[5]\ <= \^slv_reg0_reg[5]\;
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
FSM_sequential_state_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\axi_reg4_o[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \axi_reg4_o[0]_i_63_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\axi_reg4_o[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_63_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__58_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__30_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__30_n_0\
    );
\variable_1_assignment[1]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__62_n_0\,
      I5 => \variable_1_assignment[1]_i_4__62_n_0\,
      O => \variable_1_assignment[1]_i_2__30_n_0\
    );
\variable_1_assignment[1]_i_3__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__58_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__62_n_0\
    );
\variable_1_assignment[1]_i_4__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__58_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__62_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__30_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__62_n_0\
    );
\variable_1_id[1]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__62_n_0\
    );
\variable_1_id[2]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__62_n_0\
    );
\variable_1_id[3]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__62_n_0\
    );
\variable_1_id[4]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__62_n_0\
    );
\variable_1_id[4]_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => Q(6),
      I1 => \^slv_reg0_reg[5]\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(5),
      O => \variable_1_id[4]_i_2__58_n_0\
    );
\variable_1_id[4]_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => op_code_read,
      I3 => Q(4),
      O => \^slv_reg0_reg[5]\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__62_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__62_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__62_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__62_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__62_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__62_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__62_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__74_n_0\,
      I1 => \variable_1_assignment[1]_i_2__30_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__74_n_0\
    );
\variable_2_assignment[1]_i_2__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__62_n_0\,
      I5 => \variable_2_assignment[1]_i_4__62_n_0\,
      O => \variable_2_assignment[1]_i_2__74_n_0\
    );
\variable_2_assignment[1]_i_3__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__58_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__62_n_0\
    );
\variable_2_assignment[1]_i_4__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__58_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__62_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__74_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__62_n_0\
    );
\variable_2_id[1]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__62_n_0\
    );
\variable_2_id[2]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__62_n_0\
    );
\variable_2_id[3]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__62_n_0\
    );
\variable_2_id[4]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__62_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__62_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__62_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__62_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__62_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__62_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__62_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__62_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__74_n_0\,
      I1 => \variable_3_assignment[1]_i_2__30_n_0\,
      I2 => \variable_1_assignment[1]_i_2__30_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__74_n_0\
    );
\variable_3_assignment[1]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__62_n_0\,
      I5 => \variable_3_assignment[1]_i_4__62_n_0\,
      O => \variable_3_assignment[1]_i_2__30_n_0\
    );
\variable_3_assignment[1]_i_3__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__58_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__62_n_0\
    );
\variable_3_assignment[1]_i_4__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__58_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__62_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__74_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__62_n_0\
    );
\variable_3_id[1]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__62_n_0\
    );
\variable_3_id[2]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__62_n_0\
    );
\variable_3_id[3]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__62_n_0\
    );
\variable_3_id[4]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__62_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__62_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__62_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__62_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__62_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__62_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__58_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__62_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__62_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_7\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\ is
  signal \axi_reg4_o[0]_i_35_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_36_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_62_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__29_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__60_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__60_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__56_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__60_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__78_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__60_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__60_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__78_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__60_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__60_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__60_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FSM_sequential_state_i_21 : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_35\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_36\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__29\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__60\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__60\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__60\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__60\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__60\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__60\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__60\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__78\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__60\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__60\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__60\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__60\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__60\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__60\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__60\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__60\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__60\ : label is "soft_lutpair1095";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__60\ : label is "soft_lutpair1102";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__60\ : label is "soft_lutpair1102";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__60\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__60\ : label is "soft_lutpair1095";
begin
\FSM_sequential_state[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \axi_reg4_o[0]_i_36_n_0\,
      I1 => \axi_reg4_o_reg[0]_i_3_1\,
      I2 => \FSM_sequential_state_reg[2]_i_7\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
FSM_sequential_state_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\axi_reg4_o[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_35_n_0\,
      I2 => \axi_reg4_o[0]_i_36_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_3\,
      I4 => \axi_reg4_o_reg[0]_i_3_0\,
      I5 => \axi_reg4_o_reg[0]_i_3_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_35_n_0\,
      I2 => \axi_reg4_o[0]_i_36_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_3\,
      I4 => \axi_reg4_o_reg[0]_i_3_0\,
      I5 => \axi_reg4_o_reg[0]_i_3_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_35_n_0\
    );
\axi_reg4_o[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \axi_reg4_o[0]_i_62_n_0\,
      O => \axi_reg4_o[0]_i_36_n_0\
    );
\axi_reg4_o[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_62_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__56_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\variable_1_assignment[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__29_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__29_n_0\
    );
\variable_1_assignment[1]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__60_n_0\,
      I5 => \variable_1_assignment[1]_i_4__60_n_0\,
      O => \variable_1_assignment[1]_i_2__29_n_0\
    );
\variable_1_assignment[1]_i_3__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__56_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__60_n_0\
    );
\variable_1_assignment[1]_i_4__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__56_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__60_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__29_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__60_n_0\
    );
\variable_1_id[1]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__60_n_0\
    );
\variable_1_id[2]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__60_n_0\
    );
\variable_1_id[3]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__60_n_0\
    );
\variable_1_id[4]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__60_n_0\
    );
\variable_1_id[4]_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \variable_3_id_reg[0]_0\,
      O => \variable_1_id[4]_i_2__56_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__60_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__60_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__60_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__60_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__60_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__60_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__60_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__78_n_0\,
      I1 => \variable_1_assignment[1]_i_2__29_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__78_n_0\
    );
\variable_2_assignment[1]_i_2__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__60_n_0\,
      I5 => \variable_2_assignment[1]_i_4__60_n_0\,
      O => \variable_2_assignment[1]_i_2__78_n_0\
    );
\variable_2_assignment[1]_i_3__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__56_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__60_n_0\
    );
\variable_2_assignment[1]_i_4__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__56_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__60_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__78_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__60_n_0\
    );
\variable_2_id[1]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__60_n_0\
    );
\variable_2_id[2]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__60_n_0\
    );
\variable_2_id[3]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__60_n_0\
    );
\variable_2_id[4]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__60_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__60_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__60_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__60_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__60_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__60_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__60_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__60_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__78_n_0\,
      I1 => \variable_3_assignment[1]_i_2__29_n_0\,
      I2 => \variable_1_assignment[1]_i_2__29_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__78_n_0\
    );
\variable_3_assignment[1]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_3_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__60_n_0\,
      I5 => \variable_3_assignment[1]_i_4__60_n_0\,
      O => \variable_3_assignment[1]_i_2__29_n_0\
    );
\variable_3_assignment[1]_i_3__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__56_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__60_n_0\
    );
\variable_3_assignment[1]_i_4__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__56_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__60_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__78_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__60_n_0\
    );
\variable_3_id[1]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__60_n_0\
    );
\variable_3_id[2]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__60_n_0\
    );
\variable_3_id[3]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__60_n_0\
    );
\variable_3_id[4]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__60_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__60_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__60_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__60_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__60_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__60_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__56_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__60_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__60_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\ is
  signal \FSM_sequential_state[2]_i_35_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__11_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__11_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__10_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__11_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__10_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__11_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__10_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_18\ : label is "soft_lutpair1110";
  attribute SOFT_HLUTNM of FSM_sequential_state_i_15 : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_34\ : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1110";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__11\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__10\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__11\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__11\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__11\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__11\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__11\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__11\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__11\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__11\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__11\ : label is "soft_lutpair1106";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__11\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__11\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__11\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__11\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__11\ : label is "soft_lutpair1106";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__11\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__11\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__11\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__11\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__11\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__11\ : label is "soft_lutpair1108";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_35_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_35_n_0\
    );
FSM_sequential_state_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\axi_reg4_o[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__9_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\variable_1_assignment[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__11_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__11_n_0\
    );
\variable_1_assignment[1]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__10_n_0\,
      I5 => \variable_1_assignment[1]_i_4__11_n_0\,
      O => \variable_1_assignment[1]_i_2__11_n_0\
    );
\variable_1_assignment[1]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__9_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__10_n_0\
    );
\variable_1_assignment[1]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__9_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__11_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__11_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__11_n_0\
    );
\variable_1_id[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__11_n_0\
    );
\variable_1_id[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__11_n_0\
    );
\variable_1_id[3]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__11_n_0\
    );
\variable_1_id[4]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__11_n_0\
    );
\variable_1_id[4]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => \variable_3_id_reg[0]_1\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(2),
      O => \variable_1_id[4]_i_2__9_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__11_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__11_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__11_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__11_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__11_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__10_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__10_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__11_n_0\,
      I1 => \variable_1_assignment[1]_i_2__11_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__11_n_0\
    );
\variable_2_assignment[1]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__11_n_0\,
      I5 => \variable_2_assignment[1]_i_4__11_n_0\,
      O => \variable_2_assignment[1]_i_2__11_n_0\
    );
\variable_2_assignment[1]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__9_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__11_n_0\
    );
\variable_2_assignment[1]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__9_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__11_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__11_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__11_n_0\
    );
\variable_2_id[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__11_n_0\
    );
\variable_2_id[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__11_n_0\
    );
\variable_2_id[3]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__11_n_0\
    );
\variable_2_id[4]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__11_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__11_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__11_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__11_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__11_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__11_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__10_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__10_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__11_n_0\,
      I1 => \variable_3_assignment[1]_i_2__11_n_0\,
      I2 => \variable_1_assignment[1]_i_2__11_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__11_n_0\
    );
\variable_3_assignment[1]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__11_n_0\,
      I5 => \variable_3_assignment[1]_i_4__11_n_0\,
      O => \variable_3_assignment[1]_i_2__11_n_0\
    );
\variable_3_assignment[1]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__9_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__11_n_0\
    );
\variable_3_assignment[1]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__9_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__11_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__11_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__11_n_0\
    );
\variable_3_id[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__11_n_0\
    );
\variable_3_id[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__11_n_0\
    );
\variable_3_id[3]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__11_n_0\
    );
\variable_3_id[4]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__11_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__11_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__11_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__11_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__11_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__11_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__9_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__10_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__10_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\ is
  port (
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    variable_1_polarity_reg_0 : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[0]_i_3\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3_1\ : in STD_LOGIC;
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\ is
  signal \FSM_sequential_state[2]_i_36_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_33_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__9_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__10_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__9_n_0\ : STD_LOGIC;
  signal \^variable_1_polarity_reg_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__10_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__9_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__10_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__9_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_19\ : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_33\ : label is "soft_lutpair1122";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of start_implication_finder_i_65 : label is "soft_lutpair1122";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__10\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__9\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__10\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__10\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__10\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__10\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__10\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__10\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__10\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__10\ : label is "soft_lutpair1118";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__10\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__10\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__10\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__10\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__10\ : label is "soft_lutpair1118";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__10\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__10\ : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__10\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__10\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__10\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__10\ : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__10\ : label is "soft_lutpair1121";
begin
  variable_1_polarity_reg_0 <= \^variable_1_polarity_reg_0\;
\FSM_sequential_state[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_36_n_0\,
      O => \^variable_1_polarity_reg_0\
    );
\FSM_sequential_state[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_36_n_0\
    );
FSM_sequential_state_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_33_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_3\,
      I4 => \axi_reg4_o_reg[0]_i_3_0\,
      I5 => \axi_reg4_o_reg[0]_i_3_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7F7F7F7F7F7F7"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_33_n_0\,
      I2 => \^variable_1_polarity_reg_0\,
      I3 => \axi_reg4_o_reg[0]_i_3\,
      I4 => \axi_reg4_o_reg[0]_i_3_0\,
      I5 => \axi_reg4_o_reg[0]_i_3_1\,
      O => S(0)
    );
\axi_reg4_o[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_33_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__8_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__10_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__10_n_0\
    );
\variable_1_assignment[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__9_n_0\,
      I5 => \variable_1_assignment[1]_i_4__10_n_0\,
      O => \variable_1_assignment[1]_i_2__10_n_0\
    );
\variable_1_assignment[1]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__8_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__9_n_0\
    );
\variable_1_assignment[1]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__8_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__10_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__10_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__10_n_0\
    );
\variable_1_id[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__10_n_0\
    );
\variable_1_id[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__10_n_0\
    );
\variable_1_id[3]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__10_n_0\
    );
\variable_1_id[4]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__10_n_0\
    );
\variable_1_id[4]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => \variable_3_id_reg[0]_0\,
      I4 => Q(2),
      I5 => Q(1),
      O => \variable_1_id[4]_i_2__8_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__10_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__10_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__10_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__10_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__10_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__9_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__9_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__10_n_0\,
      I1 => \variable_1_assignment[1]_i_2__10_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__10_n_0\
    );
\variable_2_assignment[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__10_n_0\,
      I5 => \variable_2_assignment[1]_i_4__10_n_0\,
      O => \variable_2_assignment[1]_i_2__10_n_0\
    );
\variable_2_assignment[1]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__8_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__10_n_0\
    );
\variable_2_assignment[1]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__8_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__10_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__10_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__10_n_0\
    );
\variable_2_id[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__10_n_0\
    );
\variable_2_id[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__10_n_0\
    );
\variable_2_id[3]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__10_n_0\
    );
\variable_2_id[4]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__10_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__10_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__10_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__10_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__10_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__10_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__9_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__9_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__10_n_0\,
      I1 => \variable_3_assignment[1]_i_2__10_n_0\,
      I2 => \variable_1_assignment[1]_i_2__10_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__10_n_0\
    );
\variable_3_assignment[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__10_n_0\,
      I5 => \variable_3_assignment[1]_i_4__10_n_0\,
      O => \variable_3_assignment[1]_i_2__10_n_0\
    );
\variable_3_assignment[1]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__8_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__10_n_0\
    );
\variable_3_assignment[1]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__8_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__10_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__10_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__10_n_0\
    );
\variable_3_id[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__10_n_0\
    );
\variable_3_id[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__10_n_0\
    );
\variable_3_id[3]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__10_n_0\
    );
\variable_3_id[4]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__10_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__10_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__10_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__10_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__10_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__10_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__8_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__9_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__9_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\ is
  port (
    should_update_clause_reg : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    op_code_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \axi_reg4_o_reg[0]_i_3_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_3_2\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_state_reg[2]_i_4\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_i_4_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\ is
  signal \FSM_sequential_state[2]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_34_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_13_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_31_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^should_update_clause_reg\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__28_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__69_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__69_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__65_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__69_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__75_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__69_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__69_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__75_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__69_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__69_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__69_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_17\ : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of FSM_sequential_state_i_14 : label is "soft_lutpair1135";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_31\ : label is "soft_lutpair1135";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__28\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__69\ : label is "soft_lutpair1129";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__69\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__69\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__69\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__69\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__69\ : label is "soft_lutpair1129";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__69\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__75\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__69\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__69\ : label is "soft_lutpair1132";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__69\ : label is "soft_lutpair1140";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__69\ : label is "soft_lutpair1140";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__69\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__69\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__69\ : label is "soft_lutpair1132";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__69\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__69\ : label is "soft_lutpair1134";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__69\ : label is "soft_lutpair1141";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__69\ : label is "soft_lutpair1141";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__69\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__69\ : label is "soft_lutpair1134";
begin
  should_update_clause_reg <= \^should_update_clause_reg\;
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_17_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_4\,
      I2 => \FSM_sequential_state_reg[2]_i_4_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
\FSM_sequential_state[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_34_n_0\,
      O => \FSM_sequential_state[2]_i_17_n_0\
    );
\FSM_sequential_state[2]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_34_n_0\
    );
FSM_sequential_state_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => is_unit(0)
    );
\axi_reg4_o[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_31_n_0\,
      I2 => \FSM_sequential_state[2]_i_17_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_3_0\,
      I4 => \axi_reg4_o_reg[0]_i_3_1\,
      I5 => \axi_reg4_o_reg[0]_i_3_2\,
      O => \axi_reg4_o[0]_i_13_n_0\
    );
\axi_reg4_o[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_31_n_0\
    );
\axi_reg4_o[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_31_n_0\,
      I2 => \FSM_sequential_state[2]_i_17_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_3_0\,
      I4 => \axi_reg4_o_reg[0]_i_3_1\,
      I5 => \axi_reg4_o_reg[0]_i_3_2\,
      O => \axi_reg4_o[0]_i_9_n_0\
    );
\axi_reg4_o_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_i_2\(0),
      CO(3) => CO(0),
      CO(2) => \axi_reg4_o_reg[0]_i_3_n_1\,
      CO(1) => \axi_reg4_o_reg[0]_i_3_n_2\,
      CO(0) => \axi_reg4_o_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \axi_reg4_o[0]_i_9_n_0\,
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_reg4_o[0]_i_13_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__65_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\variable_1_assignment[1]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__28_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__28_n_0\
    );
\variable_1_assignment[1]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__69_n_0\,
      I5 => \variable_1_assignment[1]_i_4__69_n_0\,
      O => \variable_1_assignment[1]_i_2__28_n_0\
    );
\variable_1_assignment[1]_i_3__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__65_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__69_n_0\
    );
\variable_1_assignment[1]_i_4__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__65_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__69_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__28_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__69_n_0\
    );
\variable_1_id[1]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__69_n_0\
    );
\variable_1_id[2]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__69_n_0\
    );
\variable_1_id[3]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__69_n_0\
    );
\variable_1_id[4]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__69_n_0\
    );
\variable_1_id[4]_i_2__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^should_update_clause_reg\,
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \variable_1_id[4]_i_2__65_n_0\
    );
\variable_1_id[4]_i_3__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => op_code_read,
      I1 => Q(2),
      I2 => Q(6),
      O => \^should_update_clause_reg\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__69_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__69_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__69_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__69_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__69_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__69_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__69_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__75_n_0\,
      I1 => \variable_1_assignment[1]_i_2__28_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__75_n_0\
    );
\variable_2_assignment[1]_i_2__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__69_n_0\,
      I5 => \variable_2_assignment[1]_i_4__69_n_0\,
      O => \variable_2_assignment[1]_i_2__75_n_0\
    );
\variable_2_assignment[1]_i_3__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__65_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__69_n_0\
    );
\variable_2_assignment[1]_i_4__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__65_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__69_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__75_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__69_n_0\
    );
\variable_2_id[1]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__69_n_0\
    );
\variable_2_id[2]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__69_n_0\
    );
\variable_2_id[3]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__69_n_0\
    );
\variable_2_id[4]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__69_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__69_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__69_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__69_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__69_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__69_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__69_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__69_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__75_n_0\,
      I1 => \variable_3_assignment[1]_i_2__28_n_0\,
      I2 => \variable_1_assignment[1]_i_2__28_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__75_n_0\
    );
\variable_3_assignment[1]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__69_n_0\,
      I5 => \variable_3_assignment[1]_i_4__69_n_0\,
      O => \variable_3_assignment[1]_i_2__28_n_0\
    );
\variable_3_assignment[1]_i_3__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__65_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__69_n_0\
    );
\variable_3_assignment[1]_i_4__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__65_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__69_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__75_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__69_n_0\
    );
\variable_3_id[1]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__69_n_0\
    );
\variable_3_id[2]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__69_n_0\
    );
\variable_3_id[3]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__69_n_0\
    );
\variable_3_id[4]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__69_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__69_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__69_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__69_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__69_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__69_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__65_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__69_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__69_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    op_code_read : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\ is
  signal \FSM_sequential_state[2]_i_33_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__27_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__88_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__88_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__84_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_3__34_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__88_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__76_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__88_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__88_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__76_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__27_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__88_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__88_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__88_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_16\ : label is "soft_lutpair1149";
  attribute SOFT_HLUTNM of FSM_sequential_state_i_13 : label is "soft_lutpair1148";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_32\ : label is "soft_lutpair1148";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1149";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__27\ : label is "soft_lutpair1150";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__88\ : label is "soft_lutpair1142";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__88\ : label is "soft_lutpair1143";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__88\ : label is "soft_lutpair1152";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__88\ : label is "soft_lutpair1151";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__88\ : label is "soft_lutpair1151";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__88\ : label is "soft_lutpair1142";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__88\ : label is "soft_lutpair1143";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__76\ : label is "soft_lutpair1150";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__88\ : label is "soft_lutpair1144";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__88\ : label is "soft_lutpair1145";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__88\ : label is "soft_lutpair1153";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__88\ : label is "soft_lutpair1153";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__88\ : label is "soft_lutpair1152";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__88\ : label is "soft_lutpair1144";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__88\ : label is "soft_lutpair1145";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__88\ : label is "soft_lutpair1146";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__88\ : label is "soft_lutpair1147";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__88\ : label is "soft_lutpair1154";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__88\ : label is "soft_lutpair1154";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__88\ : label is "soft_lutpair1146";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__88\ : label is "soft_lutpair1147";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_33_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\FSM_sequential_state[2]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_33_n_0\
    );
FSM_sequential_state_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__84_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\variable_1_assignment[1]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__27_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__27_n_0\
    );
\variable_1_assignment[1]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__88_n_0\,
      I5 => \variable_1_assignment[1]_i_4__88_n_0\,
      O => \variable_1_assignment[1]_i_2__27_n_0\
    );
\variable_1_assignment[1]_i_3__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__84_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__88_n_0\
    );
\variable_1_assignment[1]_i_4__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__84_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__88_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__27_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__88_n_0\
    );
\variable_1_id[1]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__88_n_0\
    );
\variable_1_id[2]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__88_n_0\
    );
\variable_1_id[3]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__88_n_0\
    );
\variable_1_id[4]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__88_n_0\
    );
\variable_1_id[4]_i_2__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(3),
      I4 => op_code_read,
      I5 => \variable_1_id[4]_i_3__34_n_0\,
      O => \variable_1_id[4]_i_2__84_n_0\
    );
\variable_1_id[4]_i_3__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(0),
      O => \variable_1_id[4]_i_3__34_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__88_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__88_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__88_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__88_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__88_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__88_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__88_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__76_n_0\,
      I1 => \variable_1_assignment[1]_i_2__27_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__76_n_0\
    );
\variable_2_assignment[1]_i_2__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__88_n_0\,
      I5 => \variable_2_assignment[1]_i_4__88_n_0\,
      O => \variable_2_assignment[1]_i_2__76_n_0\
    );
\variable_2_assignment[1]_i_3__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__84_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__88_n_0\
    );
\variable_2_assignment[1]_i_4__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__84_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__88_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__76_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__88_n_0\
    );
\variable_2_id[1]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__88_n_0\
    );
\variable_2_id[2]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__88_n_0\
    );
\variable_2_id[3]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__88_n_0\
    );
\variable_2_id[4]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__88_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__88_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__88_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__88_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__88_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__88_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__88_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__88_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__76_n_0\,
      I1 => \variable_3_assignment[1]_i_2__27_n_0\,
      I2 => \variable_1_assignment[1]_i_2__27_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__76_n_0\
    );
\variable_3_assignment[1]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__88_n_0\,
      I5 => \variable_3_assignment[1]_i_4__88_n_0\,
      O => \variable_3_assignment[1]_i_2__27_n_0\
    );
\variable_3_assignment[1]_i_3__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__84_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__88_n_0\
    );
\variable_3_assignment[1]_i_4__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__84_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__88_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__76_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__88_n_0\
    );
\variable_3_id[1]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__88_n_0\
    );
\variable_3_id[2]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__88_n_0\
    );
\variable_3_id[3]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__88_n_0\
    );
\variable_3_id[4]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__88_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__88_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__88_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__88_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__88_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__88_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__84_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__88_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__88_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_1_assignment_reg[1]_1\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\ is
  signal \axi_reg4_o[0]_i_44_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__3_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__3_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__3_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_20\ : label is "soft_lutpair1161";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_21\ : label is "soft_lutpair1162";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1162";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_69\ : label is "soft_lutpair1161";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__3\ : label is "soft_lutpair1163";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__3\ : label is "soft_lutpair1155";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__3\ : label is "soft_lutpair1156";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__3\ : label is "soft_lutpair1165";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__3\ : label is "soft_lutpair1164";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__3\ : label is "soft_lutpair1164";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__3\ : label is "soft_lutpair1155";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__3\ : label is "soft_lutpair1156";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__3\ : label is "soft_lutpair1163";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__3\ : label is "soft_lutpair1157";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__3\ : label is "soft_lutpair1158";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__3\ : label is "soft_lutpair1166";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__3\ : label is "soft_lutpair1166";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__3\ : label is "soft_lutpair1165";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__3\ : label is "soft_lutpair1157";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__3\ : label is "soft_lutpair1158";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__3\ : label is "soft_lutpair1159";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__3\ : label is "soft_lutpair1160";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__3\ : label is "soft_lutpair1167";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__3\ : label is "soft_lutpair1167";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__3\ : label is "soft_lutpair1159";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__3\ : label is "soft_lutpair1160";
begin
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
FSM_sequential_state_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => clause_in_use_reg_0(0)
    );
\axi_reg4_o[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
\axi_reg4_o[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^variable_1_assignment_reg[1]_0\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \axi_reg4_o[0]_i_44_n_0\,
      O => \variable_1_assignment_reg[1]_1\
    );
\axi_reg4_o[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_44_n_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__2_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\implication_variable_id[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_1(0)
    );
\variable_1_assignment[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__3_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__3_n_0\
    );
\variable_1_assignment[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__3_n_0\,
      I5 => \variable_1_assignment[1]_i_4__3_n_0\,
      O => \variable_1_assignment[1]_i_2__3_n_0\
    );
\variable_1_assignment[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__2_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__3_n_0\
    );
\variable_1_assignment[1]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__2_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__3_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__3_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__3_n_0\
    );
\variable_1_id[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__3_n_0\
    );
\variable_1_id[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__3_n_0\
    );
\variable_1_id[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__3_n_0\
    );
\variable_1_id[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__3_n_0\
    );
\variable_1_id[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => \variable_3_id_reg[0]_1\,
      I4 => Q(2),
      I5 => Q(1),
      O => \variable_1_id[4]_i_2__2_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__3_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__3_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__3_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__3_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__3_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__3_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__3_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__3_n_0\,
      I1 => \variable_1_assignment[1]_i_2__3_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__3_n_0\
    );
\variable_2_assignment[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__3_n_0\,
      I5 => \variable_2_assignment[1]_i_4__3_n_0\,
      O => \variable_2_assignment[1]_i_2__3_n_0\
    );
\variable_2_assignment[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__2_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__3_n_0\
    );
\variable_2_assignment[1]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__2_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__3_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__3_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__3_n_0\
    );
\variable_2_id[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__3_n_0\
    );
\variable_2_id[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__3_n_0\
    );
\variable_2_id[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__3_n_0\
    );
\variable_2_id[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__3_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__3_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__3_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__3_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__3_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__3_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__3_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__3_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__3_n_0\,
      I1 => \variable_3_assignment[1]_i_2__3_n_0\,
      I2 => \variable_1_assignment[1]_i_2__3_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__3_n_0\
    );
\variable_3_assignment[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__3_n_0\,
      I5 => \variable_3_assignment[1]_i_4__3_n_0\,
      O => \variable_3_assignment[1]_i_2__3_n_0\
    );
\variable_3_assignment[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__2_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__3_n_0\
    );
\variable_3_assignment[1]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__2_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__3_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__3_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__3_n_0\
    );
\variable_3_id[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__3_n_0\
    );
\variable_3_id[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__3_n_0\
    );
\variable_3_id[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__3_n_0\
    );
\variable_3_id[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__3_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__3_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__3_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__3_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__3_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__3_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__3_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__3_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    is_unit : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_2\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_2_0\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_i_2_1\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    op_code_read : in STD_LOGIC;
    start_implication_finder_i_9 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[2]_i_4\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\ is
  signal \axi_reg4_o[0]_i_18_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_19_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_43_n_0\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \^is_unit\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \variable_1_assignment[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__26_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__49_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__46_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__49_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__77_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__49_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__49_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__77_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__26_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__49_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__49_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__49_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FSM_sequential_state_i_12 : label is "soft_lutpair1174";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_18\ : label is "soft_lutpair1174";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_19\ : label is "soft_lutpair1175";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1175";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__26\ : label is "soft_lutpair1176";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__49\ : label is "soft_lutpair1168";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__49\ : label is "soft_lutpair1169";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__49\ : label is "soft_lutpair1178";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__49\ : label is "soft_lutpair1177";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__49\ : label is "soft_lutpair1177";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__49\ : label is "soft_lutpair1168";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__49\ : label is "soft_lutpair1169";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__77\ : label is "soft_lutpair1176";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__49\ : label is "soft_lutpair1170";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__49\ : label is "soft_lutpair1171";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__49\ : label is "soft_lutpair1179";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__49\ : label is "soft_lutpair1179";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__49\ : label is "soft_lutpair1178";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__49\ : label is "soft_lutpair1170";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__49\ : label is "soft_lutpair1171";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__49\ : label is "soft_lutpair1172";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__49\ : label is "soft_lutpair1173";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__49\ : label is "soft_lutpair1180";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__49\ : label is "soft_lutpair1180";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__49\ : label is "soft_lutpair1172";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__49\ : label is "soft_lutpair1173";
begin
  is_unit(0) <= \^is_unit\(0);
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \axi_reg4_o[0]_i_19_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_4\,
      I2 => \axi_reg4_o_reg[0]_i_2_1\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
FSM_sequential_state_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^is_unit\(0)
    );
\axi_reg4_o[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_18_n_0\
    );
\axi_reg4_o[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \axi_reg4_o[0]_i_43_n_0\,
      O => \axi_reg4_o[0]_i_19_n_0\
    );
\axi_reg4_o[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_43_n_0\
    );
\axi_reg4_o[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_18_n_0\,
      I2 => \axi_reg4_o[0]_i_19_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_2\,
      I4 => \axi_reg4_o_reg[0]_i_2_0\,
      I5 => \axi_reg4_o_reg[0]_i_2_1\,
      O => DI(0)
    );
\axi_reg4_o[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \axi_reg4_o[0]_i_18_n_0\,
      I2 => \axi_reg4_o[0]_i_19_n_0\,
      I3 => \axi_reg4_o_reg[0]_i_2\,
      I4 => \axi_reg4_o_reg[0]_i_2_0\,
      I5 => \axi_reg4_o_reg[0]_i_2_1\,
      O => S(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__46_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^is_unit\(0),
      I1 => start_implication_finder_i_9(1),
      I2 => start_implication_finder_i_9(0),
      I3 => start_implication_finder_i_9(2),
      O => clause_in_use_reg_0
    );
\variable_1_assignment[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__26_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__26_n_0\
    );
\variable_1_assignment[1]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__49_n_0\,
      I5 => \variable_1_assignment[1]_i_4__49_n_0\,
      O => \variable_1_assignment[1]_i_2__26_n_0\
    );
\variable_1_assignment[1]_i_3__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__46_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__49_n_0\
    );
\variable_1_assignment[1]_i_4__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__46_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__49_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__26_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__49_n_0\
    );
\variable_1_id[1]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__49_n_0\
    );
\variable_1_id[2]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__49_n_0\
    );
\variable_1_id[3]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__49_n_0\
    );
\variable_1_id[4]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__49_n_0\
    );
\variable_1_id[4]_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => op_code_read,
      O => \variable_1_id[4]_i_2__46_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__49_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__49_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__49_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__49_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__49_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__49_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__49_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__77_n_0\,
      I1 => \variable_1_assignment[1]_i_2__26_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__77_n_0\
    );
\variable_2_assignment[1]_i_2__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__49_n_0\,
      I5 => \variable_2_assignment[1]_i_4__49_n_0\,
      O => \variable_2_assignment[1]_i_2__77_n_0\
    );
\variable_2_assignment[1]_i_3__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__46_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__49_n_0\
    );
\variable_2_assignment[1]_i_4__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__46_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__49_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__77_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__49_n_0\
    );
\variable_2_id[1]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__49_n_0\
    );
\variable_2_id[2]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__49_n_0\
    );
\variable_2_id[3]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__49_n_0\
    );
\variable_2_id[4]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__49_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__49_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__49_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__49_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__49_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__49_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__49_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__49_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__77_n_0\,
      I1 => \variable_3_assignment[1]_i_2__26_n_0\,
      I2 => \variable_1_assignment[1]_i_2__26_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__77_n_0\
    );
\variable_3_assignment[1]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__49_n_0\,
      I5 => \variable_3_assignment[1]_i_4__49_n_0\,
      O => \variable_3_assignment[1]_i_2__26_n_0\
    );
\variable_3_assignment[1]_i_3__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__46_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__49_n_0\
    );
\variable_3_assignment[1]_i_4__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__46_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__49_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__77_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__49_n_0\
    );
\variable_3_id[1]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__49_n_0\
    );
\variable_3_id[2]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__49_n_0\
    );
\variable_3_id[3]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__49_n_0\
    );
\variable_3_id[4]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__49_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__49_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__49_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__49_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__49_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__49_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__46_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__49_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__49_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\ is
  port (
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aclk : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_reg4_o_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_0\ : in STD_LOGIC;
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    \axi_reg4_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \axi_reg4_o[0]_i_17_n_0\ : STD_LOGIC;
  signal \axi_reg4_o[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_reg4_o_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal conflict_o : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \variable_1_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__2_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__2_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__2_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal \NLW_axi_reg4_o_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_axi_reg4_o_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \axi_reg4_o_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair1200";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_68\ : label is "soft_lutpair1200";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__2\ : label is "soft_lutpair1201";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__2\ : label is "soft_lutpair1194";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__2\ : label is "soft_lutpair1195";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__2\ : label is "soft_lutpair1203";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__2\ : label is "soft_lutpair1202";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__2\ : label is "soft_lutpair1202";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__2\ : label is "soft_lutpair1194";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__2\ : label is "soft_lutpair1195";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__2\ : label is "soft_lutpair1201";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__2\ : label is "soft_lutpair1196";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__2\ : label is "soft_lutpair1197";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__2\ : label is "soft_lutpair1204";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__2\ : label is "soft_lutpair1204";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__2\ : label is "soft_lutpair1203";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__2\ : label is "soft_lutpair1196";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__2\ : label is "soft_lutpair1197";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__2\ : label is "soft_lutpair1198";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__2\ : label is "soft_lutpair1199";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__2\ : label is "soft_lutpair1205";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__2\ : label is "soft_lutpair1205";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__2\ : label is "soft_lutpair1198";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__2\ : label is "soft_lutpair1199";
begin
  CO(0) <= \^co\(0);
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => variable_1_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \axi_reg4_o[0]_i_17_n_0\,
      O => \variable_1_assignment_reg[1]_0\(0)
    );
FSM_sequential_state_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"97FF"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      I3 => clause_in_use_reg_n_0,
      O => \variable_3_assignment_reg[1]_0\(0)
    );
\axi_reg4_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666FFFFF666F0000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \^co\(0),
      I3 => \state__0\(2),
      I4 => \axi_reg4_o_reg[0]\,
      I5 => D(0),
      O => \FSM_sequential_state_reg[0]\
    );
\axi_reg4_o[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_2_polarity_reg_n_0,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \axi_reg4_o[0]_i_17_n_0\
    );
\axi_reg4_o[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \axi_reg4_o[0]_i_17_n_0\,
      I1 => clause_in_use_reg_n_0,
      I2 => variable_1_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      I4 => \variable_2_assignment_reg_n_0_[1]\,
      I5 => \variable_1_assignment_reg_n_0_[1]\,
      O => conflict_o
    );
\axi_reg4_o[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \variable_1_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => variable_1_polarity_reg_n_0,
      I4 => clause_in_use_reg_n_0,
      I5 => \axi_reg4_o[0]_i_17_n_0\,
      O => \axi_reg4_o[0]_i_6_n_0\
    );
\axi_reg4_o_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_reg4_o_reg[0]_0\(0),
      CO(3 downto 2) => \NLW_axi_reg4_o_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \axi_reg4_o_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => conflict_o,
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_axi_reg4_o_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \axi_reg4_o[0]_i_6_n_0\,
      S(0) => S(0)
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__1_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \variable_1_assignment_reg_n_0_[1]\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
\implication_variable_id[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \variable_1_assignment_reg_n_0_[1]\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => clause_in_use_reg_0(0)
    );
\variable_1_assignment[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__2_n_0\,
      I2 => \variable_1_assignment_reg_n_0_[1]\,
      O => \variable_1_assignment[1]_i_1__2_n_0\
    );
\variable_1_assignment[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_1_assignment[1]_i_3__2_n_0\,
      I5 => \variable_1_assignment[1]_i_4__2_n_0\,
      O => \variable_1_assignment[1]_i_2__2_n_0\
    );
\variable_1_assignment[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__1_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__2_n_0\
    );
\variable_1_assignment[1]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__1_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__2_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__2_n_0\,
      Q => \variable_1_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__2_n_0\
    );
\variable_1_id[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__2_n_0\
    );
\variable_1_id[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__2_n_0\
    );
\variable_1_id[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__2_n_0\
    );
\variable_1_id[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__2_n_0\
    );
\variable_1_id[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => \variable_3_id_reg[0]_1\,
      I4 => Q(2),
      I5 => Q(1),
      O => \variable_1_id[4]_i_2__1_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__2_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__2_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__2_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__2_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__2_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__2_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__2_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__2_n_0\,
      I1 => \variable_1_assignment[1]_i_2__2_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__2_n_0\
    );
\variable_2_assignment[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_2_assignment[1]_i_3__2_n_0\,
      I5 => \variable_2_assignment[1]_i_4__2_n_0\,
      O => \variable_2_assignment[1]_i_2__2_n_0\
    );
\variable_2_assignment[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__1_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__2_n_0\
    );
\variable_2_assignment[1]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__1_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__2_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__2_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__2_n_0\
    );
\variable_2_id[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__2_n_0\
    );
\variable_2_id[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__2_n_0\
    );
\variable_2_id[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__2_n_0\
    );
\variable_2_id[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__2_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__2_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__2_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__2_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__2_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__2_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__2_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__2_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__2_n_0\,
      I1 => \variable_3_assignment[1]_i_2__2_n_0\,
      I2 => \variable_1_assignment[1]_i_2__2_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__2_n_0\
    );
\variable_3_assignment[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_0\,
      I4 => \variable_3_assignment[1]_i_3__2_n_0\,
      I5 => \variable_3_assignment[1]_i_4__2_n_0\,
      O => \variable_3_assignment[1]_i_2__2_n_0\
    );
\variable_3_assignment[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__1_n_0\,
      I4 => \variable_3_id_reg[4]_0\(2),
      O => \variable_3_assignment[1]_i_3__2_n_0\
    );
\variable_3_assignment[1]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[4]\,
      I1 => \variable_3_id_reg[4]_0\(5),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__1_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__2_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__2_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__2_n_0\
    );
\variable_3_id[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__2_n_0\
    );
\variable_3_id[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__2_n_0\
    );
\variable_3_id[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__2_n_0\
    );
\variable_3_id[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__2_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__2_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__2_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__2_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__2_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__2_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__1_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__2_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__2_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\ is
  port (
    \variable_1_assignment_reg[1]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clause_in_use_reg_0 : out STD_LOGIC;
    clause_in_use_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    implication_variable_ids : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \variable_3_assignment_reg[1]_0\ : out STD_LOGIC;
    \variable_2_assignment_reg[1]_0\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    FSM_sequential_state_reg_i_33_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FSM_sequential_state_reg_i_27_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FSM_sequential_state_reg_i_16_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FSM_sequential_state_reg_i_7_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FSM_sequential_state_reg_i_3_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FSM_sequential_state_reg_i_2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    FSM_sequential_state_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \variable_2_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_assignment_reg[1]_1\ : in STD_LOGIC;
    \variable_3_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_3_id_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    op_code_read : in STD_LOGIC;
    \variable_3_id_reg[0]_1\ : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\ : entity is "ClauseModule";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\ is
  signal \FSM_sequential_state[2]_i_203_n_0\ : STD_LOGIC;
  signal FSM_sequential_state_i_48_n_0 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_16_n_0 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_16_n_1 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_16_n_2 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_16_n_3 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_27_n_0 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_27_n_1 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_27_n_2 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_27_n_3 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_2_n_2 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_2_n_3 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_33_n_0 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_33_n_1 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_33_n_2 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_33_n_3 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_38_n_0 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_38_n_1 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_38_n_2 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_38_n_3 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_3_n_0 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_3_n_1 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_3_n_2 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_3_n_3 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_43_n_0 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_43_n_1 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_43_n_2 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_43_n_3 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_7_n_0 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_7_n_1 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_7_n_2 : STD_LOGIC;
  signal FSM_sequential_state_reg_i_7_n_3 : STD_LOGIC;
  signal clause_in_use_i_1_n_0 : STD_LOGIC;
  signal \^clause_in_use_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clause_in_use_reg_n_0 : STD_LOGIC;
  signal \variable_1_assignment[1]_i_1__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_2__85_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_3__29_n_0\ : STD_LOGIC;
  signal \variable_1_assignment[1]_i_4__29_n_0\ : STD_LOGIC;
  signal \^variable_1_assignment_reg[1]_0\ : STD_LOGIC;
  signal \variable_1_id[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_1_id[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_1_id[2]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_1_id[3]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_1_id[4]_i_2__26_n_0\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_1_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_1_polarity_i_1__29_n_0\ : STD_LOGIC;
  signal variable_1_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_2_assignment[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_2__28_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_3__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment[1]_i_4__29_n_0\ : STD_LOGIC;
  signal \variable_2_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_2_id[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_2_id[2]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_2_id[3]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_2_id[4]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_2_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_2_polarity_i_1__29_n_0\ : STD_LOGIC;
  signal variable_2_polarity_reg_n_0 : STD_LOGIC;
  signal \variable_3_assignment[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_2__85_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_3__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment[1]_i_4__29_n_0\ : STD_LOGIC;
  signal \variable_3_assignment_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_3_id[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_3_id[2]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_3_id[3]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_3_id[4]_i_1__29_n_0\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[0]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[1]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[2]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[3]\ : STD_LOGIC;
  signal \variable_3_id_reg_n_0_[4]\ : STD_LOGIC;
  signal \variable_3_polarity_i_1__29_n_0\ : STD_LOGIC;
  signal variable_3_polarity_reg_n_0 : STD_LOGIC;
  signal NLW_FSM_sequential_state_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_FSM_sequential_state_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_FSM_sequential_state_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_FSM_sequential_state_reg_i_27_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_FSM_sequential_state_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_FSM_sequential_state_reg_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_FSM_sequential_state_reg_i_38_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_FSM_sequential_state_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_FSM_sequential_state_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_179\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_reg4_o[0]_i_198\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of clause_in_use_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of start_implication_finder_i_68 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_1__85\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_3__29\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \variable_1_assignment[1]_i_4__29\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \variable_1_id[0]_i_1__29\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \variable_1_id[1]_i_1__29\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \variable_1_id[2]_i_1__29\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \variable_1_id[3]_i_1__29\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \variable_1_id[4]_i_1__29\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_1__28\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_3__29\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \variable_2_assignment[1]_i_4__29\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \variable_2_id[0]_i_1__29\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \variable_2_id[1]_i_1__29\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \variable_2_id[2]_i_1__29\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \variable_2_id[3]_i_1__29\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \variable_2_id[4]_i_1__29\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_3__29\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \variable_3_assignment[1]_i_4__29\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \variable_3_id[1]_i_1__29\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \variable_3_id[2]_i_1__29\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \variable_3_id[3]_i_1__29\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \variable_3_id[4]_i_1__29\ : label is "soft_lutpair56";
begin
  clause_in_use_reg_1(0) <= \^clause_in_use_reg_1\(0);
  \variable_1_assignment_reg[1]_0\ <= \^variable_1_assignment_reg[1]_0\;
\FSM_sequential_state[2]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \variable_2_assignment_reg_n_0_[1]\,
      I1 => variable_2_polarity_reg_n_0,
      I2 => clause_in_use_reg_n_0,
      I3 => \FSM_sequential_state[2]_i_203_n_0\,
      O => \variable_2_assignment_reg[1]_0\
    );
\FSM_sequential_state[2]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => variable_1_polarity_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => variable_3_polarity_reg_n_0,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \FSM_sequential_state[2]_i_203_n_0\
    );
FSM_sequential_state_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051151555"
    )
        port map (
      I0 => is_unit(1),
      I1 => clause_in_use_reg_n_0,
      I2 => \^variable_1_assignment_reg[1]_0\,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      I5 => is_unit(0),
      O => FSM_sequential_state_i_48_n_0
    );
FSM_sequential_state_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => FSM_sequential_state_reg_i_27_n_0,
      CO(3) => FSM_sequential_state_reg_i_16_n_0,
      CO(2) => FSM_sequential_state_reg_i_16_n_1,
      CO(1) => FSM_sequential_state_reg_i_16_n_2,
      CO(0) => FSM_sequential_state_reg_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_FSM_sequential_state_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => FSM_sequential_state_reg_i_7_0(3 downto 0)
    );
FSM_sequential_state_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => FSM_sequential_state_reg_i_3_n_0,
      CO(3) => NLW_FSM_sequential_state_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => CO(0),
      CO(1) => FSM_sequential_state_reg_i_2_n_2,
      CO(0) => FSM_sequential_state_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_FSM_sequential_state_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => FSM_sequential_state_reg(2 downto 0)
    );
FSM_sequential_state_reg_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => FSM_sequential_state_reg_i_33_n_0,
      CO(3) => FSM_sequential_state_reg_i_27_n_0,
      CO(2) => FSM_sequential_state_reg_i_27_n_1,
      CO(1) => FSM_sequential_state_reg_i_27_n_2,
      CO(0) => FSM_sequential_state_reg_i_27_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_FSM_sequential_state_reg_i_27_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => FSM_sequential_state_reg_i_16_0(3 downto 0)
    );
FSM_sequential_state_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => FSM_sequential_state_reg_i_7_n_0,
      CO(3) => FSM_sequential_state_reg_i_3_n_0,
      CO(2) => FSM_sequential_state_reg_i_3_n_1,
      CO(1) => FSM_sequential_state_reg_i_3_n_2,
      CO(0) => FSM_sequential_state_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_FSM_sequential_state_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => FSM_sequential_state_reg_i_2_0(3 downto 0)
    );
FSM_sequential_state_reg_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => FSM_sequential_state_reg_i_38_n_0,
      CO(3) => FSM_sequential_state_reg_i_33_n_0,
      CO(2) => FSM_sequential_state_reg_i_33_n_1,
      CO(1) => FSM_sequential_state_reg_i_33_n_2,
      CO(0) => FSM_sequential_state_reg_i_33_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_FSM_sequential_state_reg_i_33_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => FSM_sequential_state_reg_i_27_0(3 downto 0)
    );
FSM_sequential_state_reg_i_38: unisim.vcomponents.CARRY4
     port map (
      CI => FSM_sequential_state_reg_i_43_n_0,
      CO(3) => FSM_sequential_state_reg_i_38_n_0,
      CO(2) => FSM_sequential_state_reg_i_38_n_1,
      CO(1) => FSM_sequential_state_reg_i_38_n_2,
      CO(0) => FSM_sequential_state_reg_i_38_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_FSM_sequential_state_reg_i_38_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => FSM_sequential_state_reg_i_33_0(3 downto 0)
    );
FSM_sequential_state_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => FSM_sequential_state_reg_i_43_n_0,
      CO(2) => FSM_sequential_state_reg_i_43_n_1,
      CO(1) => FSM_sequential_state_reg_i_43_n_2,
      CO(0) => FSM_sequential_state_reg_i_43_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_FSM_sequential_state_reg_i_43_O_UNCONNECTED(3 downto 0),
      S(3) => FSM_sequential_state_i_48_n_0,
      S(2 downto 0) => S(2 downto 0)
    );
FSM_sequential_state_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => FSM_sequential_state_reg_i_16_n_0,
      CO(3) => FSM_sequential_state_reg_i_7_n_0,
      CO(2) => FSM_sequential_state_reg_i_7_n_1,
      CO(1) => FSM_sequential_state_reg_i_7_n_2,
      CO(0) => FSM_sequential_state_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_FSM_sequential_state_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => FSM_sequential_state_reg_i_3_0(3 downto 0)
    );
\axi_reg4_o[0]_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment_reg_n_0_[1]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment_reg[1]_0\
    );
clause_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \variable_1_id[4]_i_2__26_n_0\,
      I1 => clause_in_use_reg_n_0,
      O => clause_in_use_i_1_n_0
    );
clause_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => clause_in_use_i_1_n_0,
      Q => clause_in_use_reg_n_0,
      R => SR(0)
    );
\implication_variable_id[0]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[3]\,
      I5 => \variable_3_id_reg_n_0_[3]\,
      O => implication_variable_ids(1)
    );
\implication_variable_id[0]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C800C8030800080"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[0]\,
      I1 => \variable_2_assignment_reg_n_0_[1]\,
      I2 => \variable_3_assignment_reg_n_0_[1]\,
      I3 => \^variable_1_assignment_reg[1]_0\,
      I4 => \variable_2_id_reg_n_0_[0]\,
      I5 => \variable_3_id_reg_n_0_[0]\,
      O => implication_variable_ids(0)
    );
start_implication_finder_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^clause_in_use_reg_1\(0),
      I1 => is_unit(4),
      I2 => is_unit(2),
      I3 => is_unit(3),
      O => clause_in_use_reg_0
    );
start_implication_finder_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2880"
    )
        port map (
      I0 => clause_in_use_reg_n_0,
      I1 => \^variable_1_assignment_reg[1]_0\,
      I2 => \variable_2_assignment_reg_n_0_[1]\,
      I3 => \variable_3_assignment_reg_n_0_[1]\,
      O => \^clause_in_use_reg_1\(0)
    );
\variable_1_assignment[1]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \variable_1_assignment[1]_i_2__85_n_0\,
      I2 => \^variable_1_assignment_reg[1]_0\,
      O => \variable_1_assignment[1]_i_1__85_n_0\
    );
\variable_1_assignment[1]_i_2__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_1_assignment[1]_i_3__29_n_0\,
      I5 => \variable_1_assignment[1]_i_4__29_n_0\,
      O => \variable_1_assignment[1]_i_2__85_n_0\
    );
\variable_1_assignment[1]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[3]\,
      I1 => \variable_1_id_reg[4]_0\(4),
      I2 => \variable_1_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__26_n_0\,
      I4 => \variable_1_id_reg[4]_0\(3),
      O => \variable_1_assignment[1]_i_3__29_n_0\
    );
\variable_1_assignment[1]_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_1_id_reg_n_0_[4]\,
      I1 => \variable_1_id_reg[4]_0\(5),
      I2 => \variable_1_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__26_n_0\,
      I4 => \variable_1_id_reg[4]_0\(2),
      O => \variable_1_assignment[1]_i_4__29_n_0\
    );
\variable_1_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_assignment[1]_i_1__85_n_0\,
      Q => \^variable_1_assignment_reg[1]_0\,
      R => '0'
    );
\variable_1_id[0]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_1_id_reg_n_0_[0]\,
      O => \variable_1_id[0]_i_1__29_n_0\
    );
\variable_1_id[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_1_id_reg_n_0_[1]\,
      O => \variable_1_id[1]_i_1__29_n_0\
    );
\variable_1_id[2]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_1_id_reg_n_0_[2]\,
      O => \variable_1_id[2]_i_1__29_n_0\
    );
\variable_1_id[3]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_1_id_reg_n_0_[3]\,
      O => \variable_1_id[3]_i_1__29_n_0\
    );
\variable_1_id[4]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_1_id_reg_n_0_[4]\,
      O => \variable_1_id[4]_i_1__29_n_0\
    );
\variable_1_id[4]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \variable_3_id_reg[0]_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => op_code_read,
      I4 => Q(0),
      I5 => \variable_3_id_reg[0]_1\,
      O => \variable_1_id[4]_i_2__26_n_0\
    );
\variable_1_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[0]_i_1__29_n_0\,
      Q => \variable_1_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_1_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[1]_i_1__29_n_0\,
      Q => \variable_1_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_1_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[2]_i_1__29_n_0\,
      Q => \variable_1_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_1_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[3]_i_1__29_n_0\,
      Q => \variable_1_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_1_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_1_id[4]_i_1__29_n_0\,
      Q => \variable_1_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_1_polarity_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_1_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_1_polarity_reg_n_0,
      O => \variable_1_polarity_i_1__29_n_0\
    );
variable_1_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_1_polarity_i_1__29_n_0\,
      Q => variable_1_polarity_reg_n_0,
      R => '0'
    );
\variable_2_assignment[1]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__28_n_0\,
      I1 => \variable_1_assignment[1]_i_2__85_n_0\,
      I2 => s01_axi_aresetn,
      I3 => \variable_2_assignment_reg_n_0_[1]\,
      O => \variable_2_assignment[1]_i_1__28_n_0\
    );
\variable_2_assignment[1]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B847"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_2_assignment[1]_i_3__29_n_0\,
      I5 => \variable_2_assignment[1]_i_4__29_n_0\,
      O => \variable_2_assignment[1]_i_2__28_n_0\
    );
\variable_2_assignment[1]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[3]\,
      I1 => \variable_2_id_reg[4]_0\(4),
      I2 => \variable_2_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__26_n_0\,
      I4 => \variable_2_id_reg[4]_0\(3),
      O => \variable_2_assignment[1]_i_3__29_n_0\
    );
\variable_2_assignment[1]_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_2_id_reg_n_0_[4]\,
      I1 => \variable_2_id_reg[4]_0\(5),
      I2 => \variable_2_id_reg_n_0_[1]\,
      I3 => \variable_1_id[4]_i_2__26_n_0\,
      I4 => \variable_2_id_reg[4]_0\(2),
      O => \variable_2_assignment[1]_i_4__29_n_0\
    );
\variable_2_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_assignment[1]_i_1__28_n_0\,
      Q => \variable_2_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id[0]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_2_id_reg_n_0_[0]\,
      O => \variable_2_id[0]_i_1__29_n_0\
    );
\variable_2_id[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_2_id_reg_n_0_[1]\,
      O => \variable_2_id[1]_i_1__29_n_0\
    );
\variable_2_id[2]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_2_id_reg_n_0_[2]\,
      O => \variable_2_id[2]_i_1__29_n_0\
    );
\variable_2_id[3]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_2_id_reg_n_0_[3]\,
      O => \variable_2_id[3]_i_1__29_n_0\
    );
\variable_2_id[4]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_2_id_reg_n_0_[4]\,
      O => \variable_2_id[4]_i_1__29_n_0\
    );
\variable_2_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[0]_i_1__29_n_0\,
      Q => \variable_2_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_2_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[1]_i_1__29_n_0\,
      Q => \variable_2_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_2_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[2]_i_1__29_n_0\,
      Q => \variable_2_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_2_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[3]_i_1__29_n_0\,
      Q => \variable_2_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_2_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_2_id[4]_i_1__29_n_0\,
      Q => \variable_2_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_2_polarity_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_2_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_2_polarity_reg_n_0,
      O => \variable_2_polarity_i_1__29_n_0\
    );
variable_2_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_2_polarity_i_1__29_n_0\,
      Q => variable_2_polarity_reg_n_0,
      R => '0'
    );
\variable_3_assignment[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF001000"
    )
        port map (
      I0 => \variable_2_assignment[1]_i_2__28_n_0\,
      I1 => \variable_3_assignment[1]_i_2__85_n_0\,
      I2 => \variable_1_assignment[1]_i_2__85_n_0\,
      I3 => s01_axi_aresetn,
      I4 => \variable_3_assignment_reg_n_0_[1]\,
      O => \variable_3_assignment[1]_i_1__28_n_0\
    );
\variable_3_assignment[1]_i_2__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF47B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      I3 => \variable_2_assignment_reg[1]_1\,
      I4 => \variable_3_assignment[1]_i_3__29_n_0\,
      I5 => \variable_3_assignment[1]_i_4__29_n_0\,
      O => \variable_3_assignment[1]_i_2__85_n_0\
    );
\variable_3_assignment[1]_i_3__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[3]\,
      I1 => \variable_3_id_reg[4]_0\(4),
      I2 => \variable_3_id_reg_n_0_[4]\,
      I3 => \variable_1_id[4]_i_2__26_n_0\,
      I4 => \variable_3_id_reg[4]_0\(5),
      O => \variable_3_assignment[1]_i_3__29_n_0\
    );
\variable_3_assignment[1]_i_4__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \variable_3_id_reg_n_0_[1]\,
      I1 => \variable_3_id_reg[4]_0\(2),
      I2 => \variable_3_id_reg_n_0_[2]\,
      I3 => \variable_1_id[4]_i_2__26_n_0\,
      I4 => \variable_3_id_reg[4]_0\(3),
      O => \variable_3_assignment[1]_i_4__29_n_0\
    );
\variable_3_assignment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_assignment[1]_i_1__28_n_0\,
      Q => \variable_3_assignment_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id[0]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(1),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_3_id_reg_n_0_[0]\,
      O => \variable_3_id[0]_i_1__29_n_0\
    );
\variable_3_id[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(2),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_3_id_reg_n_0_[1]\,
      O => \variable_3_id[1]_i_1__29_n_0\
    );
\variable_3_id[2]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(3),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_3_id_reg_n_0_[2]\,
      O => \variable_3_id[2]_i_1__29_n_0\
    );
\variable_3_id[3]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(4),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_3_id_reg_n_0_[3]\,
      O => \variable_3_id[3]_i_1__29_n_0\
    );
\variable_3_id[4]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(5),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => \variable_3_id_reg_n_0_[4]\,
      O => \variable_3_id[4]_i_1__29_n_0\
    );
\variable_3_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[0]_i_1__29_n_0\,
      Q => \variable_3_id_reg_n_0_[0]\,
      R => '0'
    );
\variable_3_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[1]_i_1__29_n_0\,
      Q => \variable_3_id_reg_n_0_[1]\,
      R => '0'
    );
\variable_3_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[2]_i_1__29_n_0\,
      Q => \variable_3_id_reg_n_0_[2]\,
      R => '0'
    );
\variable_3_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[3]_i_1__29_n_0\,
      Q => \variable_3_id_reg_n_0_[3]\,
      R => '0'
    );
\variable_3_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => s01_axi_aresetn,
      D => \variable_3_id[4]_i_1__29_n_0\,
      Q => \variable_3_id_reg_n_0_[4]\,
      R => '0'
    );
\variable_3_polarity_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \variable_3_id_reg[4]_0\(0),
      I1 => \variable_1_id[4]_i_2__26_n_0\,
      I2 => s01_axi_aresetn,
      I3 => variable_3_polarity_reg_n_0,
      O => \variable_3_polarity_i_1__29_n_0\
    );
variable_3_polarity_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \variable_3_polarity_i_1__29_n_0\,
      Q => variable_3_polarity_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    impl_found_reg_0 : out STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : out STD_LOGIC;
    is_implication_broadcast_reg : out STD_LOGIC;
    \implication_variable_id_reg[0]_0\ : out STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    implication_variable_ids : in STD_LOGIC_VECTOR ( 115 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    is_unit : in STD_LOGIC_VECTOR ( 90 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    FSM_sequential_state_reg_0 : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_reg4_o_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    state0 : in STD_LOGIC;
    \variable_3_assignment[1]_i_2__7\ : in STD_LOGIC;
    \axi_reg5_o_reg[1]\ : in STD_LOGIC;
    top_implication_details : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector is
  signal FSM_sequential_state_i_1_n_0 : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clause_count : STD_LOGIC;
  signal \clause_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \clause_count[6]_i_2_n_0\ : STD_LOGIC;
  signal clause_count_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal impl_found_i_1_n_0 : STD_LOGIC;
  signal \^impl_found_reg_0\ : STD_LOGIC;
  signal implication_found : STD_LOGIC;
  signal implication_variable_id : STD_LOGIC;
  signal \implication_variable_id[0]_i_10_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_11_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_12_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_136_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_137_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_138_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_139_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_13_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_140_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_141_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_142_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_143_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_144_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_145_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_146_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_147_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_148_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_149_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_14_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_150_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_151_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_15_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_16_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_17_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_18_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_1_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_23_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_27_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_2_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_5_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_70_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_71_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_72_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_73_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_74_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_75_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_8_n_0\ : STD_LOGIC;
  signal \implication_variable_id[0]_i_9_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_100_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_101_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_102_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_103_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_104_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_105_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_106_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_107_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_108_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_109_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_110_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_111_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_112_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_113_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_114_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_115_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_116_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_118_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_119_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_120_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_121_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_122_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_123_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_124_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_125_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_126_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_127_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_128_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_129_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_130_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_131_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_132_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_133_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_134_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_135_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_59_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_60_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_61_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_64_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_76_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_77_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_79_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_81_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_82_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_83_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_84_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_85_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_86_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_87_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_96_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \implication_variable_id_reg[0]_i_99_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of FSM_sequential_state_reg : label is "IDLE:0,FIND_IMPL:1,READ:10,";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_reg4_o[1]_i_1\ : label is "soft_lutpair1222";
  attribute SOFT_HLUTNM of \axi_reg4_o[2]_i_1\ : label is "soft_lutpair1222";
  attribute SOFT_HLUTNM of \clause_count[1]_i_1\ : label is "soft_lutpair1220";
  attribute SOFT_HLUTNM of \clause_count[2]_i_1\ : label is "soft_lutpair1221";
  attribute SOFT_HLUTNM of \clause_count[3]_i_1\ : label is "soft_lutpair1221";
  attribute SOFT_HLUTNM of \clause_count[4]_i_1\ : label is "soft_lutpair1219";
  attribute SOFT_HLUTNM of \clause_count[6]_i_2\ : label is "soft_lutpair1219";
  attribute SOFT_HLUTNM of \implication_variable_id[0]_i_23\ : label is "soft_lutpair1220";
begin
  \FSM_sequential_state_reg[0]\ <= \^fsm_sequential_state_reg[0]\;
  SR(0) <= \^sr\(0);
  impl_found_reg_0 <= \^impl_found_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFEFEFB0B0E000"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => \state__0\(2),
      I2 => s01_axi_aresetn,
      I3 => \^fsm_sequential_state_reg[0]\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[2]_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF20201F1F1000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => s01_axi_aresetn,
      I3 => \^fsm_sequential_state_reg[0]\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30EE302230EE30EE"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_1\,
      I1 => \state__0\(0),
      I2 => implication_found,
      I3 => \state__0\(2),
      I4 => state0,
      I5 => \axi_reg4_o_reg[2]\,
      O => \^fsm_sequential_state_reg[0]\
    );
FSM_sequential_state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11FFF000"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_3_n_0\,
      I1 => CO(0),
      I2 => FSM_sequential_state_reg_0,
      I3 => s01_axi_aresetn,
      I4 => clause_count,
      O => FSM_sequential_state_i_1_n_0
    );
FSM_sequential_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => FSM_sequential_state_i_1_n_0,
      Q => clause_count,
      R => '0'
    );
\axi_awready_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s01_axi_aresetn,
      O => \^sr\(0)
    );
\axi_reg4_o[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \^impl_found_reg_0\,
      I3 => D(0),
      O => \FSM_sequential_state_reg[2]_1\
    );
\axi_reg4_o[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \^impl_found_reg_0\,
      I3 => D(1),
      O => \FSM_sequential_state_reg[1]\
    );
\axi_reg4_o[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE003F000000"
    )
        port map (
      I0 => implication_found,
      I1 => \state__0\(1),
      I2 => \axi_reg4_o_reg[2]\,
      I3 => s01_axi_aresetn,
      I4 => \state__0\(0),
      I5 => \state__0\(2),
      O => \^impl_found_reg_0\
    );
\axi_reg5_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => implication_variable_id,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => implication_found,
      I4 => \axi_reg5_o_reg[1]\,
      I5 => top_implication_details(0),
      O => \implication_variable_id_reg[0]_0\
    );
\clause_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clause_count_reg(0),
      O => \clause_count[0]_i_1_n_0\
    );
\clause_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clause_count_reg(0),
      I1 => clause_count_reg(1),
      O => p_0_in(1)
    );
\clause_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clause_count_reg(0),
      I1 => clause_count_reg(1),
      I2 => clause_count_reg(2),
      O => p_0_in(2)
    );
\clause_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => clause_count_reg(1),
      I1 => clause_count_reg(0),
      I2 => clause_count_reg(2),
      I3 => clause_count_reg(3),
      O => p_0_in(3)
    );
\clause_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => clause_count_reg(2),
      I1 => clause_count_reg(0),
      I2 => clause_count_reg(1),
      I3 => clause_count_reg(3),
      I4 => clause_count_reg(4),
      O => p_0_in(4)
    );
\clause_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => clause_count_reg(3),
      I1 => clause_count_reg(1),
      I2 => clause_count_reg(0),
      I3 => clause_count_reg(2),
      I4 => clause_count_reg(4),
      I5 => clause_count_reg(5),
      O => p_0_in(5)
    );
\clause_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clause_count[6]_i_2_n_0\,
      I1 => clause_count_reg(5),
      I2 => clause_count_reg(6),
      O => p_0_in(6)
    );
\clause_count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clause_count_reg(4),
      I1 => clause_count_reg(2),
      I2 => clause_count_reg(0),
      I3 => clause_count_reg(1),
      I4 => clause_count_reg(3),
      O => \clause_count[6]_i_2_n_0\
    );
\clause_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => clause_count,
      D => \clause_count[0]_i_1_n_0\,
      Q => clause_count_reg(0),
      R => \^sr\(0)
    );
\clause_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => clause_count,
      D => p_0_in(1),
      Q => clause_count_reg(1),
      R => \^sr\(0)
    );
\clause_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => clause_count,
      D => p_0_in(2),
      Q => clause_count_reg(2),
      R => \^sr\(0)
    );
\clause_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => clause_count,
      D => p_0_in(3),
      Q => clause_count_reg(3),
      R => \^sr\(0)
    );
\clause_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => clause_count,
      D => p_0_in(4),
      Q => clause_count_reg(4),
      R => \^sr\(0)
    );
\clause_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => clause_count,
      D => p_0_in(5),
      Q => clause_count_reg(5),
      R => \^sr\(0)
    );
\clause_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => clause_count,
      D => p_0_in(6),
      Q => clause_count_reg(6),
      R => \^sr\(0)
    );
impl_found_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => clause_count,
      I1 => \implication_variable_id_reg[0]_i_3_n_0\,
      I2 => implication_found,
      O => impl_found_i_1_n_0
    );
impl_found_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => impl_found_i_1_n_0,
      Q => implication_found,
      R => \^sr\(0)
    );
\implication_variable_id[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \implication_variable_id[0]_i_2_n_0\,
      I1 => s01_axi_aresetn,
      I2 => \implication_variable_id_reg[0]_i_3_n_0\,
      I3 => clause_count,
      I4 => implication_variable_id,
      O => \implication_variable_id[0]_i_1_n_0\
    );
\implication_variable_id[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \implication_variable_id[0]_i_27_n_0\,
      I1 => clause_count_reg(3),
      I2 => clause_count_reg(2),
      I3 => clause_count_reg(0),
      I4 => implication_variable_ids(1),
      I5 => clause_count_reg(1),
      O => \implication_variable_id[0]_i_10_n_0\
    );
\implication_variable_id[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_29_n_0\,
      I1 => \implication_variable_id_reg[0]_i_30_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_31_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_32_n_0\,
      O => \implication_variable_id[0]_i_11_n_0\
    );
\implication_variable_id[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => implication_variable_ids(113),
      I1 => clause_count_reg(0),
      I2 => implication_variable_ids(114),
      I3 => clause_count_reg(1),
      I4 => implication_variable_ids(115),
      I5 => clause_count_reg(2),
      O => \implication_variable_id[0]_i_12_n_0\
    );
\implication_variable_id[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_36_n_0\,
      I1 => \implication_variable_id_reg[0]_i_37_n_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[0]_i_38_n_0\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[0]_i_39_n_0\,
      O => \implication_variable_id[0]_i_13_n_0\
    );
\implication_variable_id[0]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(51),
      I1 => is_unit(50),
      I2 => clause_count_reg(1),
      I3 => is_unit(49),
      I4 => clause_count_reg(0),
      I5 => is_unit(48),
      O => \implication_variable_id[0]_i_136_n_0\
    );
\implication_variable_id[0]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(55),
      I1 => is_unit(54),
      I2 => clause_count_reg(1),
      I3 => is_unit(53),
      I4 => clause_count_reg(0),
      I5 => is_unit(52),
      O => \implication_variable_id[0]_i_137_n_0\
    );
\implication_variable_id[0]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(59),
      I1 => is_unit(58),
      I2 => clause_count_reg(1),
      I3 => is_unit(57),
      I4 => clause_count_reg(0),
      I5 => is_unit(56),
      O => \implication_variable_id[0]_i_138_n_0\
    );
\implication_variable_id[0]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(63),
      I1 => is_unit(62),
      I2 => clause_count_reg(1),
      I3 => is_unit(61),
      I4 => clause_count_reg(0),
      I5 => is_unit(60),
      O => \implication_variable_id[0]_i_139_n_0\
    );
\implication_variable_id[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_40_n_0\,
      I1 => \implication_variable_id_reg[0]_i_41_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_42_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_43_n_0\,
      O => \implication_variable_id[0]_i_14_n_0\
    );
\implication_variable_id[0]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(35),
      I1 => is_unit(34),
      I2 => clause_count_reg(1),
      I3 => is_unit(33),
      I4 => clause_count_reg(0),
      I5 => is_unit(32),
      O => \implication_variable_id[0]_i_140_n_0\
    );
\implication_variable_id[0]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(39),
      I1 => is_unit(38),
      I2 => clause_count_reg(1),
      I3 => is_unit(37),
      I4 => clause_count_reg(0),
      I5 => is_unit(36),
      O => \implication_variable_id[0]_i_141_n_0\
    );
\implication_variable_id[0]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(43),
      I1 => is_unit(42),
      I2 => clause_count_reg(1),
      I3 => is_unit(41),
      I4 => clause_count_reg(0),
      I5 => is_unit(40),
      O => \implication_variable_id[0]_i_142_n_0\
    );
\implication_variable_id[0]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(47),
      I1 => is_unit(46),
      I2 => clause_count_reg(1),
      I3 => is_unit(45),
      I4 => clause_count_reg(0),
      I5 => is_unit(44),
      O => \implication_variable_id[0]_i_143_n_0\
    );
\implication_variable_id[0]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(19),
      I1 => is_unit(18),
      I2 => clause_count_reg(1),
      I3 => is_unit(17),
      I4 => clause_count_reg(0),
      I5 => is_unit(16),
      O => \implication_variable_id[0]_i_144_n_0\
    );
\implication_variable_id[0]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(23),
      I1 => is_unit(22),
      I2 => clause_count_reg(1),
      I3 => is_unit(21),
      I4 => clause_count_reg(0),
      I5 => is_unit(20),
      O => \implication_variable_id[0]_i_145_n_0\
    );
\implication_variable_id[0]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(27),
      I1 => is_unit(26),
      I2 => clause_count_reg(1),
      I3 => is_unit(25),
      I4 => clause_count_reg(0),
      I5 => is_unit(24),
      O => \implication_variable_id[0]_i_146_n_0\
    );
\implication_variable_id[0]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(31),
      I1 => is_unit(30),
      I2 => clause_count_reg(1),
      I3 => is_unit(29),
      I4 => clause_count_reg(0),
      I5 => is_unit(28),
      O => \implication_variable_id[0]_i_147_n_0\
    );
\implication_variable_id[0]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(3),
      I1 => is_unit(2),
      I2 => clause_count_reg(1),
      I3 => is_unit(1),
      I4 => clause_count_reg(0),
      I5 => is_unit(0),
      O => \implication_variable_id[0]_i_148_n_0\
    );
\implication_variable_id[0]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(7),
      I1 => is_unit(6),
      I2 => clause_count_reg(1),
      I3 => is_unit(5),
      I4 => clause_count_reg(0),
      I5 => is_unit(4),
      O => \implication_variable_id[0]_i_149_n_0\
    );
\implication_variable_id[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_44_n_0\,
      I1 => \implication_variable_id_reg[0]_i_45_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_46_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_47_n_0\,
      O => \implication_variable_id[0]_i_15_n_0\
    );
\implication_variable_id[0]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(11),
      I1 => is_unit(10),
      I2 => clause_count_reg(1),
      I3 => is_unit(9),
      I4 => clause_count_reg(0),
      I5 => is_unit(8),
      O => \implication_variable_id[0]_i_150_n_0\
    );
\implication_variable_id[0]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(15),
      I1 => is_unit(14),
      I2 => clause_count_reg(1),
      I3 => is_unit(13),
      I4 => clause_count_reg(0),
      I5 => is_unit(12),
      O => \implication_variable_id[0]_i_151_n_0\
    );
\implication_variable_id[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_48_n_0\,
      I1 => \implication_variable_id_reg[0]_i_49_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_50_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_51_n_0\,
      O => \implication_variable_id[0]_i_16_n_0\
    );
\implication_variable_id[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_52_n_0\,
      I1 => \implication_variable_id_reg[0]_i_53_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_54_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_55_n_0\,
      O => \implication_variable_id[0]_i_17_n_0\
    );
\implication_variable_id[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_56_n_0\,
      I1 => \implication_variable_id_reg[0]_i_57_n_0\,
      I2 => clause_count_reg(3),
      I3 => \implication_variable_id_reg[0]_i_58_n_0\,
      I4 => clause_count_reg(2),
      I5 => \implication_variable_id_reg[0]_i_59_n_0\,
      O => \implication_variable_id[0]_i_18_n_0\
    );
\implication_variable_id[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_4_n_0\,
      I1 => \implication_variable_id[0]_i_5_n_0\,
      I2 => clause_count_reg(6),
      I3 => \implication_variable_id_reg[0]_i_6_n_0\,
      I4 => clause_count_reg(5),
      I5 => \implication_variable_id_reg[0]_i_7_n_0\,
      O => \implication_variable_id[0]_i_2_n_0\
    );
\implication_variable_id[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => is_unit(90),
      I1 => clause_count_reg(1),
      I2 => is_unit(89),
      I3 => clause_count_reg(0),
      I4 => is_unit(88),
      O => \implication_variable_id[0]_i_23_n_0\
    );
\implication_variable_id[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_76_n_0\,
      I1 => \implication_variable_id_reg[0]_i_77_n_0\,
      I2 => clause_count_reg(2),
      I3 => \implication_variable_id_reg[0]_i_78_n_0\,
      I4 => clause_count_reg(1),
      I5 => \implication_variable_id_reg[0]_i_79_n_0\,
      O => \implication_variable_id[0]_i_27_n_0\
    );
\implication_variable_id[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \implication_variable_id[0]_i_12_n_0\,
      I1 => clause_count_reg(3),
      I2 => \implication_variable_id[0]_i_13_n_0\,
      I3 => clause_count_reg(4),
      I4 => \implication_variable_id[0]_i_14_n_0\,
      O => \implication_variable_id[0]_i_5_n_0\
    );
\implication_variable_id[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(83),
      I1 => is_unit(82),
      I2 => clause_count_reg(1),
      I3 => is_unit(81),
      I4 => clause_count_reg(0),
      I5 => is_unit(80),
      O => \implication_variable_id[0]_i_70_n_0\
    );
\implication_variable_id[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(87),
      I1 => is_unit(86),
      I2 => clause_count_reg(1),
      I3 => is_unit(85),
      I4 => clause_count_reg(0),
      I5 => is_unit(84),
      O => \implication_variable_id[0]_i_71_n_0\
    );
\implication_variable_id[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(75),
      I1 => is_unit(74),
      I2 => clause_count_reg(1),
      I3 => is_unit(73),
      I4 => clause_count_reg(0),
      I5 => is_unit(72),
      O => \implication_variable_id[0]_i_72_n_0\
    );
\implication_variable_id[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(79),
      I1 => is_unit(78),
      I2 => clause_count_reg(1),
      I3 => is_unit(77),
      I4 => clause_count_reg(0),
      I5 => is_unit(76),
      O => \implication_variable_id[0]_i_73_n_0\
    );
\implication_variable_id[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(67),
      I1 => is_unit(66),
      I2 => clause_count_reg(1),
      I3 => is_unit(65),
      I4 => clause_count_reg(0),
      I5 => is_unit(64),
      O => \implication_variable_id[0]_i_74_n_0\
    );
\implication_variable_id[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => is_unit(71),
      I1 => is_unit(70),
      I2 => clause_count_reg(1),
      I3 => is_unit(69),
      I4 => clause_count_reg(0),
      I5 => is_unit(68),
      O => \implication_variable_id[0]_i_75_n_0\
    );
\implication_variable_id[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id_reg[0]_i_19_n_0\,
      I1 => \implication_variable_id_reg[0]_i_20_n_0\,
      I2 => clause_count_reg(5),
      I3 => \implication_variable_id_reg[0]_i_21_n_0\,
      I4 => clause_count_reg(4),
      I5 => \implication_variable_id_reg[0]_i_22_n_0\,
      O => \implication_variable_id[0]_i_8_n_0\
    );
\implication_variable_id[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \implication_variable_id[0]_i_23_n_0\,
      I1 => \implication_variable_id_reg[0]_i_24_n_0\,
      I2 => clause_count_reg(4),
      I3 => \implication_variable_id_reg[0]_i_25_n_0\,
      I4 => clause_count_reg(3),
      I5 => \implication_variable_id_reg[0]_i_26_n_0\,
      O => \implication_variable_id[0]_i_9_n_0\
    );
\implication_variable_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \implication_variable_id[0]_i_1_n_0\,
      Q => implication_variable_id,
      R => '0'
    );
\implication_variable_id_reg[0]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(93),
      I1 => implication_variable_ids(94),
      O => \implication_variable_id_reg[0]_i_100_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(95),
      I1 => implication_variable_ids(96),
      O => \implication_variable_id_reg[0]_i_101_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(89),
      I1 => implication_variable_ids(90),
      O => \implication_variable_id_reg[0]_i_102_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(91),
      I1 => implication_variable_ids(92),
      O => \implication_variable_id_reg[0]_i_103_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(69),
      I1 => implication_variable_ids(70),
      O => \implication_variable_id_reg[0]_i_104_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(71),
      I1 => implication_variable_ids(72),
      O => \implication_variable_id_reg[0]_i_105_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(65),
      I1 => implication_variable_ids(66),
      O => \implication_variable_id_reg[0]_i_106_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(67),
      I1 => implication_variable_ids(68),
      O => \implication_variable_id_reg[0]_i_107_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(61),
      I1 => implication_variable_ids(62),
      O => \implication_variable_id_reg[0]_i_108_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(63),
      I1 => implication_variable_ids(64),
      O => \implication_variable_id_reg[0]_i_109_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_110\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(57),
      I1 => implication_variable_ids(58),
      O => \implication_variable_id_reg[0]_i_110_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(59),
      I1 => implication_variable_ids(60),
      O => \implication_variable_id_reg[0]_i_111_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(85),
      I1 => implication_variable_ids(86),
      O => \implication_variable_id_reg[0]_i_112_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_113\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(87),
      I1 => implication_variable_ids(88),
      O => \implication_variable_id_reg[0]_i_113_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(81),
      I1 => implication_variable_ids(82),
      O => \implication_variable_id_reg[0]_i_114_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(83),
      I1 => implication_variable_ids(84),
      O => \implication_variable_id_reg[0]_i_115_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_116\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(77),
      I1 => implication_variable_ids(78),
      O => \implication_variable_id_reg[0]_i_116_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_117\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(79),
      I1 => implication_variable_ids(80),
      O => \implication_variable_id_reg[0]_i_117_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_118\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(73),
      I1 => implication_variable_ids(74),
      O => \implication_variable_id_reg[0]_i_118_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_119\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(75),
      I1 => implication_variable_ids(76),
      O => \implication_variable_id_reg[0]_i_119_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_120\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(24),
      I1 => implication_variable_ids(26),
      O => \implication_variable_id_reg[0]_i_120_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_121\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(28),
      I1 => implication_variable_ids(30),
      O => \implication_variable_id_reg[0]_i_121_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(16),
      I1 => implication_variable_ids(18),
      O => \implication_variable_id_reg[0]_i_122_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_123\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(20),
      I1 => implication_variable_ids(22),
      O => \implication_variable_id_reg[0]_i_123_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(8),
      I1 => implication_variable_ids(10),
      O => \implication_variable_id_reg[0]_i_124_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_125\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(12),
      I1 => implication_variable_ids(14),
      O => \implication_variable_id_reg[0]_i_125_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_126\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(0),
      I1 => implication_variable_ids(2),
      O => \implication_variable_id_reg[0]_i_126_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_127\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(4),
      I1 => implication_variable_ids(6),
      O => \implication_variable_id_reg[0]_i_127_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_128\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(53),
      I1 => implication_variable_ids(54),
      O => \implication_variable_id_reg[0]_i_128_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(55),
      I1 => implication_variable_ids(56),
      O => \implication_variable_id_reg[0]_i_129_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(48),
      I1 => implication_variable_ids(50),
      O => \implication_variable_id_reg[0]_i_130_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_131\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(51),
      I1 => implication_variable_ids(52),
      O => \implication_variable_id_reg[0]_i_131_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_132\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(40),
      I1 => implication_variable_ids(42),
      O => \implication_variable_id_reg[0]_i_132_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_133\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(44),
      I1 => implication_variable_ids(46),
      O => \implication_variable_id_reg[0]_i_133_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_134\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(32),
      I1 => implication_variable_ids(34),
      O => \implication_variable_id_reg[0]_i_134_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_135\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(36),
      I1 => implication_variable_ids(38),
      O => \implication_variable_id_reg[0]_i_135_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_60_n_0\,
      I1 => \implication_variable_id_reg[0]_i_61_n_0\,
      O => \implication_variable_id_reg[0]_i_19_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[0]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_62_n_0\,
      I1 => \implication_variable_id_reg[0]_i_63_n_0\,
      O => \implication_variable_id_reg[0]_i_20_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[0]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_64_n_0\,
      I1 => \implication_variable_id_reg[0]_i_65_n_0\,
      O => \implication_variable_id_reg[0]_i_21_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[0]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_66_n_0\,
      I1 => \implication_variable_id_reg[0]_i_67_n_0\,
      O => \implication_variable_id_reg[0]_i_22_n_0\,
      S => clause_count_reg(3)
    );
\implication_variable_id_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_70_n_0\,
      I1 => \implication_variable_id[0]_i_71_n_0\,
      O => \implication_variable_id_reg[0]_i_24_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_72_n_0\,
      I1 => \implication_variable_id[0]_i_73_n_0\,
      O => \implication_variable_id_reg[0]_i_25_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_74_n_0\,
      I1 => \implication_variable_id[0]_i_75_n_0\,
      O => \implication_variable_id_reg[0]_i_26_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_80_n_0\,
      I1 => \implication_variable_id_reg[0]_i_81_n_0\,
      O => \implication_variable_id_reg[0]_i_29_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_8_n_0\,
      I1 => \implication_variable_id[0]_i_9_n_0\,
      O => \implication_variable_id_reg[0]_i_3_n_0\,
      S => clause_count_reg(6)
    );
\implication_variable_id_reg[0]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_82_n_0\,
      I1 => \implication_variable_id_reg[0]_i_83_n_0\,
      O => \implication_variable_id_reg[0]_i_30_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_84_n_0\,
      I1 => \implication_variable_id_reg[0]_i_85_n_0\,
      O => \implication_variable_id_reg[0]_i_31_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_86_n_0\,
      I1 => \implication_variable_id_reg[0]_i_87_n_0\,
      O => \implication_variable_id_reg[0]_i_32_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(111),
      I1 => implication_variable_ids(112),
      O => \implication_variable_id_reg[0]_i_36_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(109),
      I1 => implication_variable_ids(110),
      O => \implication_variable_id_reg[0]_i_37_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(107),
      I1 => implication_variable_ids(108),
      O => \implication_variable_id_reg[0]_i_38_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(105),
      I1 => implication_variable_ids(106),
      O => \implication_variable_id_reg[0]_i_39_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_10_n_0\,
      I1 => \implication_variable_id[0]_i_11_n_0\,
      O => \implication_variable_id_reg[0]_i_4_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[0]_i_40\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_96_n_0\,
      I1 => \implication_variable_id_reg[0]_i_97_n_0\,
      O => \implication_variable_id_reg[0]_i_40_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_41\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_98_n_0\,
      I1 => \implication_variable_id_reg[0]_i_99_n_0\,
      O => \implication_variable_id_reg[0]_i_41_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_42\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_100_n_0\,
      I1 => \implication_variable_id_reg[0]_i_101_n_0\,
      O => \implication_variable_id_reg[0]_i_42_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_43\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_102_n_0\,
      I1 => \implication_variable_id_reg[0]_i_103_n_0\,
      O => \implication_variable_id_reg[0]_i_43_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_44\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_104_n_0\,
      I1 => \implication_variable_id_reg[0]_i_105_n_0\,
      O => \implication_variable_id_reg[0]_i_44_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_45\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_106_n_0\,
      I1 => \implication_variable_id_reg[0]_i_107_n_0\,
      O => \implication_variable_id_reg[0]_i_45_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_108_n_0\,
      I1 => \implication_variable_id_reg[0]_i_109_n_0\,
      O => \implication_variable_id_reg[0]_i_46_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_47\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_110_n_0\,
      I1 => \implication_variable_id_reg[0]_i_111_n_0\,
      O => \implication_variable_id_reg[0]_i_47_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_48\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_112_n_0\,
      I1 => \implication_variable_id_reg[0]_i_113_n_0\,
      O => \implication_variable_id_reg[0]_i_48_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_49\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_114_n_0\,
      I1 => \implication_variable_id_reg[0]_i_115_n_0\,
      O => \implication_variable_id_reg[0]_i_49_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_116_n_0\,
      I1 => \implication_variable_id_reg[0]_i_117_n_0\,
      O => \implication_variable_id_reg[0]_i_50_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_51\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_118_n_0\,
      I1 => \implication_variable_id_reg[0]_i_119_n_0\,
      O => \implication_variable_id_reg[0]_i_51_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_120_n_0\,
      I1 => \implication_variable_id_reg[0]_i_121_n_0\,
      O => \implication_variable_id_reg[0]_i_52_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_122_n_0\,
      I1 => \implication_variable_id_reg[0]_i_123_n_0\,
      O => \implication_variable_id_reg[0]_i_53_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_124_n_0\,
      I1 => \implication_variable_id_reg[0]_i_125_n_0\,
      O => \implication_variable_id_reg[0]_i_54_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_126_n_0\,
      I1 => \implication_variable_id_reg[0]_i_127_n_0\,
      O => \implication_variable_id_reg[0]_i_55_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_56\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_128_n_0\,
      I1 => \implication_variable_id_reg[0]_i_129_n_0\,
      O => \implication_variable_id_reg[0]_i_56_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_130_n_0\,
      I1 => \implication_variable_id_reg[0]_i_131_n_0\,
      O => \implication_variable_id_reg[0]_i_57_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_132_n_0\,
      I1 => \implication_variable_id_reg[0]_i_133_n_0\,
      O => \implication_variable_id_reg[0]_i_58_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \implication_variable_id_reg[0]_i_134_n_0\,
      I1 => \implication_variable_id_reg[0]_i_135_n_0\,
      O => \implication_variable_id_reg[0]_i_59_n_0\,
      S => clause_count_reg(1)
    );
\implication_variable_id_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_15_n_0\,
      I1 => \implication_variable_id[0]_i_16_n_0\,
      O => \implication_variable_id_reg[0]_i_6_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[0]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_136_n_0\,
      I1 => \implication_variable_id[0]_i_137_n_0\,
      O => \implication_variable_id_reg[0]_i_60_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_138_n_0\,
      I1 => \implication_variable_id[0]_i_139_n_0\,
      O => \implication_variable_id_reg[0]_i_61_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_140_n_0\,
      I1 => \implication_variable_id[0]_i_141_n_0\,
      O => \implication_variable_id_reg[0]_i_62_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_142_n_0\,
      I1 => \implication_variable_id[0]_i_143_n_0\,
      O => \implication_variable_id_reg[0]_i_63_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_144_n_0\,
      I1 => \implication_variable_id[0]_i_145_n_0\,
      O => \implication_variable_id_reg[0]_i_64_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_146_n_0\,
      I1 => \implication_variable_id[0]_i_147_n_0\,
      O => \implication_variable_id_reg[0]_i_65_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_148_n_0\,
      I1 => \implication_variable_id[0]_i_149_n_0\,
      O => \implication_variable_id_reg[0]_i_66_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_150_n_0\,
      I1 => \implication_variable_id[0]_i_151_n_0\,
      O => \implication_variable_id_reg[0]_i_67_n_0\,
      S => clause_count_reg(2)
    );
\implication_variable_id_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \implication_variable_id[0]_i_17_n_0\,
      I1 => \implication_variable_id[0]_i_18_n_0\,
      O => \implication_variable_id_reg[0]_i_7_n_0\,
      S => clause_count_reg(4)
    );
\implication_variable_id_reg[0]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(15),
      I1 => implication_variable_ids(17),
      O => \implication_variable_id_reg[0]_i_76_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(11),
      I1 => implication_variable_ids(13),
      O => \implication_variable_id_reg[0]_i_77_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(7),
      I1 => implication_variable_ids(9),
      O => \implication_variable_id_reg[0]_i_78_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(3),
      I1 => implication_variable_ids(5),
      O => \implication_variable_id_reg[0]_i_79_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(43),
      I1 => implication_variable_ids(45),
      O => \implication_variable_id_reg[0]_i_80_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(47),
      I1 => implication_variable_ids(49),
      O => \implication_variable_id_reg[0]_i_81_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(35),
      I1 => implication_variable_ids(37),
      O => \implication_variable_id_reg[0]_i_82_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(39),
      I1 => implication_variable_ids(41),
      O => \implication_variable_id_reg[0]_i_83_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(27),
      I1 => implication_variable_ids(29),
      O => \implication_variable_id_reg[0]_i_84_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(31),
      I1 => implication_variable_ids(33),
      O => \implication_variable_id_reg[0]_i_85_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(19),
      I1 => implication_variable_ids(21),
      O => \implication_variable_id_reg[0]_i_86_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(23),
      I1 => implication_variable_ids(25),
      O => \implication_variable_id_reg[0]_i_87_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(101),
      I1 => implication_variable_ids(102),
      O => \implication_variable_id_reg[0]_i_96_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(103),
      I1 => implication_variable_ids(104),
      O => \implication_variable_id_reg[0]_i_97_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(97),
      I1 => implication_variable_ids(98),
      O => \implication_variable_id_reg[0]_i_98_n_0\,
      S => clause_count_reg(0)
    );
\implication_variable_id_reg[0]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => implication_variable_ids(99),
      I1 => implication_variable_ids(100),
      O => \implication_variable_id_reg[0]_i_99_n_0\,
      S => clause_count_reg(0)
    );
\variable_1_assignment[1]_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \variable_3_assignment[1]_i_2__7\,
      I1 => implication_variable_id,
      O => is_implication_broadcast_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s01_axi_aresetn_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    top_implication_details : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s01_axi_aresetn : in STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    \variable_3_id_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_2_id_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \variable_1_id_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_reg5_o[1]_i_2_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[0].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[10].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[11].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[12].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[13].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[14].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[15].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[16].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[17].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[18].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[19].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[1].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[20].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[21].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[22].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[23].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[24].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[25].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[26].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[27].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[28].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[29].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[2].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[30].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[31].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[32].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[33].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[34].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[35].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[36].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[37].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[38].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[39].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[3].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[40].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[41].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[42].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[43].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[44].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[45].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[46].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[47].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[48].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[49].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[4].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[50].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[51].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[52].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[53].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[54].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[55].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[56].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[57].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[58].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[59].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[5].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[60].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[61].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[62].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[63].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[64].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[65].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[66].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[67].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[68].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[69].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_7\ : STD_LOGIC;
  signal \generate_clause_modules[6].clauseModule_n_8\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[70].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[71].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[72].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[73].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[74].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[75].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[76].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[77].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[78].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[79].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[7].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[80].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[81].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[82].clauseModule_n_6\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[83].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[84].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[85].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[86].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_3\ : STD_LOGIC;
  signal \generate_clause_modules[87].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[88].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[89].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_4\ : STD_LOGIC;
  signal \generate_clause_modules[8].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[90].clauseModule_n_5\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_0\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_1\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_2\ : STD_LOGIC;
  signal \generate_clause_modules[9].clauseModule_n_6\ : STD_LOGIC;
  signal implicationSelector_n_1 : STD_LOGIC;
  signal implicationSelector_n_2 : STD_LOGIC;
  signal implicationSelector_n_3 : STD_LOGIC;
  signal implicationSelector_n_4 : STD_LOGIC;
  signal implicationSelector_n_5 : STD_LOGIC;
  signal implicationSelector_n_6 : STD_LOGIC;
  signal implicationSelector_n_7 : STD_LOGIC;
  signal implicationSelector_n_8 : STD_LOGIC;
  signal implication_variable_ids : STD_LOGIC_VECTOR ( 450 downto 0 );
  signal in3 : STD_LOGIC;
  signal is_implication_broadcast_i_1_n_0 : STD_LOGIC;
  signal is_implication_broadcast_reg_n_0 : STD_LOGIC;
  signal is_unit : STD_LOGIC_VECTOR ( 90 downto 0 );
  signal op_code_read : STD_LOGIC;
  signal \^s01_axi_aresetn_0\ : STD_LOGIC;
  signal should_update_clause_i_1_n_0 : STD_LOGIC;
  signal should_update_clause_i_2_n_0 : STD_LOGIC;
  signal start_implication_finder_reg_n_0 : STD_LOGIC;
  signal state0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^top_implication_details\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair1224";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair1224";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "EVALUATE:011,PROPAGATE_IMPLICATIONS:101,BACKTRACK:110,PROPAGATE_DECISIONS:010,UPDATE_CLAUSES:001,GET_IMPLICATION:100,IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "EVALUATE:011,PROPAGATE_IMPLICATIONS:101,BACKTRACK:110,PROPAGATE_DECISIONS:010,UPDATE_CLAUSES:001,GET_IMPLICATION:100,IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "EVALUATE:011,PROPAGATE_IMPLICATIONS:101,BACKTRACK:110,PROPAGATE_DECISIONS:010,UPDATE_CLAUSES:001,GET_IMPLICATION:100,IDLE:000";
  attribute SOFT_HLUTNM of \axi_reg5_o[1]_i_2\ : label is "soft_lutpair1223";
  attribute SOFT_HLUTNM of is_implication_broadcast_i_1 : label is "soft_lutpair1223";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  s01_axi_aresetn_0 <= \^s01_axi_aresetn_0\;
  top_implication_details(0) <= \^top_implication_details\(0);
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_3,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_1,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[11].clauseModule_n_1\,
      Q => \state__0\(2),
      R => '0'
    );
\axi_reg4_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[90].clauseModule_n_1\,
      Q => \^d\(0),
      R => '0'
    );
\axi_reg4_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_6,
      Q => \^d\(1),
      R => '0'
    );
\axi_reg4_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_4,
      Q => \^d\(2),
      R => '0'
    );
\axi_reg5_o[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \state__0\(2),
      O => \axi_reg5_o[1]_i_2_n_0\
    );
\axi_reg5_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => implicationSelector_n_8,
      Q => \^top_implication_details\(0),
      R => '0'
    );
\generate_clause_modules[0].clauseModule\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule
     port map (
      \FSM_sequential_state_reg[2]_i_120\ => \generate_clause_modules[1].clauseModule_n_2\,
      \FSM_sequential_state_reg[2]_i_120_0\ => \generate_clause_modules[2].clauseModule_n_6\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[0].clauseModule_n_7\,
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(1) => implication_variable_ids(3),
      implication_variable_ids(0) => implication_variable_ids(0),
      is_unit(0) => is_unit(0),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[0].clauseModule_n_1\,
      \slv_reg0_reg[7]\ => \generate_clause_modules[0].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[0].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[0].clauseModule_n_8\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[0].clauseModule_n_6\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[4].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[10].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized9\
     port map (
      CO(0) => \generate_clause_modules[10].clauseModule_n_1\,
      FSM_sequential_state_reg(2) => \generate_clause_modules[90].clauseModule_n_0\,
      FSM_sequential_state_reg(1) => \generate_clause_modules[88].clauseModule_n_1\,
      FSM_sequential_state_reg(0) => \generate_clause_modules[85].clauseModule_n_0\,
      FSM_sequential_state_reg_i_16_0(3) => \generate_clause_modules[46].clauseModule_n_1\,
      FSM_sequential_state_reg_i_16_0(2) => \generate_clause_modules[43].clauseModule_n_0\,
      FSM_sequential_state_reg_i_16_0(1) => \generate_clause_modules[40].clauseModule_n_0\,
      FSM_sequential_state_reg_i_16_0(0) => \generate_clause_modules[37].clauseModule_n_0\,
      FSM_sequential_state_reg_i_27_0(3) => \generate_clause_modules[34].clauseModule_n_1\,
      FSM_sequential_state_reg_i_27_0(2) => \generate_clause_modules[31].clauseModule_n_0\,
      FSM_sequential_state_reg_i_27_0(1) => \generate_clause_modules[28].clauseModule_n_1\,
      FSM_sequential_state_reg_i_27_0(0) => \generate_clause_modules[25].clauseModule_n_0\,
      FSM_sequential_state_reg_i_2_0(3) => \generate_clause_modules[82].clauseModule_n_1\,
      FSM_sequential_state_reg_i_2_0(2) => \generate_clause_modules[79].clauseModule_n_0\,
      FSM_sequential_state_reg_i_2_0(1) => \generate_clause_modules[76].clauseModule_n_1\,
      FSM_sequential_state_reg_i_2_0(0) => \generate_clause_modules[73].clauseModule_n_1\,
      FSM_sequential_state_reg_i_33_0(3) => \generate_clause_modules[22].clauseModule_n_1\,
      FSM_sequential_state_reg_i_33_0(2) => \generate_clause_modules[19].clauseModule_n_0\,
      FSM_sequential_state_reg_i_33_0(1) => \generate_clause_modules[16].clauseModule_n_1\,
      FSM_sequential_state_reg_i_33_0(0) => \generate_clause_modules[13].clauseModule_n_0\,
      FSM_sequential_state_reg_i_3_0(3) => \generate_clause_modules[70].clauseModule_n_1\,
      FSM_sequential_state_reg_i_3_0(2) => \generate_clause_modules[67].clauseModule_n_0\,
      FSM_sequential_state_reg_i_3_0(1) => \generate_clause_modules[64].clauseModule_n_1\,
      FSM_sequential_state_reg_i_3_0(0) => \generate_clause_modules[61].clauseModule_n_0\,
      FSM_sequential_state_reg_i_7_0(3) => \generate_clause_modules[58].clauseModule_n_1\,
      FSM_sequential_state_reg_i_7_0(2) => \generate_clause_modules[55].clauseModule_n_0\,
      FSM_sequential_state_reg_i_7_0(1) => \generate_clause_modules[52].clauseModule_n_1\,
      FSM_sequential_state_reg_i_7_0(0) => \generate_clause_modules[49].clauseModule_n_0\,
      Q(2) => Q(5),
      Q(1 downto 0) => Q(3 downto 2),
      S(2) => \generate_clause_modules[7].clauseModule_n_0\,
      S(1) => \generate_clause_modules[4].clauseModule_n_1\,
      S(0) => \generate_clause_modules[1].clauseModule_n_0\,
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0 => \generate_clause_modules[10].clauseModule_n_2\,
      clause_in_use_reg_1(0) => is_unit(10),
      implication_variable_ids(1) => implication_variable_ids(53),
      implication_variable_ids(0) => implication_variable_ids(50),
      is_unit(4) => is_unit(70),
      is_unit(3) => is_unit(57),
      is_unit(2) => is_unit(22),
      is_unit(1) => is_unit(11),
      is_unit(0) => is_unit(9),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[10].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[10].clauseModule_n_7\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[10].clauseModule_n_6\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[42].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[11].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[11].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized10\
     port map (
      CO(0) => in3,
      DI(0) => \generate_clause_modules[11].clauseModule_n_0\,
      \FSM_sequential_state[2]_i_2_0\(2) => \generate_clause_modules[90].clauseModule_n_5\,
      \FSM_sequential_state[2]_i_2_0\(1) => \generate_clause_modules[89].clauseModule_n_4\,
      \FSM_sequential_state[2]_i_2_0\(0) => \generate_clause_modules[86].clauseModule_n_3\,
      \FSM_sequential_state_reg[1]\ => \generate_clause_modules[11].clauseModule_n_6\,
      \FSM_sequential_state_reg[2]\ => implicationSelector_n_2,
      \FSM_sequential_state_reg[2]_i_11_0\(3) => \generate_clause_modules[59].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_11_0\(2) => \generate_clause_modules[56].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_11_0\(1) => \generate_clause_modules[53].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_11_0\(0) => \generate_clause_modules[50].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_120_0\ => \generate_clause_modules[9].clauseModule_n_1\,
      \FSM_sequential_state_reg[2]_i_20_0\(3) => \generate_clause_modules[47].clauseModule_n_2\,
      \FSM_sequential_state_reg[2]_i_20_0\(2) => \generate_clause_modules[44].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_20_0\(1) => \generate_clause_modules[41].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_20_0\(0) => \generate_clause_modules[38].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_37_0\(3) => \generate_clause_modules[35].clauseModule_n_3\,
      \FSM_sequential_state_reg[2]_i_37_0\(2) => \generate_clause_modules[32].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_37_0\(1) => \generate_clause_modules[29].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_37_0\(0) => \generate_clause_modules[26].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_4_0\(3) => \generate_clause_modules[83].clauseModule_n_3\,
      \FSM_sequential_state_reg[2]_i_4_0\(2) => \generate_clause_modules[80].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_4_0\(1) => \generate_clause_modules[77].clauseModule_n_3\,
      \FSM_sequential_state_reg[2]_i_4_0\(0) => \generate_clause_modules[74].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_62_0\(3) => \generate_clause_modules[23].clauseModule_n_3\,
      \FSM_sequential_state_reg[2]_i_62_0\(2) => \generate_clause_modules[20].clauseModule_n_7\,
      \FSM_sequential_state_reg[2]_i_62_0\(1) => \generate_clause_modules[16].clauseModule_n_6\,
      \FSM_sequential_state_reg[2]_i_62_0\(0) => \generate_clause_modules[12].clauseModule_n_6\,
      \FSM_sequential_state_reg[2]_i_7_0\(3) => \generate_clause_modules[71].clauseModule_n_2\,
      \FSM_sequential_state_reg[2]_i_7_0\(2) => \generate_clause_modules[68].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_7_0\(1) => \generate_clause_modules[65].clauseModule_n_3\,
      \FSM_sequential_state_reg[2]_i_7_0\(0) => \generate_clause_modules[62].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_91_0\(2) => \generate_clause_modules[6].clauseModule_n_7\,
      \FSM_sequential_state_reg[2]_i_91_0\(1) => \generate_clause_modules[5].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_91_0\(0) => \generate_clause_modules[0].clauseModule_n_7\,
      Q(6 downto 5) => Q(8 downto 7),
      Q(4) => Q(5),
      Q(3 downto 0) => Q(3 downto 0),
      S(0) => \generate_clause_modules[11].clauseModule_n_8\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_151\ => \generate_clause_modules[10].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_151_0\ => \generate_clause_modules[10].clauseModule_n_6\,
      \axi_reg4_o_reg[0]_i_151_1\ => \generate_clause_modules[10].clauseModule_n_7\,
      \axi_reg4_o_reg[0]_i_2\ => \generate_clause_modules[11].clauseModule_n_7\,
      implication_variable_ids(1) => implication_variable_ids(58),
      implication_variable_ids(0) => implication_variable_ids(55),
      is_unit(0) => is_unit(11),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_aresetn_0 => \generate_clause_modules[11].clauseModule_n_1\,
      \slv_reg0_reg[8]\ => \generate_clause_modules[11].clauseModule_n_2\,
      \state__0\(2 downto 0) => \state__0\(2 downto 0),
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[42].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[12].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized11\
     port map (
      \FSM_sequential_state_reg[2]_i_91\ => \generate_clause_modules[13].clauseModule_n_2\,
      \FSM_sequential_state_reg[2]_i_91_0\ => \generate_clause_modules[14].clauseModule_n_5\,
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(1) => implication_variable_ids(63),
      implication_variable_ids(0) => implication_variable_ids(60),
      is_unit(0) => is_unit(12),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[12].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[12].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\(0) => \generate_clause_modules[12].clauseModule_n_6\,
      \variable_2_assignment_reg[1]_1\ => \generate_clause_modules[12].clauseModule_n_7\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[12].clauseModule_n_5\,
      \variable_3_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[13].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized12\
     port map (
      DI(0) => \generate_clause_modules[13].clauseModule_n_1\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[13].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_151\ => \generate_clause_modules[12].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_151_0\ => \generate_clause_modules[12].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_151_1\ => \generate_clause_modules[12].clauseModule_n_7\,
      clause_in_use_reg_0(0) => \generate_clause_modules[13].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(13),
      implication_variable_ids(1) => implication_variable_ids(68),
      implication_variable_ids(0) => implication_variable_ids(65),
      is_unit(1) => is_unit(14),
      is_unit(0) => is_unit(12),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[13].clauseModule_n_2\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[25].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[14].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized13\
     port map (
      Q(3 downto 0) => Q(5 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(1) => implication_variable_ids(73),
      implication_variable_ids(0) => implication_variable_ids(70),
      is_unit(0) => is_unit(14),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[14].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[14].clauseModule_n_5\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[14].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[0].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[15].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized14\
     port map (
      CO(0) => \generate_clause_modules[15].clauseModule_n_4\,
      DI(2) => \generate_clause_modules[13].clauseModule_n_1\,
      DI(1) => \generate_clause_modules[11].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[9].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(2) => \generate_clause_modules[13].clauseModule_n_6\,
      S(1) => \generate_clause_modules[11].clauseModule_n_8\,
      S(0) => \generate_clause_modules[9].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_134\(0) => \generate_clause_modules[7].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_151_0\ => \generate_clause_modules[14].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_151_1\ => \generate_clause_modules[14].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_151_2\ => \generate_clause_modules[14].clauseModule_n_5\,
      implication_variable_ids(1) => implication_variable_ids(78),
      implication_variable_ids(0) => implication_variable_ids(75),
      is_unit(0) => is_unit(15),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[15].clauseModule_n_0\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[75].clauseModule_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[16].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized15\
     port map (
      \FSM_sequential_state_reg[2]_i_91\ => \generate_clause_modules[17].clauseModule_n_2\,
      \FSM_sequential_state_reg[2]_i_91_0\ => \generate_clause_modules[15].clauseModule_n_0\,
      Q(3 downto 2) => Q(8 downto 7),
      Q(1) => Q(4),
      Q(0) => Q(2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[16].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(16),
      implication_variable_ids(1) => implication_variable_ids(83),
      implication_variable_ids(0) => implication_variable_ids(80),
      is_unit(1) => is_unit(17),
      is_unit(0) => is_unit(15),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[16].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\(0) => \generate_clause_modules[16].clauseModule_n_6\,
      \variable_2_assignment_reg[1]_1\ => \generate_clause_modules[16].clauseModule_n_7\,
      \variable_2_assignment_reg[1]_2\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[16].clauseModule_n_5\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[4].clauseModule_n_2\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[20].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[17].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized16\
     port map (
      DI(0) => \generate_clause_modules[17].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[17].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_134\ => \generate_clause_modules[16].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_134_0\ => \generate_clause_modules[16].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_134_1\ => \generate_clause_modules[16].clauseModule_n_7\,
      implication_variable_ids(1) => implication_variable_ids(88),
      implication_variable_ids(0) => implication_variable_ids(85),
      is_unit(0) => is_unit(17),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[17].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[17].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[18].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized17\
     port map (
      Q(4 downto 0) => Q(7 downto 3),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(1) => implication_variable_ids(93),
      implication_variable_ids(0) => implication_variable_ids(90),
      is_unit(0) => is_unit(18),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[18].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[18].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[18].clauseModule_n_6\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[18].clauseModule_n_5\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[42].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[19].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized18\
     port map (
      DI(0) => \generate_clause_modules[19].clauseModule_n_1\,
      Q(3 downto 1) => Q(6 downto 4),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[19].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_134\ => \generate_clause_modules[18].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_134_0\ => \generate_clause_modules[18].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_134_1\ => \generate_clause_modules[18].clauseModule_n_6\,
      clause_in_use_reg_0(0) => \generate_clause_modules[19].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(19),
      implication_variable_ids(1) => implication_variable_ids(98),
      implication_variable_ids(0) => implication_variable_ids(95),
      is_unit(1) => is_unit(20),
      is_unit(0) => is_unit(18),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[19].clauseModule_n_2\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[11].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[1].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized0\
     port map (
      DI(0) => \generate_clause_modules[1].clauseModule_n_1\,
      Q(2 downto 1) => Q(8 downto 7),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[1].clauseModule_n_0\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_168\ => \generate_clause_modules[0].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_168_0\ => \generate_clause_modules[0].clauseModule_n_6\,
      \axi_reg4_o_reg[0]_i_168_1\ => \generate_clause_modules[0].clauseModule_n_8\,
      clause_in_use_reg_0(0) => is_unit(1),
      implication_variable_ids(1) => implication_variable_ids(8),
      implication_variable_ids(0) => implication_variable_ids(5),
      is_unit(1) => is_unit(2),
      is_unit(0) => is_unit(0),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[1].clauseModule_n_6\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[1].clauseModule_n_2\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[32].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[20].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized19\
     port map (
      \FSM_sequential_state_reg[2]_i_91\ => \generate_clause_modules[18].clauseModule_n_6\,
      \FSM_sequential_state_reg[2]_i_91_0\ => \generate_clause_modules[19].clauseModule_n_2\,
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0 => \generate_clause_modules[20].clauseModule_n_2\,
      implication_variable_ids(1) => implication_variable_ids(103),
      implication_variable_ids(0) => implication_variable_ids(100),
      is_unit(0) => is_unit(20),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[20].clauseModule_n_1\,
      start_implication_finder_i_7(2) => is_unit(60),
      start_implication_finder_i_7(1) => is_unit(34),
      start_implication_finder_i_7(0) => is_unit(18),
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[20].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\(0) => \generate_clause_modules[20].clauseModule_n_7\,
      \variable_2_assignment_reg[1]_1\ => \generate_clause_modules[20].clauseModule_n_8\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[20].clauseModule_n_6\,
      \variable_3_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[21].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized20\
     port map (
      DI(0) => \generate_clause_modules[21].clauseModule_n_0\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[21].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_134\ => \generate_clause_modules[20].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_134_0\ => \generate_clause_modules[20].clauseModule_n_6\,
      \axi_reg4_o_reg[0]_i_134_1\ => \generate_clause_modules[20].clauseModule_n_8\,
      implication_variable_ids(1) => implication_variable_ids(108),
      implication_variable_ids(0) => implication_variable_ids(105),
      is_unit(0) => is_unit(21),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[5]\ => \generate_clause_modules[21].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0 => \generate_clause_modules[21].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[22].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized21\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[22].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(22),
      implication_variable_ids(1) => implication_variable_ids(113),
      implication_variable_ids(0) => implication_variable_ids(110),
      is_unit(1) => is_unit(23),
      is_unit(0) => is_unit(21),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[22].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[22].clauseModule_n_6\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[22].clauseModule_n_5\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[23].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized22\
     port map (
      CO(0) => \generate_clause_modules[23].clauseModule_n_4\,
      DI(2) => \generate_clause_modules[21].clauseModule_n_0\,
      DI(1) => \generate_clause_modules[19].clauseModule_n_1\,
      DI(0) => \generate_clause_modules[17].clauseModule_n_1\,
      \FSM_sequential_state_reg[2]_i_91\ => \generate_clause_modules[21].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(2) => \generate_clause_modules[21].clauseModule_n_6\,
      S(1) => \generate_clause_modules[19].clauseModule_n_6\,
      S(0) => \generate_clause_modules[17].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_117\(0) => \generate_clause_modules[15].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_134_0\ => \generate_clause_modules[22].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_134_1\ => \generate_clause_modules[22].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_134_2\ => \generate_clause_modules[22].clauseModule_n_6\,
      implication_variable_ids(1) => implication_variable_ids(118),
      implication_variable_ids(0) => implication_variable_ids(115),
      is_unit(0) => is_unit(23),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\(0) => \generate_clause_modules[23].clauseModule_n_3\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[24].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized23\
     port map (
      Q(4 downto 0) => Q(7 downto 3),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(1) => implication_variable_ids(123),
      implication_variable_ids(0) => implication_variable_ids(120),
      is_unit(0) => is_unit(24),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[24].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[24].clauseModule_n_5\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[24].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[12].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[25].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized24\
     port map (
      DI(0) => \generate_clause_modules[25].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[25].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_117\ => \generate_clause_modules[24].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_117_0\ => \generate_clause_modules[24].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_117_1\ => \generate_clause_modules[24].clauseModule_n_5\,
      clause_in_use_reg_0(0) => \generate_clause_modules[25].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(25),
      implication_variable_ids(0) => implication_variable_ids(125),
      is_unit(1) => is_unit(26),
      is_unit(0) => is_unit(24),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[25].clauseModule_n_3\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[25].clauseModule_n_2\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[26].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized25\
     port map (
      \FSM_sequential_state_reg[2]_i_62\ => \generate_clause_modules[24].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_62_0\ => \generate_clause_modules[25].clauseModule_n_2\,
      Q(3 downto 1) => Q(6 downto 4),
      Q(0) => Q(2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0 => \generate_clause_modules[26].clauseModule_n_1\,
      implication_variable_ids(0) => implication_variable_ids(130),
      is_unit(0) => is_unit(26),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_4(2) => is_unit(28),
      start_implication_finder_i_4(1) => is_unit(23),
      start_implication_finder_i_4(0) => is_unit(1),
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[26].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[26].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[26].clauseModule_n_6\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[26].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[11].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[27].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized26\
     port map (
      DI(0) => \generate_clause_modules[27].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[27].clauseModule_n_4\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_117\ => \generate_clause_modules[26].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_117_0\ => \generate_clause_modules[26].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_117_1\ => \generate_clause_modules[26].clauseModule_n_6\,
      implication_variable_ids(0) => implication_variable_ids(135),
      is_unit(0) => is_unit(27),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[27].clauseModule_n_1\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[75].clauseModule_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[28].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized27\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[28].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(28),
      implication_variable_ids(0) => implication_variable_ids(140),
      is_unit(1) => is_unit(29),
      is_unit(0) => is_unit(27),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      should_update_clause_reg => \generate_clause_modules[28].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[28].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[28].clauseModule_n_6\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[28].clauseModule_n_5\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[29].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized28\
     port map (
      DI(0) => \generate_clause_modules[29].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_62\ => \generate_clause_modules[27].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[29].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_117\ => \generate_clause_modules[28].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_117_0\ => \generate_clause_modules[28].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_117_1\ => \generate_clause_modules[28].clauseModule_n_6\,
      clause_in_use_reg_0 => \generate_clause_modules[29].clauseModule_n_1\,
      implication_variable_ids(0) => implication_variable_ids(145),
      is_unit(0) => is_unit(29),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_7(2) => is_unit(64),
      start_implication_finder_i_7(1) => is_unit(27),
      start_implication_finder_i_7(0) => is_unit(12),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[29].clauseModule_n_4\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[2].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized1\
     port map (
      Q(3 downto 2) => Q(8 downto 7),
      Q(1) => Q(4),
      Q(0) => Q(2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0 => \generate_clause_modules[2].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(2),
      implication_variable_ids(1) => implication_variable_ids(13),
      implication_variable_ids(0) => implication_variable_ids(10),
      is_unit(4) => is_unit(83),
      is_unit(3) => is_unit(79),
      is_unit(2) => is_unit(73),
      is_unit(1) => is_unit(31),
      is_unit(0) => is_unit(4),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_2 => \generate_clause_modules[33].clauseModule_n_3\,
      start_implication_finder_i_2_0 => \generate_clause_modules[89].clauseModule_n_1\,
      start_implication_finder_i_2_1 => \generate_clause_modules[9].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[2].clauseModule_n_0\,
      \variable_1_id_reg[2]_0\ => \generate_clause_modules[6].clauseModule_n_1\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[2].clauseModule_n_6\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[2].clauseModule_n_5\,
      \variable_3_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[30].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized29\
     port map (
      Q(2) => Q(5),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => is_unit(30),
      implication_variable_ids(0) => implication_variable_ids(150),
      is_unit(0) => is_unit(62),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[30].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[30].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[30].clauseModule_n_1\,
      \variable_3_assignment_reg[1]_1\ => \generate_clause_modules[30].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[11].clauseModule_n_2\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[55].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[31].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized30\
     port map (
      CO(0) => \generate_clause_modules[31].clauseModule_n_4\,
      DI(2) => \generate_clause_modules[29].clauseModule_n_0\,
      DI(1) => \generate_clause_modules[27].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[25].clauseModule_n_1\,
      Q(3 downto 1) => Q(8 downto 6),
      Q(0) => Q(2),
      S(2) => \generate_clause_modules[29].clauseModule_n_5\,
      S(1) => \generate_clause_modules[27].clauseModule_n_4\,
      S(0) => \generate_clause_modules[25].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_100\(0) => \generate_clause_modules[23].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_117_0\ => \generate_clause_modules[30].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_117_1\ => \generate_clause_modules[30].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_117_2\ => \generate_clause_modules[30].clauseModule_n_5\,
      clause_in_use_reg_0(0) => \generate_clause_modules[31].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(31),
      implication_variable_ids(0) => implication_variable_ids(155),
      is_unit(1) => is_unit(32),
      is_unit(0) => is_unit(30),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[31].clauseModule_n_1\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[62].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[32].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized31\
     port map (
      \FSM_sequential_state_reg[2]_i_62\ => \generate_clause_modules[30].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_62_0\ => \generate_clause_modules[31].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(160),
      is_unit(0) => is_unit(32),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[32].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[32].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[32].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[32].clauseModule_n_6\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[32].clauseModule_n_4\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[33].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized32\
     port map (
      DI(0) => \generate_clause_modules[33].clauseModule_n_0\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[33].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_100\ => \generate_clause_modules[32].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_100_0\ => \generate_clause_modules[32].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_100_1\ => \generate_clause_modules[32].clauseModule_n_6\,
      implication_variable_ids(0) => implication_variable_ids(165),
      is_unit(0) => is_unit(33),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[8]\ => \generate_clause_modules[33].clauseModule_n_2\,
      start_implication_finder_i_9(0) => is_unit(25),
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[33].clauseModule_n_1\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[33].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[34].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized33\
     port map (
      Q(2) => Q(7),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[34].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(34),
      implication_variable_ids(0) => implication_variable_ids(170),
      is_unit(1) => is_unit(35),
      is_unit(0) => is_unit(33),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[34].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[34].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[34].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[33].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[35].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized34\
     port map (
      DI(0) => \generate_clause_modules[35].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_62\ => \generate_clause_modules[33].clauseModule_n_1\,
      Q(2) => Q(7),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[35].clauseModule_n_4\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_100\ => \generate_clause_modules[34].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_100_0\ => \generate_clause_modules[34].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_100_1\ => \generate_clause_modules[34].clauseModule_n_5\,
      implication_variable_ids(0) => implication_variable_ids(175),
      is_unit(0) => is_unit(35),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[35].clauseModule_n_3\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[33].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[36].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized35\
     port map (
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(180),
      is_unit(0) => is_unit(36),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[36].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[36].clauseModule_n_4\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[36].clauseModule_n_3\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[53].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[37].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized36\
     port map (
      DI(0) => \generate_clause_modules[37].clauseModule_n_1\,
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[37].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_100\ => \generate_clause_modules[36].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_100_0\ => \generate_clause_modules[36].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_100_1\ => \generate_clause_modules[36].clauseModule_n_4\,
      clause_in_use_reg_0(0) => \generate_clause_modules[37].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(37),
      implication_variable_ids(0) => implication_variable_ids(185),
      is_unit(1) => is_unit(38),
      is_unit(0) => is_unit(36),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[37].clauseModule_n_2\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[61].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[38].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized37\
     port map (
      \FSM_sequential_state_reg[2]_i_37\ => \generate_clause_modules[36].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_37_0\ => \generate_clause_modules[37].clauseModule_n_2\,
      Q(3 downto 2) => Q(8 downto 7),
      Q(1) => Q(4),
      Q(0) => Q(2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0 => \generate_clause_modules[38].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(38),
      implication_variable_ids(0) => implication_variable_ids(190),
      is_unit(4) => is_unit(88),
      is_unit(3) => is_unit(75),
      is_unit(2) => is_unit(71),
      is_unit(1) => is_unit(46),
      is_unit(0) => is_unit(8),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_2 => \generate_clause_modules[63].clauseModule_n_1\,
      start_implication_finder_i_2_0 => \generate_clause_modules[29].clauseModule_n_1\,
      start_implication_finder_i_2_1 => \generate_clause_modules[20].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[38].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[38].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[38].clauseModule_n_6\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[38].clauseModule_n_4\,
      \variable_3_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[6].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[39].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized38\
     port map (
      CO(0) => \generate_clause_modules[39].clauseModule_n_4\,
      DI(2) => \generate_clause_modules[37].clauseModule_n_1\,
      DI(1) => \generate_clause_modules[35].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[33].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(3 downto 2),
      S(2) => \generate_clause_modules[37].clauseModule_n_5\,
      S(1) => \generate_clause_modules[35].clauseModule_n_4\,
      S(0) => \generate_clause_modules[33].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_100_0\ => \generate_clause_modules[38].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_100_1\ => \generate_clause_modules[38].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_100_2\ => \generate_clause_modules[38].clauseModule_n_6\,
      \axi_reg4_o_reg[0]_i_83\(0) => \generate_clause_modules[31].clauseModule_n_4\,
      clause_in_use_reg_0 => \generate_clause_modules[39].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(39),
      implication_variable_ids(0) => implication_variable_ids(195),
      is_unit(4) => is_unit(76),
      is_unit(3) => is_unit(58),
      is_unit(2) => is_unit(24),
      is_unit(1) => is_unit(17),
      is_unit(0) => is_unit(3),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_2 => \generate_clause_modules[30].clauseModule_n_1\,
      start_implication_finder_i_2_0 => \generate_clause_modules[42].clauseModule_n_3\,
      start_implication_finder_i_2_1 => \generate_clause_modules[78].clauseModule_n_1\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[39].clauseModule_n_0\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[53].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[3].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized2\
     port map (
      DI(0) => \generate_clause_modules[3].clauseModule_n_0\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[3].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_168\ => \generate_clause_modules[2].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_168_0\ => \generate_clause_modules[2].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_168_1\ => \generate_clause_modules[2].clauseModule_n_6\,
      implication_variable_ids(1) => implication_variable_ids(18),
      implication_variable_ids(0) => implication_variable_ids(15),
      is_unit(0) => is_unit(3),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[3].clauseModule_n_1\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[75].clauseModule_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[40].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized39\
     port map (
      DI(0) => \generate_clause_modules[40].clauseModule_n_1\,
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[40].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_83\ => \generate_clause_modules[41].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_83_0\ => \generate_clause_modules[41].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_83_1\ => \generate_clause_modules[41].clauseModule_n_5\,
      clause_in_use_reg_0(0) => \generate_clause_modules[40].clauseModule_n_0\,
      clause_in_use_reg_1 => \generate_clause_modules[40].clauseModule_n_3\,
      clause_in_use_reg_2(0) => is_unit(40),
      implication_variable_ids(0) => implication_variable_ids(200),
      is_unit(4) => is_unit(77),
      is_unit(3) => is_unit(65),
      is_unit(2) => is_unit(45),
      is_unit(1) => is_unit(41),
      is_unit(0) => is_unit(39),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[40].clauseModule_n_2\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[57].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[41].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized40\
     port map (
      \FSM_sequential_state_reg[2]_i_37\ => \generate_clause_modules[39].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_37_0\ => \generate_clause_modules[40].clauseModule_n_2\,
      Q(2 downto 0) => Q(6 downto 4),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(205),
      is_unit(0) => is_unit(41),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[41].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[41].clauseModule_n_4\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[41].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[41].clauseModule_n_3\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[61].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[42].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized41\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0 => \generate_clause_modules[42].clauseModule_n_3\,
      implication_variable_ids(0) => implication_variable_ids(210),
      is_unit(0) => is_unit(42),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[42].clauseModule_n_2\,
      \slv_reg0_reg[4]\ => \generate_clause_modules[42].clauseModule_n_1\,
      start_implication_finder_i_8(2) => is_unit(87),
      start_implication_finder_i_8(1) => is_unit(66),
      start_implication_finder_i_8(0) => is_unit(35),
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[42].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[42].clauseModule_n_7\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[42].clauseModule_n_6\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[43].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized42\
     port map (
      DI(0) => \generate_clause_modules[43].clauseModule_n_1\,
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[43].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_83\ => \generate_clause_modules[42].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_83_0\ => \generate_clause_modules[42].clauseModule_n_6\,
      \axi_reg4_o_reg[0]_i_83_1\ => \generate_clause_modules[42].clauseModule_n_7\,
      clause_in_use_reg_0(0) => \generate_clause_modules[43].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(43),
      implication_variable_ids(0) => implication_variable_ids(215),
      is_unit(1) => is_unit(44),
      is_unit(0) => is_unit(42),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[43].clauseModule_n_2\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[57].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[44].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized43\
     port map (
      \FSM_sequential_state_reg[2]_i_37\ => \generate_clause_modules[42].clauseModule_n_7\,
      \FSM_sequential_state_reg[2]_i_37_0\ => \generate_clause_modules[43].clauseModule_n_2\,
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(220),
      is_unit(0) => is_unit(44),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[44].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[44].clauseModule_n_4\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[44].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[44].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[45].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized44\
     port map (
      DI(0) => \generate_clause_modules[45].clauseModule_n_0\,
      Q(5 downto 1) => Q(8 downto 4),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[45].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_83\ => \generate_clause_modules[44].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_83_0\ => \generate_clause_modules[44].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_83_1\ => \generate_clause_modules[44].clauseModule_n_5\,
      implication_variable_ids(0) => implication_variable_ids(225),
      is_unit(0) => is_unit(45),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[45].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[45].clauseModule_n_1\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[48].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[46].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized45\
     port map (
      Q(4) => Q(7),
      Q(3 downto 0) => Q(5 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[46].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(46),
      implication_variable_ids(0) => implication_variable_ids(230),
      is_unit(1) => is_unit(47),
      is_unit(0) => is_unit(45),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[46].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[46].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[46].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[45].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[47].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized46\
     port map (
      CO(0) => \generate_clause_modules[47].clauseModule_n_3\,
      DI(2) => \generate_clause_modules[45].clauseModule_n_0\,
      DI(1) => \generate_clause_modules[43].clauseModule_n_1\,
      DI(0) => \generate_clause_modules[40].clauseModule_n_1\,
      \FSM_sequential_state_reg[2]_i_37\ => \generate_clause_modules[45].clauseModule_n_1\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      S(2) => \generate_clause_modules[45].clauseModule_n_5\,
      S(1) => \generate_clause_modules[43].clauseModule_n_5\,
      S(0) => \generate_clause_modules[40].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_66\(0) => \generate_clause_modules[39].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_83_0\ => \generate_clause_modules[46].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_83_1\ => \generate_clause_modules[46].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_83_2\ => \generate_clause_modules[46].clauseModule_n_5\,
      implication_variable_ids(0) => implication_variable_ids(235),
      is_unit(0) => is_unit(47),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[47].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[55].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[48].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized47\
     port map (
      Q(4 downto 0) => Q(7 downto 3),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => is_unit(48),
      implication_variable_ids(0) => implication_variable_ids(240),
      is_unit(0) => is_unit(36),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[48].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[48].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[48].clauseModule_n_6\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[48].clauseModule_n_2\,
      \variable_3_assignment_reg[1]_1\ => \generate_clause_modules[48].clauseModule_n_5\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[42].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[49].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized48\
     port map (
      DI(0) => \generate_clause_modules[49].clauseModule_n_1\,
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[49].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_66\ => \generate_clause_modules[48].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_66_0\ => \generate_clause_modules[48].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_66_1\ => \generate_clause_modules[48].clauseModule_n_6\,
      clause_in_use_reg_0(0) => \generate_clause_modules[49].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(49),
      implication_variable_ids(0) => implication_variable_ids(245),
      is_unit(1) => is_unit(50),
      is_unit(0) => is_unit(48),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[49].clauseModule_n_2\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[61].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[4].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized3\
     port map (
      Q(4 downto 0) => Q(6 downto 2),
      S(0) => \generate_clause_modules[4].clauseModule_n_1\,
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => is_unit(4),
      implication_variable_ids(1) => implication_variable_ids(23),
      implication_variable_ids(0) => implication_variable_ids(20),
      is_unit(1) => is_unit(5),
      is_unit(0) => is_unit(3),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[5]\ => \generate_clause_modules[4].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[4].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[4].clauseModule_n_7\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[4].clauseModule_n_6\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[11].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[50].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized49\
     port map (
      \FSM_sequential_state_reg[2]_i_20\ => \generate_clause_modules[48].clauseModule_n_6\,
      \FSM_sequential_state_reg[2]_i_20_0\ => \generate_clause_modules[49].clauseModule_n_2\,
      Q(3 downto 0) => Q(7 downto 4),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0 => \generate_clause_modules[50].clauseModule_n_1\,
      implication_variable_ids(0) => implication_variable_ids(250),
      is_unit(0) => is_unit(50),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_5(2) => is_unit(90),
      start_implication_finder_i_5(1) => is_unit(85),
      start_implication_finder_i_5(0) => is_unit(14),
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[50].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[50].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[50].clauseModule_n_6\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[50].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[42].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[51].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized50\
     port map (
      DI(0) => \generate_clause_modules[51].clauseModule_n_0\,
      Q(3 downto 2) => Q(8 downto 7),
      Q(1 downto 0) => Q(5 downto 4),
      S(0) => \generate_clause_modules[51].clauseModule_n_4\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_66\ => \generate_clause_modules[50].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_66_0\ => \generate_clause_modules[50].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_66_1\ => \generate_clause_modules[50].clauseModule_n_6\,
      implication_variable_ids(0) => implication_variable_ids(255),
      is_unit(0) => is_unit(51),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[2]_0\ => \generate_clause_modules[59].clauseModule_n_1\,
      \variable_1_id_reg[2]_1\ => \generate_clause_modules[20].clauseModule_n_1\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[51].clauseModule_n_1\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[52].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized51\
     port map (
      Q(3 downto 2) => Q(8 downto 7),
      Q(1) => Q(4),
      Q(0) => Q(2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[52].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(52),
      implication_variable_ids(0) => implication_variable_ids(260),
      is_unit(1) => is_unit(53),
      is_unit(0) => is_unit(51),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[52].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[52].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[52].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[20].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[4].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[53].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized52\
     port map (
      DI(0) => \generate_clause_modules[53].clauseModule_n_0\,
      \FSM_sequential_state_reg[0]\ => \generate_clause_modules[53].clauseModule_n_7\,
      \FSM_sequential_state_reg[2]_i_20\ => \generate_clause_modules[51].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[53].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_66\ => \generate_clause_modules[52].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_66_0\ => \generate_clause_modules[52].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_66_1\ => \generate_clause_modules[52].clauseModule_n_5\,
      clause_in_use_reg_0(0) => is_unit(53),
      implication_variable_ids(0) => implication_variable_ids(265),
      is_unit(4) => is_unit(80),
      is_unit(3) => is_unit(69),
      is_unit(2) => is_unit(54),
      is_unit(1) => is_unit(19),
      is_unit(0) => is_unit(7),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      should_update_clause_reg => \generate_clause_modules[53].clauseModule_n_1\,
      start_implication_finder_i_2_0 => \generate_clause_modules[48].clauseModule_n_2\,
      start_implication_finder_i_2_1 => \generate_clause_modules[26].clauseModule_n_1\,
      start_implication_finder_i_2_2 => \generate_clause_modules[5].clauseModule_n_1\,
      start_implication_finder_reg => \generate_clause_modules[81].clauseModule_n_3\,
      start_implication_finder_reg_0 => \generate_clause_modules[6].clauseModule_n_2\,
      start_implication_finder_reg_1 => \generate_clause_modules[38].clauseModule_n_1\,
      start_implication_finder_reg_2 => \generate_clause_modules[39].clauseModule_n_1\,
      start_implication_finder_reg_3 => \generate_clause_modules[2].clauseModule_n_1\,
      start_implication_finder_reg_4 => \generate_clause_modules[11].clauseModule_n_6\,
      start_implication_finder_reg_5 => start_implication_finder_reg_n_0,
      state0 => state0,
      \state__0\(0) => \state__0\(0),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[53].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[54].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized53\
     port map (
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(270),
      is_unit(0) => is_unit(54),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[54].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[54].clauseModule_n_4\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[54].clauseModule_n_3\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[53].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[55].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized54\
     port map (
      CO(0) => \generate_clause_modules[55].clauseModule_n_6\,
      DI(2) => \generate_clause_modules[53].clauseModule_n_0\,
      DI(1) => \generate_clause_modules[51].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[49].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(2) => \generate_clause_modules[53].clauseModule_n_6\,
      S(1) => \generate_clause_modules[51].clauseModule_n_4\,
      S(0) => \generate_clause_modules[49].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_45\(0) => \generate_clause_modules[47].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_66_0\ => \generate_clause_modules[54].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_66_1\ => \generate_clause_modules[54].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_66_2\ => \generate_clause_modules[54].clauseModule_n_4\,
      clause_in_use_reg_0(0) => \generate_clause_modules[55].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(55),
      implication_variable_ids(0) => implication_variable_ids(275),
      is_unit(1) => is_unit(56),
      is_unit(0) => is_unit(54),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[55].clauseModule_n_2\,
      \slv_reg0_reg[4]\ => \generate_clause_modules[55].clauseModule_n_3\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[55].clauseModule_n_1\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[56].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized55\
     port map (
      \FSM_sequential_state_reg[2]_i_20\ => \generate_clause_modules[54].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_20_0\ => \generate_clause_modules[55].clauseModule_n_1\,
      Q(4 downto 0) => Q(7 downto 3),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(280),
      is_unit(0) => is_unit(56),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[56].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[56].clauseModule_n_4\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[56].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[56].clauseModule_n_3\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[12].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[57].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized56\
     port map (
      DI(0) => \generate_clause_modules[57].clauseModule_n_0\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[57].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_45\ => \generate_clause_modules[56].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_45_0\ => \generate_clause_modules[56].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_45_1\ => \generate_clause_modules[56].clauseModule_n_5\,
      implication_variable_ids(0) => implication_variable_ids(285),
      is_unit(0) => is_unit(57),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      should_update_clause_reg => \generate_clause_modules[57].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[57].clauseModule_n_1\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[58].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized57\
     port map (
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[58].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(58),
      implication_variable_ids(0) => implication_variable_ids(290),
      is_unit(1) => is_unit(59),
      is_unit(0) => is_unit(57),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[58].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[58].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[58].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[57].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[59].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized58\
     port map (
      DI(0) => \generate_clause_modules[59].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_20\ => \generate_clause_modules[57].clauseModule_n_1\,
      Q(5 downto 4) => Q(8 downto 7),
      Q(3 downto 0) => Q(5 downto 2),
      S(0) => \generate_clause_modules[59].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_45\ => \generate_clause_modules[58].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_45_0\ => \generate_clause_modules[58].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_45_1\ => \generate_clause_modules[58].clauseModule_n_5\,
      implication_variable_ids(0) => implication_variable_ids(295),
      is_unit(0) => is_unit(59),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[59].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[59].clauseModule_n_4\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[20].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[5].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized4\
     port map (
      DI(0) => \generate_clause_modules[5].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_120\ => \generate_clause_modules[3].clauseModule_n_1\,
      Q(2) => Q(7),
      Q(1) => Q(4),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[5].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_168\ => \generate_clause_modules[4].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_168_0\ => \generate_clause_modules[4].clauseModule_n_6\,
      \axi_reg4_o_reg[0]_i_168_1\ => \generate_clause_modules[4].clauseModule_n_7\,
      clause_in_use_reg_0 => \generate_clause_modules[5].clauseModule_n_1\,
      implication_variable_ids(1) => implication_variable_ids(28),
      implication_variable_ids(0) => implication_variable_ids(25),
      is_unit(0) => is_unit(5),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_4(2) => is_unit(74),
      start_implication_finder_i_4(1) => is_unit(56),
      start_implication_finder_i_4(0) => is_unit(37),
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      variable_2_polarity_reg_0(0) => \generate_clause_modules[5].clauseModule_n_5\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[45].clauseModule_n_2\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[4].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[60].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized59\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => is_unit(60),
      implication_variable_ids(0) => implication_variable_ids(300),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[60].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[60].clauseModule_n_4\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[60].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[61].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized60\
     port map (
      DI(0) => \generate_clause_modules[61].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[61].clauseModule_n_7\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_45\ => \generate_clause_modules[60].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_45_0\ => \generate_clause_modules[60].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_45_1\ => \generate_clause_modules[60].clauseModule_n_4\,
      clause_in_use_reg_0(0) => \generate_clause_modules[61].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(61),
      implication_variable_ids(0) => implication_variable_ids(305),
      is_unit(2) => is_unit(62),
      is_unit(1) => is_unit(60),
      is_unit(0) => is_unit(32),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[61].clauseModule_n_3\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[61].clauseModule_n_2\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[61].clauseModule_n_4\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[62].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized61\
     port map (
      \FSM_sequential_state_reg[2]_i_11\ => \generate_clause_modules[60].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_11_0\ => \generate_clause_modules[61].clauseModule_n_2\,
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(310),
      is_unit(0) => is_unit(62),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[5]\ => \generate_clause_modules[62].clauseModule_n_1\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[62].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[62].clauseModule_n_5\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[62].clauseModule_n_6\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[62].clauseModule_n_4\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[63].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized62\
     port map (
      CO(0) => \generate_clause_modules[63].clauseModule_n_4\,
      DI(2) => \generate_clause_modules[61].clauseModule_n_1\,
      DI(1) => \generate_clause_modules[59].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[57].clauseModule_n_0\,
      Q(3 downto 1) => Q(8 downto 6),
      Q(0) => Q(2),
      S(2) => \generate_clause_modules[61].clauseModule_n_7\,
      S(1) => \generate_clause_modules[59].clauseModule_n_5\,
      S(0) => \generate_clause_modules[57].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_22\(0) => \generate_clause_modules[55].clauseModule_n_6\,
      \axi_reg4_o_reg[0]_i_45_0\ => \generate_clause_modules[62].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_45_1\ => \generate_clause_modules[62].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_45_2\ => \generate_clause_modules[62].clauseModule_n_6\,
      implication_variable_ids(0) => implication_variable_ids(315),
      is_unit(0) => is_unit(63),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_7(0) => is_unit(52),
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[63].clauseModule_n_0\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[63].clauseModule_n_1\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[62].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[64].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized63\
     port map (
      Q(2 downto 1) => Q(8 downto 7),
      Q(0) => Q(2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[64].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(64),
      implication_variable_ids(0) => implication_variable_ids(320),
      is_unit(1) => is_unit(65),
      is_unit(0) => is_unit(63),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[64].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[64].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[64].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[32].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[65].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized64\
     port map (
      DI(0) => \generate_clause_modules[65].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_11\ => \generate_clause_modules[63].clauseModule_n_0\,
      Q(2 downto 1) => Q(8 downto 7),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[65].clauseModule_n_4\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_22\ => \generate_clause_modules[64].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_22_0\ => \generate_clause_modules[64].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_22_1\ => \generate_clause_modules[64].clauseModule_n_5\,
      implication_variable_ids(0) => implication_variable_ids(325),
      is_unit(0) => is_unit(65),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[65].clauseModule_n_3\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[32].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[66].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized65\
     port map (
      Q(3 downto 2) => Q(8 downto 7),
      Q(1) => Q(4),
      Q(0) => Q(2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => is_unit(66),
      implication_variable_ids(0) => implication_variable_ids(330),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[66].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[66].clauseModule_n_4\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[66].clauseModule_n_3\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[6].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[67].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized66\
     port map (
      DI(0) => \generate_clause_modules[67].clauseModule_n_1\,
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(4 downto 3),
      S(0) => \generate_clause_modules[67].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_22\ => \generate_clause_modules[66].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_22_0\ => \generate_clause_modules[66].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_22_1\ => \generate_clause_modules[66].clauseModule_n_4\,
      clause_in_use_reg_0(0) => \generate_clause_modules[67].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(67),
      implication_variable_ids(0) => implication_variable_ids(335),
      is_unit(1) => is_unit(68),
      is_unit(0) => is_unit(66),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[67].clauseModule_n_2\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[21].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[68].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized67\
     port map (
      \FSM_sequential_state_reg[2]_i_11\ => \generate_clause_modules[66].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_11_0\ => \generate_clause_modules[67].clauseModule_n_2\,
      Q(4 downto 2) => Q(7 downto 5),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(340),
      is_unit(0) => is_unit(68),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[68].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[68].clauseModule_n_4\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[68].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[68].clauseModule_n_3\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[86].clauseModule_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[69].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized68\
     port map (
      DI(0) => \generate_clause_modules[69].clauseModule_n_0\,
      Q(2) => Q(7),
      Q(1) => Q(5),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[69].clauseModule_n_4\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_22\ => \generate_clause_modules[68].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_22_0\ => \generate_clause_modules[68].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_22_1\ => \generate_clause_modules[68].clauseModule_n_5\,
      implication_variable_ids(0) => implication_variable_ids(345),
      is_unit(0) => is_unit(69),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[69].clauseModule_n_1\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[76].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[6].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized5\
     port map (
      \FSM_sequential_state_reg[2]_i_120\ => \generate_clause_modules[7].clauseModule_n_1\,
      \FSM_sequential_state_reg[2]_i_120_0\ => \generate_clause_modules[8].clauseModule_n_5\,
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => is_unit(6),
      implication_variable_ids(1) => implication_variable_ids(33),
      implication_variable_ids(0) => implication_variable_ids(30),
      is_unit(5) => is_unit(84),
      is_unit(4) => is_unit(82),
      is_unit(3) => is_unit(47),
      is_unit(2) => is_unit(41),
      is_unit(1) => is_unit(16),
      is_unit(0) => is_unit(0),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[6]\ => \generate_clause_modules[6].clauseModule_n_1\,
      start_implication_finder_i_2 => \generate_clause_modules[10].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[6].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\(0) => \generate_clause_modules[6].clauseModule_n_7\,
      \variable_2_assignment_reg[1]_1\ => \generate_clause_modules[6].clauseModule_n_8\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[6].clauseModule_n_2\,
      \variable_3_assignment_reg[1]_1\ => \generate_clause_modules[6].clauseModule_n_6\,
      \variable_3_assignment_reg[1]_2\ => implicationSelector_n_7,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[70].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized69\
     port map (
      Q(3 downto 2) => Q(8 downto 7),
      Q(1) => Q(4),
      Q(0) => Q(2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[70].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(70),
      implication_variable_ids(0) => implication_variable_ids(350),
      is_unit(1) => is_unit(71),
      is_unit(0) => is_unit(69),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[70].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[70].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[70].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[6].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[71].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized70\
     port map (
      CO(0) => \generate_clause_modules[71].clauseModule_n_3\,
      DI(2) => \generate_clause_modules[69].clauseModule_n_0\,
      DI(1) => \generate_clause_modules[67].clauseModule_n_1\,
      DI(0) => \generate_clause_modules[65].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_11\ => \generate_clause_modules[69].clauseModule_n_1\,
      Q(2 downto 0) => Q(6 downto 4),
      S(2) => \generate_clause_modules[69].clauseModule_n_4\,
      S(1) => \generate_clause_modules[67].clauseModule_n_5\,
      S(0) => \generate_clause_modules[65].clauseModule_n_4\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_22_0\ => \generate_clause_modules[70].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_22_1\ => \generate_clause_modules[70].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_22_2\ => \generate_clause_modules[70].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_8\(0) => \generate_clause_modules[63].clauseModule_n_4\,
      implication_variable_ids(0) => implication_variable_ids(355),
      is_unit(0) => is_unit(71),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[71].clauseModule_n_2\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[59].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[81].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[72].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized71\
     port map (
      DI(0) => \generate_clause_modules[72].clauseModule_n_0\,
      Q(2 downto 1) => Q(6 downto 5),
      Q(0) => Q(3),
      S(0) => \generate_clause_modules[72].clauseModule_n_4\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_8\ => \generate_clause_modules[73].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_8_0\ => \generate_clause_modules[73].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_8_1\ => \generate_clause_modules[73].clauseModule_n_5\,
      implication_variable_ids(0) => implication_variable_ids(360),
      is_unit(0) => is_unit(72),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[72].clauseModule_n_1\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[0].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[81].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[73].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized72\
     port map (
      Q(3) => Q(8),
      Q(2 downto 0) => Q(6 downto 4),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[73].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(73),
      implication_variable_ids(0) => implication_variable_ids(365),
      is_unit(1) => is_unit(74),
      is_unit(0) => is_unit(72),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[73].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[73].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[73].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[25].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[74].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized73\
     port map (
      \FSM_sequential_state_reg[2]_i_7\ => \generate_clause_modules[73].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_7_0\ => \generate_clause_modules[72].clauseModule_n_1\,
      Q(3) => Q(8),
      Q(2) => Q(6),
      Q(1 downto 0) => Q(4 downto 3),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(370),
      is_unit(0) => is_unit(74),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[74].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[74].clauseModule_n_4\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[74].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[74].clauseModule_n_3\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[28].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[75].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized74\
     port map (
      DI(0) => \generate_clause_modules[75].clauseModule_n_1\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[75].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_8\ => \generate_clause_modules[74].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_8_0\ => \generate_clause_modules[74].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_8_1\ => \generate_clause_modules[74].clauseModule_n_5\,
      implication_variable_ids(0) => implication_variable_ids(375),
      is_unit(0) => is_unit(75),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[2]\ => \generate_clause_modules[75].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[75].clauseModule_n_2\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[76].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized75\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[76].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(76),
      implication_variable_ids(0) => implication_variable_ids(380),
      is_unit(1) => is_unit(77),
      is_unit(0) => is_unit(75),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[3]\ => \generate_clause_modules[76].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[76].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[76].clauseModule_n_6\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[76].clauseModule_n_5\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[77].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized76\
     port map (
      DI(0) => \generate_clause_modules[77].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_7\ => \generate_clause_modules[75].clauseModule_n_2\,
      Q(2) => Q(7),
      Q(1) => Q(5),
      Q(0) => Q(2),
      S(0) => \generate_clause_modules[77].clauseModule_n_4\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_8\ => \generate_clause_modules[76].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_8_0\ => \generate_clause_modules[76].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_8_1\ => \generate_clause_modules[76].clauseModule_n_6\,
      implication_variable_ids(0) => implication_variable_ids(385),
      is_unit(0) => is_unit(77),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[77].clauseModule_n_3\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[76].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[78].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized77\
     port map (
      Q(3 downto 1) => Q(6 downto 4),
      Q(0) => Q(2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0 => \generate_clause_modules[78].clauseModule_n_1\,
      implication_variable_ids(0) => implication_variable_ids(390),
      is_unit(0) => is_unit(78),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_8(2) => is_unit(59),
      start_implication_finder_i_8(1) => is_unit(49),
      start_implication_finder_i_8(0) => is_unit(13),
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[78].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[78].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[78].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[81].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[79].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized78\
     port map (
      CO(0) => \generate_clause_modules[79].clauseModule_n_4\,
      DI(2) => \generate_clause_modules[77].clauseModule_n_0\,
      DI(1) => \generate_clause_modules[75].clauseModule_n_1\,
      DI(0) => \generate_clause_modules[72].clauseModule_n_0\,
      Q(3 downto 1) => Q(6 downto 4),
      Q(0) => Q(2),
      S(2) => \generate_clause_modules[77].clauseModule_n_4\,
      S(1) => \generate_clause_modules[75].clauseModule_n_5\,
      S(0) => \generate_clause_modules[72].clauseModule_n_4\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_3\(0) => \generate_clause_modules[71].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_8_0\ => \generate_clause_modules[78].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_8_1\ => \generate_clause_modules[78].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_8_2\ => \generate_clause_modules[78].clauseModule_n_5\,
      clause_in_use_reg_0(0) => \generate_clause_modules[79].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(79),
      implication_variable_ids(0) => implication_variable_ids(395),
      is_unit(1) => is_unit(80),
      is_unit(0) => is_unit(78),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[79].clauseModule_n_1\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[81].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[7].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized6\
     port map (
      DI(2) => \generate_clause_modules[5].clauseModule_n_0\,
      DI(1) => \generate_clause_modules[3].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[1].clauseModule_n_1\,
      Q(2 downto 0) => Q(6 downto 4),
      S(0) => \generate_clause_modules[7].clauseModule_n_0\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_151\(2) => \generate_clause_modules[5].clauseModule_n_6\,
      \axi_reg4_o_reg[0]_i_151\(1) => \generate_clause_modules[3].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_151\(0) => \generate_clause_modules[1].clauseModule_n_6\,
      \axi_reg4_o_reg[0]_i_168_0\ => \generate_clause_modules[6].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_168_1\ => \generate_clause_modules[6].clauseModule_n_6\,
      \axi_reg4_o_reg[0]_i_168_2\ => \generate_clause_modules[6].clauseModule_n_8\,
      clause_in_use_reg_0(0) => is_unit(7),
      implication_variable_ids(1) => implication_variable_ids(38),
      implication_variable_ids(0) => implication_variable_ids(35),
      is_unit(1) => is_unit(8),
      is_unit(0) => is_unit(6),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[7].clauseModule_n_5\,
      \variable_1_id_reg[2]_0\ => \generate_clause_modules[11].clauseModule_n_2\,
      \variable_1_id_reg[2]_1\ => \generate_clause_modules[59].clauseModule_n_1\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[7].clauseModule_n_1\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[80].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized79\
     port map (
      \FSM_sequential_state_reg[2]_i_7\ => \generate_clause_modules[78].clauseModule_n_5\,
      \FSM_sequential_state_reg[2]_i_7_0\ => \generate_clause_modules[79].clauseModule_n_1\,
      Q(3 downto 2) => Q(8 downto 7),
      Q(1) => Q(5),
      Q(0) => Q(3),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(400),
      is_unit(0) => is_unit(80),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[80].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\(0) => \generate_clause_modules[80].clauseModule_n_4\,
      \variable_1_assignment_reg[1]_2\ => \generate_clause_modules[80].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[80].clauseModule_n_3\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[0].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[20].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[81].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized80\
     port map (
      DI(0) => \generate_clause_modules[81].clauseModule_n_0\,
      Q(5 downto 4) => Q(8 downto 7),
      Q(3 downto 0) => Q(5 downto 2),
      S(0) => \generate_clause_modules[81].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_3\ => \generate_clause_modules[80].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_3_0\ => \generate_clause_modules[80].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_3_1\ => \generate_clause_modules[80].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[81].clauseModule_n_3\,
      clause_in_use_reg_1(0) => is_unit(81),
      implication_variable_ids(0) => implication_variable_ids(405),
      is_unit(4) => is_unit(72),
      is_unit(3) => is_unit(68),
      is_unit(2) => is_unit(55),
      is_unit(1) => is_unit(44),
      is_unit(0) => is_unit(11),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[7]\ => \generate_clause_modules[81].clauseModule_n_2\,
      start_implication_finder_i_2 => \generate_clause_modules[61].clauseModule_n_4\,
      start_implication_finder_i_2_0 => \generate_clause_modules[40].clauseModule_n_3\,
      start_implication_finder_i_2_1 => \generate_clause_modules[50].clauseModule_n_1\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[81].clauseModule_n_1\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[20].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[82].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized81\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[82].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(82),
      implication_variable_ids(0) => implication_variable_ids(410),
      is_unit(1) => is_unit(83),
      is_unit(0) => is_unit(81),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \slv_reg0_reg[5]\ => \generate_clause_modules[82].clauseModule_n_2\,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[82].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[82].clauseModule_n_6\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[82].clauseModule_n_5\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[83].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized82\
     port map (
      DI(0) => \generate_clause_modules[83].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_7\ => \generate_clause_modules[81].clauseModule_n_1\,
      Q(3 downto 2) => Q(8 downto 7),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[83].clauseModule_n_4\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_3\ => \generate_clause_modules[82].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_3_0\ => \generate_clause_modules[82].clauseModule_n_5\,
      \axi_reg4_o_reg[0]_i_3_1\ => \generate_clause_modules[82].clauseModule_n_6\,
      implication_variable_ids(0) => implication_variable_ids(415),
      is_unit(0) => is_unit(83),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[83].clauseModule_n_3\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[82].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[84].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized83\
     port map (
      Q(3 downto 2) => Q(8 downto 7),
      Q(1) => Q(4),
      Q(0) => Q(2),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(0) => implication_variable_ids(420),
      is_unit(0) => is_unit(84),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[84].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[84].clauseModule_n_4\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[84].clauseModule_n_3\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[20].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[4].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[85].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized84\
     port map (
      DI(0) => \generate_clause_modules[85].clauseModule_n_1\,
      Q(4 downto 2) => Q(7 downto 5),
      Q(1 downto 0) => Q(3 downto 2),
      S(0) => \generate_clause_modules[85].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_3\ => \generate_clause_modules[84].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_3_0\ => \generate_clause_modules[84].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_3_1\ => \generate_clause_modules[84].clauseModule_n_4\,
      clause_in_use_reg_0(0) => \generate_clause_modules[85].clauseModule_n_0\,
      clause_in_use_reg_1(0) => is_unit(85),
      implication_variable_ids(0) => implication_variable_ids(425),
      is_unit(1) => is_unit(86),
      is_unit(0) => is_unit(84),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      variable_1_polarity_reg_0 => \generate_clause_modules[85].clauseModule_n_2\,
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[86].clauseModule_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[86].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized85\
     port map (
      CO(0) => \generate_clause_modules[86].clauseModule_n_4\,
      DI(2) => \generate_clause_modules[85].clauseModule_n_1\,
      DI(1) => \generate_clause_modules[83].clauseModule_n_0\,
      DI(0) => \generate_clause_modules[81].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_4\ => \generate_clause_modules[84].clauseModule_n_4\,
      \FSM_sequential_state_reg[2]_i_4_0\ => \generate_clause_modules[85].clauseModule_n_2\,
      Q(6 downto 0) => Q(8 downto 2),
      S(2) => \generate_clause_modules[85].clauseModule_n_5\,
      S(1) => \generate_clause_modules[83].clauseModule_n_4\,
      S(0) => \generate_clause_modules[81].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_2\(0) => \generate_clause_modules[79].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_3_0\ => \generate_clause_modules[87].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_3_1\ => \generate_clause_modules[87].clauseModule_n_3\,
      \axi_reg4_o_reg[0]_i_3_2\ => \generate_clause_modules[87].clauseModule_n_4\,
      implication_variable_ids(0) => implication_variable_ids(430),
      is_unit(0) => is_unit(86),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      should_update_clause_reg => \generate_clause_modules[86].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[86].clauseModule_n_3\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[87].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized86\
     port map (
      Q(6 downto 0) => Q(8 downto 2),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => is_unit(87),
      implication_variable_ids(0) => implication_variable_ids(435),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[87].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[87].clauseModule_n_4\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[87].clauseModule_n_3\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[88].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized87\
     port map (
      Q(3 downto 0) => Q(8 downto 5),
      SR(0) => \^s01_axi_aresetn_0\,
      clause_in_use_reg_0(0) => \generate_clause_modules[88].clauseModule_n_1\,
      clause_in_use_reg_1(0) => is_unit(88),
      implication_variable_ids(0) => implication_variable_ids(440),
      is_unit(1) => is_unit(89),
      is_unit(0) => is_unit(87),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[88].clauseModule_n_0\,
      \variable_1_assignment_reg[1]_1\ => \generate_clause_modules[88].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[88].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[48].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[0].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[89].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized88\
     port map (
      DI(0) => \generate_clause_modules[89].clauseModule_n_0\,
      \FSM_sequential_state_reg[2]_i_4\ => \generate_clause_modules[87].clauseModule_n_4\,
      Q(3) => Q(8),
      Q(2 downto 0) => Q(5 downto 3),
      S(0) => \generate_clause_modules[89].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_2\ => \generate_clause_modules[88].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_2_0\ => \generate_clause_modules[88].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_2_1\ => \generate_clause_modules[88].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[89].clauseModule_n_1\,
      implication_variable_ids(0) => implication_variable_ids(445),
      is_unit(0) => is_unit(89),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_9(2) => is_unit(51),
      start_implication_finder_i_9(1) => is_unit(43),
      start_implication_finder_i_9(0) => is_unit(21),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[89].clauseModule_n_4\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[17].clauseModule_n_0\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[8].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized7\
     port map (
      Q(2 downto 1) => Q(6 downto 5),
      Q(0) => Q(3),
      SR(0) => \^s01_axi_aresetn_0\,
      implication_variable_ids(1) => implication_variable_ids(43),
      implication_variable_ids(0) => implication_variable_ids(40),
      is_unit(0) => is_unit(8),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \variable_1_assignment_reg[1]_0\ => \generate_clause_modules[8].clauseModule_n_0\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[8].clauseModule_n_5\,
      \variable_2_assignment_reg[1]_1\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => \generate_clause_modules[8].clauseModule_n_4\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[0].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[11].clauseModule_n_2\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[90].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized89\
     port map (
      CO(0) => in3,
      D(0) => \^d\(0),
      DI(0) => \generate_clause_modules[89].clauseModule_n_0\,
      \FSM_sequential_state_reg[0]\ => \generate_clause_modules[90].clauseModule_n_1\,
      Q(3 downto 0) => Q(8 downto 5),
      S(0) => \generate_clause_modules[89].clauseModule_n_5\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]\ => implicationSelector_n_5,
      \axi_reg4_o_reg[0]_0\(0) => \generate_clause_modules[86].clauseModule_n_4\,
      clause_in_use_reg_0(0) => is_unit(90),
      implication_variable_ids(0) => implication_variable_ids(450),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      \state__0\(2 downto 0) => \state__0\(2 downto 0),
      \variable_1_assignment_reg[1]_0\(0) => \generate_clause_modules[90].clauseModule_n_5\,
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\(0) => \generate_clause_modules[90].clauseModule_n_0\,
      \variable_3_id_reg[0]_0\ => \generate_clause_modules[18].clauseModule_n_1\,
      \variable_3_id_reg[0]_1\ => \generate_clause_modules[0].clauseModule_n_1\,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
\generate_clause_modules[9].clauseModule\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ClauseModule__parameterized8\
     port map (
      DI(0) => \generate_clause_modules[9].clauseModule_n_0\,
      Q(6 downto 0) => Q(8 downto 2),
      S(0) => \generate_clause_modules[9].clauseModule_n_6\,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[0]_i_151\ => \generate_clause_modules[8].clauseModule_n_0\,
      \axi_reg4_o_reg[0]_i_151_0\ => \generate_clause_modules[8].clauseModule_n_4\,
      \axi_reg4_o_reg[0]_i_151_1\ => \generate_clause_modules[8].clauseModule_n_5\,
      clause_in_use_reg_0 => \generate_clause_modules[9].clauseModule_n_2\,
      implication_variable_ids(1) => implication_variable_ids(48),
      implication_variable_ids(0) => implication_variable_ids(45),
      is_unit(0) => is_unit(9),
      op_code_read => op_code_read,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      start_implication_finder_i_9(2) => is_unit(86),
      start_implication_finder_i_9(1) => is_unit(67),
      start_implication_finder_i_9(0) => is_unit(15),
      \variable_1_id_reg[4]_0\(5 downto 0) => \variable_1_id_reg[4]\(5 downto 0),
      \variable_2_assignment_reg[1]_0\ => \generate_clause_modules[9].clauseModule_n_1\,
      \variable_2_id_reg[4]_0\(5 downto 0) => \variable_2_id_reg[4]\(5 downto 0),
      \variable_3_assignment_reg[1]_0\ => implicationSelector_n_7,
      \variable_3_id_reg[4]_0\(5 downto 0) => \variable_3_id_reg[4]\(5 downto 0)
    );
implicationSelector: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ImplicationSelector
     port map (
      CO(0) => \generate_clause_modules[10].clauseModule_n_1\,
      D(1 downto 0) => \^d\(2 downto 1),
      \FSM_sequential_state_reg[0]\ => implicationSelector_n_2,
      \FSM_sequential_state_reg[1]\ => implicationSelector_n_4,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_2_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \FSM_sequential_state[2]_i_5_n_0\,
      \FSM_sequential_state_reg[2]\ => implicationSelector_n_1,
      \FSM_sequential_state_reg[2]_0\ => implicationSelector_n_3,
      \FSM_sequential_state_reg[2]_1\ => implicationSelector_n_6,
      FSM_sequential_state_reg_0 => start_implication_finder_reg_n_0,
      SR(0) => \^s01_axi_aresetn_0\,
      \axi_reg4_o_reg[2]\ => \generate_clause_modules[11].clauseModule_n_7\,
      \axi_reg5_o_reg[1]\ => \axi_reg5_o[1]_i_2_n_0\,
      impl_found_reg_0 => implicationSelector_n_5,
      \implication_variable_id_reg[0]_0\ => implicationSelector_n_8,
      implication_variable_ids(115) => implication_variable_ids(450),
      implication_variable_ids(114) => implication_variable_ids(445),
      implication_variable_ids(113) => implication_variable_ids(440),
      implication_variable_ids(112) => implication_variable_ids(435),
      implication_variable_ids(111) => implication_variable_ids(430),
      implication_variable_ids(110) => implication_variable_ids(425),
      implication_variable_ids(109) => implication_variable_ids(420),
      implication_variable_ids(108) => implication_variable_ids(415),
      implication_variable_ids(107) => implication_variable_ids(410),
      implication_variable_ids(106) => implication_variable_ids(405),
      implication_variable_ids(105) => implication_variable_ids(400),
      implication_variable_ids(104) => implication_variable_ids(395),
      implication_variable_ids(103) => implication_variable_ids(390),
      implication_variable_ids(102) => implication_variable_ids(385),
      implication_variable_ids(101) => implication_variable_ids(380),
      implication_variable_ids(100) => implication_variable_ids(375),
      implication_variable_ids(99) => implication_variable_ids(370),
      implication_variable_ids(98) => implication_variable_ids(365),
      implication_variable_ids(97) => implication_variable_ids(360),
      implication_variable_ids(96) => implication_variable_ids(355),
      implication_variable_ids(95) => implication_variable_ids(350),
      implication_variable_ids(94) => implication_variable_ids(345),
      implication_variable_ids(93) => implication_variable_ids(340),
      implication_variable_ids(92) => implication_variable_ids(335),
      implication_variable_ids(91) => implication_variable_ids(330),
      implication_variable_ids(90) => implication_variable_ids(325),
      implication_variable_ids(89) => implication_variable_ids(320),
      implication_variable_ids(88) => implication_variable_ids(315),
      implication_variable_ids(87) => implication_variable_ids(310),
      implication_variable_ids(86) => implication_variable_ids(305),
      implication_variable_ids(85) => implication_variable_ids(300),
      implication_variable_ids(84) => implication_variable_ids(295),
      implication_variable_ids(83) => implication_variable_ids(290),
      implication_variable_ids(82) => implication_variable_ids(285),
      implication_variable_ids(81) => implication_variable_ids(280),
      implication_variable_ids(80) => implication_variable_ids(275),
      implication_variable_ids(79) => implication_variable_ids(270),
      implication_variable_ids(78) => implication_variable_ids(265),
      implication_variable_ids(77) => implication_variable_ids(260),
      implication_variable_ids(76) => implication_variable_ids(255),
      implication_variable_ids(75) => implication_variable_ids(250),
      implication_variable_ids(74) => implication_variable_ids(245),
      implication_variable_ids(73) => implication_variable_ids(240),
      implication_variable_ids(72) => implication_variable_ids(235),
      implication_variable_ids(71) => implication_variable_ids(230),
      implication_variable_ids(70) => implication_variable_ids(225),
      implication_variable_ids(69) => implication_variable_ids(220),
      implication_variable_ids(68) => implication_variable_ids(215),
      implication_variable_ids(67) => implication_variable_ids(210),
      implication_variable_ids(66) => implication_variable_ids(205),
      implication_variable_ids(65) => implication_variable_ids(200),
      implication_variable_ids(64) => implication_variable_ids(195),
      implication_variable_ids(63) => implication_variable_ids(190),
      implication_variable_ids(62) => implication_variable_ids(185),
      implication_variable_ids(61) => implication_variable_ids(180),
      implication_variable_ids(60) => implication_variable_ids(175),
      implication_variable_ids(59) => implication_variable_ids(170),
      implication_variable_ids(58) => implication_variable_ids(165),
      implication_variable_ids(57) => implication_variable_ids(160),
      implication_variable_ids(56) => implication_variable_ids(155),
      implication_variable_ids(55) => implication_variable_ids(150),
      implication_variable_ids(54) => implication_variable_ids(145),
      implication_variable_ids(53) => implication_variable_ids(140),
      implication_variable_ids(52) => implication_variable_ids(135),
      implication_variable_ids(51) => implication_variable_ids(130),
      implication_variable_ids(50) => implication_variable_ids(125),
      implication_variable_ids(49) => implication_variable_ids(123),
      implication_variable_ids(48) => implication_variable_ids(120),
      implication_variable_ids(47) => implication_variable_ids(118),
      implication_variable_ids(46) => implication_variable_ids(115),
      implication_variable_ids(45) => implication_variable_ids(113),
      implication_variable_ids(44) => implication_variable_ids(110),
      implication_variable_ids(43) => implication_variable_ids(108),
      implication_variable_ids(42) => implication_variable_ids(105),
      implication_variable_ids(41) => implication_variable_ids(103),
      implication_variable_ids(40) => implication_variable_ids(100),
      implication_variable_ids(39) => implication_variable_ids(98),
      implication_variable_ids(38) => implication_variable_ids(95),
      implication_variable_ids(37) => implication_variable_ids(93),
      implication_variable_ids(36) => implication_variable_ids(90),
      implication_variable_ids(35) => implication_variable_ids(88),
      implication_variable_ids(34) => implication_variable_ids(85),
      implication_variable_ids(33) => implication_variable_ids(83),
      implication_variable_ids(32) => implication_variable_ids(80),
      implication_variable_ids(31) => implication_variable_ids(78),
      implication_variable_ids(30) => implication_variable_ids(75),
      implication_variable_ids(29) => implication_variable_ids(73),
      implication_variable_ids(28) => implication_variable_ids(70),
      implication_variable_ids(27) => implication_variable_ids(68),
      implication_variable_ids(26) => implication_variable_ids(65),
      implication_variable_ids(25) => implication_variable_ids(63),
      implication_variable_ids(24) => implication_variable_ids(60),
      implication_variable_ids(23) => implication_variable_ids(58),
      implication_variable_ids(22) => implication_variable_ids(55),
      implication_variable_ids(21) => implication_variable_ids(53),
      implication_variable_ids(20) => implication_variable_ids(50),
      implication_variable_ids(19) => implication_variable_ids(48),
      implication_variable_ids(18) => implication_variable_ids(45),
      implication_variable_ids(17) => implication_variable_ids(43),
      implication_variable_ids(16) => implication_variable_ids(40),
      implication_variable_ids(15) => implication_variable_ids(38),
      implication_variable_ids(14) => implication_variable_ids(35),
      implication_variable_ids(13) => implication_variable_ids(33),
      implication_variable_ids(12) => implication_variable_ids(30),
      implication_variable_ids(11) => implication_variable_ids(28),
      implication_variable_ids(10) => implication_variable_ids(25),
      implication_variable_ids(9) => implication_variable_ids(23),
      implication_variable_ids(8) => implication_variable_ids(20),
      implication_variable_ids(7) => implication_variable_ids(18),
      implication_variable_ids(6) => implication_variable_ids(15),
      implication_variable_ids(5) => implication_variable_ids(13),
      implication_variable_ids(4) => implication_variable_ids(10),
      implication_variable_ids(3) => implication_variable_ids(8),
      implication_variable_ids(2) => implication_variable_ids(5),
      implication_variable_ids(1) => implication_variable_ids(3),
      implication_variable_ids(0) => implication_variable_ids(0),
      is_implication_broadcast_reg => implicationSelector_n_7,
      is_unit(90 downto 0) => is_unit(90 downto 0),
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      state0 => state0,
      \state__0\(2 downto 0) => \state__0\(2 downto 0),
      top_implication_details(0) => \^top_implication_details\(0),
      \variable_3_assignment[1]_i_2__7\ => is_implication_broadcast_reg_n_0
    );
is_implication_broadcast_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => s01_axi_aresetn,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => is_implication_broadcast_reg_n_0,
      O => is_implication_broadcast_i_1_n_0
    );
is_implication_broadcast_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => is_implication_broadcast_i_1_n_0,
      Q => is_implication_broadcast_reg_n_0,
      R => '0'
    );
should_update_clause_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => Q(0),
      I1 => should_update_clause_i_2_n_0,
      I2 => s01_axi_aresetn,
      I3 => Q(1),
      I4 => \state__0\(1),
      I5 => op_code_read,
      O => should_update_clause_i_1_n_0
    );
should_update_clause_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      O => should_update_clause_i_2_n_0
    );
should_update_clause_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => should_update_clause_i_1_n_0,
      Q => op_code_read,
      R => '0'
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => op_code_read,
      I1 => s01_axi_aresetn,
      O => SR(0)
    );
start_implication_finder_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \generate_clause_modules[53].clauseModule_n_7\,
      Q => start_implication_finder_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI is
  port (
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_rvalid : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_aclk : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_rready : in STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \axi_bvalid_i_1__0_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rvalid_i_1__0_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s01_axi_bvalid\ : STD_LOGIC;
  signal \^s01_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reg5_reg_n_0_[1]\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal topModule_n_0 : STD_LOGIC;
  signal topModule_n_1 : STD_LOGIC;
  signal top_implication_details : STD_LOGIC_VECTOR ( 1 to 1 );
  signal top_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair1225";
  attribute SOFT_HLUTNM of \axi_rvalid_i_1__0\ : label is "soft_lutpair1225";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair1226";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_3\ : label is "soft_lutpair1226";
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s01_axi_bvalid <= \^s01_axi_bvalid\;
  s01_axi_rvalid <= \^s01_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^axi_awready_reg_0\,
      I3 => s01_axi_wvalid,
      I4 => s01_axi_bready,
      I5 => \^s01_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => topModule_n_1
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s01_axi_araddr(0),
      I1 => s01_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => sel0(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s01_axi_araddr(1),
      I1 => s01_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => sel0(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s01_axi_araddr(2),
      I1 => s01_axi_arvalid,
      I2 => \^axi_arready_reg_0\,
      I3 => sel0(2),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => sel0(0),
      R => topModule_n_1
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => sel0(1),
      R => topModule_n_1
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => sel0(2),
      R => topModule_n_1
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s01_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => topModule_n_1
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s01_axi_awaddr(0),
      I1 => s01_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => s01_axi_awvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s01_axi_awaddr(1),
      I1 => s01_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => s01_axi_awvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s01_axi_awaddr(2),
      I1 => s01_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => aw_en_reg_n_0,
      I4 => s01_axi_awvalid,
      I5 => p_0_in(2),
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => topModule_n_1
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => topModule_n_1
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => p_0_in(2),
      R => topModule_n_1
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s01_axi_wvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => aw_en_reg_n_0,
      I3 => s01_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => topModule_n_1
    );
\axi_bvalid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => s01_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      I4 => s01_axi_bready,
      I5 => \^s01_axi_bvalid\,
      O => \axi_bvalid_i_1__0_n_0\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_bvalid_i_1__0_n_0\,
      Q => \^s01_axi_bvalid\,
      R => topModule_n_1
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => slv_reg6(0),
      I1 => sel0(1),
      I2 => slv_reg4(0),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \axi_rdata[0]_i_2_n_0\,
      O => reg_data_out(0)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(10),
      I3 => sel0(2),
      I4 => \axi_rdata[10]_i_2_n_0\,
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg2(10),
      I2 => sel0(1),
      I3 => slv_reg1(10),
      I4 => sel0(0),
      I5 => slv_reg0(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(11),
      I3 => sel0(2),
      I4 => \axi_rdata[11]_i_2_n_0\,
      O => reg_data_out(11)
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg2(11),
      I2 => sel0(1),
      I3 => slv_reg1(11),
      I4 => sel0(0),
      I5 => slv_reg0(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(12),
      I3 => sel0(2),
      I4 => \axi_rdata[12]_i_2_n_0\,
      O => reg_data_out(12)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => slv_reg0(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(13),
      I3 => sel0(2),
      I4 => \axi_rdata[13]_i_2_n_0\,
      O => reg_data_out(13)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg2(13),
      I2 => sel0(1),
      I3 => slv_reg1(13),
      I4 => sel0(0),
      I5 => slv_reg0(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(14),
      I3 => sel0(2),
      I4 => \axi_rdata[14]_i_2_n_0\,
      O => reg_data_out(14)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => slv_reg2(14),
      I2 => sel0(1),
      I3 => slv_reg1(14),
      I4 => sel0(0),
      I5 => slv_reg0(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(15),
      I3 => sel0(2),
      I4 => \axi_rdata[15]_i_2_n_0\,
      O => reg_data_out(15)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => slv_reg2(15),
      I2 => sel0(1),
      I3 => slv_reg1(15),
      I4 => sel0(0),
      I5 => slv_reg0(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(16),
      I3 => sel0(2),
      I4 => \axi_rdata[16]_i_2_n_0\,
      O => reg_data_out(16)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => sel0(1),
      I3 => slv_reg1(16),
      I4 => sel0(0),
      I5 => slv_reg0(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(17),
      I3 => sel0(2),
      I4 => \axi_rdata[17]_i_2_n_0\,
      O => reg_data_out(17)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg2(17),
      I2 => sel0(1),
      I3 => slv_reg1(17),
      I4 => sel0(0),
      I5 => slv_reg0(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(18),
      I3 => sel0(2),
      I4 => \axi_rdata[18]_i_2_n_0\,
      O => reg_data_out(18)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg2(18),
      I2 => sel0(1),
      I3 => slv_reg1(18),
      I4 => sel0(0),
      I5 => slv_reg0(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(19),
      I3 => sel0(2),
      I4 => \axi_rdata[19]_i_2_n_0\,
      O => reg_data_out(19)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg2(19),
      I2 => sel0(1),
      I3 => slv_reg1(19),
      I4 => sel0(0),
      I5 => slv_reg0(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg6(1),
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[1]\,
      I3 => sel0(0),
      I4 => slv_reg4(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(20),
      I3 => sel0(2),
      I4 => \axi_rdata[20]_i_2_n_0\,
      O => reg_data_out(20)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg2(20),
      I2 => sel0(1),
      I3 => slv_reg1(20),
      I4 => sel0(0),
      I5 => slv_reg0(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(21),
      I3 => sel0(2),
      I4 => \axi_rdata[21]_i_2_n_0\,
      O => reg_data_out(21)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg2(21),
      I2 => sel0(1),
      I3 => slv_reg1(21),
      I4 => sel0(0),
      I5 => slv_reg0(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(22),
      I3 => sel0(2),
      I4 => \axi_rdata[22]_i_2_n_0\,
      O => reg_data_out(22)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => sel0(1),
      I3 => slv_reg1(22),
      I4 => sel0(0),
      I5 => slv_reg0(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(23),
      I3 => sel0(2),
      I4 => \axi_rdata[23]_i_2_n_0\,
      O => reg_data_out(23)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => sel0(1),
      I3 => slv_reg1(23),
      I4 => sel0(0),
      I5 => slv_reg0(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(24),
      I3 => sel0(2),
      I4 => \axi_rdata[24]_i_2_n_0\,
      O => reg_data_out(24)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => sel0(1),
      I3 => slv_reg1(24),
      I4 => sel0(0),
      I5 => slv_reg0(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(25),
      I3 => sel0(2),
      I4 => \axi_rdata[25]_i_2_n_0\,
      O => reg_data_out(25)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => sel0(1),
      I3 => slv_reg1(25),
      I4 => sel0(0),
      I5 => slv_reg0(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(26),
      I3 => sel0(2),
      I4 => \axi_rdata[26]_i_2_n_0\,
      O => reg_data_out(26)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => sel0(1),
      I3 => slv_reg1(26),
      I4 => sel0(0),
      I5 => slv_reg0(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(27),
      I3 => sel0(2),
      I4 => \axi_rdata[27]_i_2_n_0\,
      O => reg_data_out(27)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => sel0(1),
      I3 => slv_reg1(27),
      I4 => sel0(0),
      I5 => slv_reg0(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(28),
      I3 => sel0(2),
      I4 => \axi_rdata[28]_i_2_n_0\,
      O => reg_data_out(28)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => sel0(1),
      I3 => slv_reg1(28),
      I4 => sel0(0),
      I5 => slv_reg0(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(29),
      I3 => sel0(2),
      I4 => \axi_rdata[29]_i_2_n_0\,
      O => reg_data_out(29)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => sel0(1),
      I3 => slv_reg1(29),
      I4 => sel0(0),
      I5 => slv_reg0(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => slv_reg6(2),
      I1 => sel0(1),
      I2 => slv_reg4(2),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \axi_rdata[2]_i_2_n_0\,
      O => reg_data_out(2)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(30),
      I3 => sel0(2),
      I4 => \axi_rdata[30]_i_2_n_0\,
      O => reg_data_out(30)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => sel0(1),
      I3 => slv_reg1(30),
      I4 => sel0(0),
      I5 => slv_reg0(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(31),
      I3 => sel0(2),
      I4 => \axi_rdata[31]_i_2_n_0\,
      O => reg_data_out(31)
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => sel0(1),
      I3 => slv_reg1(31),
      I4 => sel0(0),
      I5 => slv_reg0(31),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(3),
      I3 => sel0(2),
      I4 => \axi_rdata[3]_i_2_n_0\,
      O => reg_data_out(3)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(4),
      I3 => sel0(2),
      I4 => \axi_rdata[4]_i_2_n_0\,
      O => reg_data_out(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(5),
      I3 => sel0(2),
      I4 => \axi_rdata[5]_i_2_n_0\,
      O => reg_data_out(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(6),
      I3 => sel0(2),
      I4 => \axi_rdata[6]_i_2_n_0\,
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(7),
      I3 => sel0(2),
      I4 => \axi_rdata[7]_i_2_n_0\,
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg2(7),
      I2 => sel0(1),
      I3 => slv_reg1(7),
      I4 => sel0(0),
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(8),
      I3 => sel0(2),
      I4 => \axi_rdata[8]_i_2_n_0\,
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg2(8),
      I2 => sel0(1),
      I3 => slv_reg1(8),
      I4 => sel0(0),
      I5 => slv_reg0(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => slv_reg6(9),
      I3 => sel0(2),
      I4 => \axi_rdata[9]_i_2_n_0\,
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s01_axi_rdata(0),
      R => topModule_n_1
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s01_axi_rdata(10),
      R => topModule_n_1
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s01_axi_rdata(11),
      R => topModule_n_1
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s01_axi_rdata(12),
      R => topModule_n_1
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s01_axi_rdata(13),
      R => topModule_n_1
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s01_axi_rdata(14),
      R => topModule_n_1
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s01_axi_rdata(15),
      R => topModule_n_1
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s01_axi_rdata(16),
      R => topModule_n_1
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s01_axi_rdata(17),
      R => topModule_n_1
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s01_axi_rdata(18),
      R => topModule_n_1
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s01_axi_rdata(19),
      R => topModule_n_1
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s01_axi_rdata(1),
      R => topModule_n_1
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => \axi_rdata[1]_i_3_n_0\,
      O => reg_data_out(1),
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s01_axi_rdata(20),
      R => topModule_n_1
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s01_axi_rdata(21),
      R => topModule_n_1
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s01_axi_rdata(22),
      R => topModule_n_1
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s01_axi_rdata(23),
      R => topModule_n_1
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s01_axi_rdata(24),
      R => topModule_n_1
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s01_axi_rdata(25),
      R => topModule_n_1
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s01_axi_rdata(26),
      R => topModule_n_1
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s01_axi_rdata(27),
      R => topModule_n_1
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s01_axi_rdata(28),
      R => topModule_n_1
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s01_axi_rdata(29),
      R => topModule_n_1
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s01_axi_rdata(2),
      R => topModule_n_1
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s01_axi_rdata(30),
      R => topModule_n_1
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s01_axi_rdata(31),
      R => topModule_n_1
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s01_axi_rdata(3),
      R => topModule_n_1
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s01_axi_rdata(4),
      R => topModule_n_1
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s01_axi_rdata(5),
      R => topModule_n_1
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s01_axi_rdata(6),
      R => topModule_n_1
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s01_axi_rdata(7),
      R => topModule_n_1
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s01_axi_rdata(8),
      R => topModule_n_1
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s01_axi_rdata(9),
      R => topModule_n_1
    );
\axi_rvalid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s01_axi_arvalid,
      I2 => \^s01_axi_rvalid\,
      I3 => s01_axi_rready,
      O => \axi_rvalid_i_1__0_n_0\
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => \axi_rvalid_i_1__0_n_0\,
      Q => \^s01_axi_rvalid\,
      R => topModule_n_1
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s01_axi_awvalid,
      I1 => s01_axi_wvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => topModule_n_1
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s01_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s01_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s01_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s01_axi_awvalid,
      I3 => s01_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s01_axi_wstrb(0),
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(7),
      D => s01_axi_wdata(0),
      Q => slv_reg0(0),
      R => topModule_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(15),
      D => s01_axi_wdata(10),
      Q => slv_reg0(10),
      R => topModule_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(15),
      D => s01_axi_wdata(11),
      Q => slv_reg0(11),
      R => topModule_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(15),
      D => s01_axi_wdata(12),
      Q => slv_reg0(12),
      R => topModule_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(15),
      D => s01_axi_wdata(13),
      Q => slv_reg0(13),
      R => topModule_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(15),
      D => s01_axi_wdata(14),
      Q => slv_reg0(14),
      R => topModule_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(15),
      D => s01_axi_wdata(15),
      Q => slv_reg0(15),
      R => topModule_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(23),
      D => s01_axi_wdata(16),
      Q => slv_reg0(16),
      R => topModule_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(23),
      D => s01_axi_wdata(17),
      Q => slv_reg0(17),
      R => topModule_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(23),
      D => s01_axi_wdata(18),
      Q => slv_reg0(18),
      R => topModule_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(23),
      D => s01_axi_wdata(19),
      Q => slv_reg0(19),
      R => topModule_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(7),
      D => s01_axi_wdata(1),
      Q => slv_reg0(1),
      R => topModule_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(23),
      D => s01_axi_wdata(20),
      Q => slv_reg0(20),
      R => topModule_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(23),
      D => s01_axi_wdata(21),
      Q => slv_reg0(21),
      R => topModule_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(23),
      D => s01_axi_wdata(22),
      Q => slv_reg0(22),
      R => topModule_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(23),
      D => s01_axi_wdata(23),
      Q => slv_reg0(23),
      R => topModule_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(31),
      D => s01_axi_wdata(24),
      Q => slv_reg0(24),
      R => topModule_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(31),
      D => s01_axi_wdata(25),
      Q => slv_reg0(25),
      R => topModule_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(31),
      D => s01_axi_wdata(26),
      Q => slv_reg0(26),
      R => topModule_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(31),
      D => s01_axi_wdata(27),
      Q => slv_reg0(27),
      R => topModule_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(31),
      D => s01_axi_wdata(28),
      Q => slv_reg0(28),
      R => topModule_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(31),
      D => s01_axi_wdata(29),
      Q => slv_reg0(29),
      R => topModule_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(7),
      D => s01_axi_wdata(2),
      Q => slv_reg0(2),
      R => topModule_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(31),
      D => s01_axi_wdata(30),
      Q => slv_reg0(30),
      R => topModule_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(31),
      D => s01_axi_wdata(31),
      Q => slv_reg0(31),
      R => topModule_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(7),
      D => s01_axi_wdata(3),
      Q => slv_reg0(3),
      R => topModule_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(7),
      D => s01_axi_wdata(4),
      Q => slv_reg0(4),
      R => topModule_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(7),
      D => s01_axi_wdata(5),
      Q => slv_reg0(5),
      R => topModule_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(7),
      D => s01_axi_wdata(6),
      Q => slv_reg0(6),
      R => topModule_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(7),
      D => s01_axi_wdata(7),
      Q => slv_reg0(7),
      R => topModule_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(15),
      D => s01_axi_wdata(8),
      Q => slv_reg0(8),
      R => topModule_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => p_1_in(15),
      D => s01_axi_wdata(9),
      Q => slv_reg0(9),
      R => topModule_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s01_axi_wstrb(1),
      I4 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s01_axi_wstrb(2),
      I4 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s01_axi_wstrb(3),
      I4 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s01_axi_wstrb(0),
      I4 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg1(0),
      R => topModule_n_1
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg1(10),
      R => topModule_n_1
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg1(11),
      R => topModule_n_1
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg1(12),
      R => topModule_n_1
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg1(13),
      R => topModule_n_1
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg1(14),
      R => topModule_n_1
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg1(15),
      R => topModule_n_1
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg1(16),
      R => topModule_n_1
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg1(17),
      R => topModule_n_1
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg1(18),
      R => topModule_n_1
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg1(19),
      R => topModule_n_1
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg1(1),
      R => topModule_n_1
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg1(20),
      R => topModule_n_1
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg1(21),
      R => topModule_n_1
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg1(22),
      R => topModule_n_1
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg1(23),
      R => topModule_n_1
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg1(24),
      R => topModule_n_1
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg1(25),
      R => topModule_n_1
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg1(26),
      R => topModule_n_1
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg1(27),
      R => topModule_n_1
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg1(28),
      R => topModule_n_1
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg1(29),
      R => topModule_n_1
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg1(2),
      R => topModule_n_1
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg1(30),
      R => topModule_n_1
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg1(31),
      R => topModule_n_1
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg1(3),
      R => topModule_n_1
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg1(4),
      R => topModule_n_1
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg1(5),
      R => topModule_n_1
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg1(6),
      R => topModule_n_1
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg1(7),
      R => topModule_n_1
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg1(8),
      R => topModule_n_1
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg1(9),
      R => topModule_n_1
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s01_axi_wstrb(1),
      I4 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s01_axi_wstrb(2),
      I4 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s01_axi_wstrb(3),
      I4 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s01_axi_wstrb(0),
      I4 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg2(0),
      R => topModule_n_1
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg2(10),
      R => topModule_n_1
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg2(11),
      R => topModule_n_1
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg2(12),
      R => topModule_n_1
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg2(13),
      R => topModule_n_1
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg2(14),
      R => topModule_n_1
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg2(15),
      R => topModule_n_1
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg2(16),
      R => topModule_n_1
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg2(17),
      R => topModule_n_1
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg2(18),
      R => topModule_n_1
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg2(19),
      R => topModule_n_1
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg2(1),
      R => topModule_n_1
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg2(20),
      R => topModule_n_1
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg2(21),
      R => topModule_n_1
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg2(22),
      R => topModule_n_1
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg2(23),
      R => topModule_n_1
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg2(24),
      R => topModule_n_1
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg2(25),
      R => topModule_n_1
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg2(26),
      R => topModule_n_1
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg2(27),
      R => topModule_n_1
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg2(28),
      R => topModule_n_1
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg2(29),
      R => topModule_n_1
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg2(2),
      R => topModule_n_1
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg2(30),
      R => topModule_n_1
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg2(31),
      R => topModule_n_1
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg2(3),
      R => topModule_n_1
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg2(4),
      R => topModule_n_1
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg2(5),
      R => topModule_n_1
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg2(6),
      R => topModule_n_1
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg2(7),
      R => topModule_n_1
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg2(8),
      R => topModule_n_1
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg2(9),
      R => topModule_n_1
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s01_axi_wstrb(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s01_axi_wstrb(2),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s01_axi_wstrb(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s01_axi_wstrb(0),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg3(0),
      R => topModule_n_1
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg3(10),
      R => topModule_n_1
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg3(11),
      R => topModule_n_1
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg3(12),
      R => topModule_n_1
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg3(13),
      R => topModule_n_1
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg3(14),
      R => topModule_n_1
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg3(15),
      R => topModule_n_1
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg3(16),
      R => topModule_n_1
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg3(17),
      R => topModule_n_1
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg3(18),
      R => topModule_n_1
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg3(19),
      R => topModule_n_1
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg3(1),
      R => topModule_n_1
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg3(20),
      R => topModule_n_1
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg3(21),
      R => topModule_n_1
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg3(22),
      R => topModule_n_1
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg3(23),
      R => topModule_n_1
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg3(24),
      R => topModule_n_1
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg3(25),
      R => topModule_n_1
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg3(26),
      R => topModule_n_1
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg3(27),
      R => topModule_n_1
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg3(28),
      R => topModule_n_1
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg3(29),
      R => topModule_n_1
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg3(2),
      R => topModule_n_1
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg3(30),
      R => topModule_n_1
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg3(31),
      R => topModule_n_1
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg3(3),
      R => topModule_n_1
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg3(4),
      R => topModule_n_1
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg3(5),
      R => topModule_n_1
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg3(6),
      R => topModule_n_1
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg3(7),
      R => topModule_n_1
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg3(8),
      R => topModule_n_1
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg3(9),
      R => topModule_n_1
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => top_status(0),
      Q => slv_reg4(0),
      R => topModule_n_1
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => top_status(1),
      Q => slv_reg4(1),
      R => topModule_n_1
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => top_status(2),
      Q => slv_reg4(2),
      R => topModule_n_1
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => '1',
      D => top_implication_details(1),
      Q => \slv_reg5_reg_n_0_[1]\,
      R => topModule_n_1
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s01_axi_wstrb(1),
      I4 => p_0_in(2),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s01_axi_wstrb(2),
      I4 => p_0_in(2),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s01_axi_wstrb(3),
      I4 => p_0_in(2),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s01_axi_wstrb(0),
      I4 => p_0_in(2),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s01_axi_wdata(0),
      Q => slv_reg6(0),
      R => topModule_n_1
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s01_axi_wdata(10),
      Q => slv_reg6(10),
      R => topModule_n_1
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s01_axi_wdata(11),
      Q => slv_reg6(11),
      R => topModule_n_1
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s01_axi_wdata(12),
      Q => slv_reg6(12),
      R => topModule_n_1
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s01_axi_wdata(13),
      Q => slv_reg6(13),
      R => topModule_n_1
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s01_axi_wdata(14),
      Q => slv_reg6(14),
      R => topModule_n_1
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s01_axi_wdata(15),
      Q => slv_reg6(15),
      R => topModule_n_1
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s01_axi_wdata(16),
      Q => slv_reg6(16),
      R => topModule_n_1
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s01_axi_wdata(17),
      Q => slv_reg6(17),
      R => topModule_n_1
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s01_axi_wdata(18),
      Q => slv_reg6(18),
      R => topModule_n_1
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s01_axi_wdata(19),
      Q => slv_reg6(19),
      R => topModule_n_1
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s01_axi_wdata(1),
      Q => slv_reg6(1),
      R => topModule_n_1
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s01_axi_wdata(20),
      Q => slv_reg6(20),
      R => topModule_n_1
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s01_axi_wdata(21),
      Q => slv_reg6(21),
      R => topModule_n_1
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s01_axi_wdata(22),
      Q => slv_reg6(22),
      R => topModule_n_1
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s01_axi_wdata(23),
      Q => slv_reg6(23),
      R => topModule_n_1
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s01_axi_wdata(24),
      Q => slv_reg6(24),
      R => topModule_n_1
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s01_axi_wdata(25),
      Q => slv_reg6(25),
      R => topModule_n_1
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s01_axi_wdata(26),
      Q => slv_reg6(26),
      R => topModule_n_1
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s01_axi_wdata(27),
      Q => slv_reg6(27),
      R => topModule_n_1
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s01_axi_wdata(28),
      Q => slv_reg6(28),
      R => topModule_n_1
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s01_axi_wdata(29),
      Q => slv_reg6(29),
      R => topModule_n_1
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s01_axi_wdata(2),
      Q => slv_reg6(2),
      R => topModule_n_1
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s01_axi_wdata(30),
      Q => slv_reg6(30),
      R => topModule_n_1
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s01_axi_wdata(31),
      Q => slv_reg6(31),
      R => topModule_n_1
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s01_axi_wdata(3),
      Q => slv_reg6(3),
      R => topModule_n_1
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s01_axi_wdata(4),
      Q => slv_reg6(4),
      R => topModule_n_1
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s01_axi_wdata(5),
      Q => slv_reg6(5),
      R => topModule_n_1
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s01_axi_wdata(6),
      Q => slv_reg6(6),
      R => topModule_n_1
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s01_axi_wdata(7),
      Q => slv_reg6(7),
      R => topModule_n_1
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s01_axi_wdata(8),
      Q => slv_reg6(8),
      R => topModule_n_1
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s01_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s01_axi_wdata(9),
      Q => slv_reg6(9),
      R => topModule_n_1
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s01_axi_arvalid,
      I1 => \^s01_axi_rvalid\,
      I2 => \^axi_arready_reg_0\,
      O => \slv_reg_rden__0\
    );
topModule: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top
     port map (
      D(2 downto 0) => top_status(2 downto 0),
      Q(8 downto 0) => slv_reg0(8 downto 0),
      SR(0) => topModule_n_0,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_aresetn_0 => topModule_n_1,
      top_implication_details(0) => top_implication_details(1),
      \variable_1_id_reg[4]\(5 downto 0) => slv_reg1(5 downto 0),
      \variable_2_id_reg[4]\(5 downto 0) => slv_reg2(5 downto 0),
      \variable_3_id_reg[4]\(5 downto 0) => slv_reg3(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0 is
  port (
    axi_arready_reg : out STD_LOGIC;
    axi_awready_reg : out STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    s01_axi_awready : out STD_LOGIC;
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rlast : out STD_LOGIC;
    axi_rvalid_reg : out STD_LOGIC;
    axi_wready_reg : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0 is
begin
BCP_accelerator_v2_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S00_AXI
     port map (
      axi_arready_reg_0 => axi_arready_reg,
      axi_awready_reg_0 => axi_awready_reg,
      axi_rvalid_reg_0 => axi_rvalid_reg,
      axi_wready_reg_0 => axi_wready_reg,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_arburst(1 downto 0) => s00_axi_arburst(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arlen(7 downto 0) => s00_axi_arlen(7 downto 0),
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awburst(1 downto 0) => s00_axi_awburst(1 downto 0),
      s00_axi_awlen(7 downto 0) => s00_axi_awlen(7 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rlast => s00_axi_rlast,
      s00_axi_rready => s00_axi_rready,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wlast => s00_axi_wlast,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
BCP_accelerator_v2_0_S01_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0_S01_AXI
     port map (
      axi_arready_reg_0 => s01_axi_arready,
      axi_awready_reg_0 => s01_axi_awready,
      axi_wready_reg_0 => s01_axi_wready,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_araddr(2 downto 0) => s01_axi_araddr(2 downto 0),
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_arvalid => s01_axi_arvalid,
      s01_axi_awaddr(2 downto 0) => s01_axi_awaddr(2 downto 0),
      s01_axi_awvalid => s01_axi_awvalid,
      s01_axi_bready => s01_axi_bready,
      s01_axi_bvalid => s01_axi_bvalid,
      s01_axi_rdata(31 downto 0) => s01_axi_rdata(31 downto 0),
      s01_axi_rready => s01_axi_rready,
      s01_axi_rvalid => s01_axi_rvalid,
      s01_axi_wdata(31 downto 0) => s01_axi_wdata(31 downto 0),
      s01_axi_wstrb(3 downto 0) => s01_axi_wstrb(3 downto 0),
      s01_axi_wvalid => s01_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlock : in STD_LOGIC;
    s00_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arlock : in STD_LOGIC;
    s00_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rlast : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axi_aclk : in STD_LOGIC;
    s01_axi_aresetn : in STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s01_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_awready : out STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    s01_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s01_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s01_axi_rready : in STD_LOGIC;
    led_on_indicator : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_BCP_accelerator_0_0,BCP_accelerator_v2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "BCP_accelerator_v2_0,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 5e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RLAST";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_MEMORY_SIZE 64, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 5e+07, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WLAST";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s01_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S01_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s01_axi_aclk : signal is "XIL_INTERFACENAME S01_AXI_CLK, ASSOCIATED_BUSIF S01_AXI, ASSOCIATED_RESET s01_axi_aresetn, FREQ_HZ 5e+07, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s01_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S01_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s01_axi_aresetn : signal is "XIL_INTERFACENAME S01_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s01_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARREADY";
  attribute X_INTERFACE_INFO of s01_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARVALID";
  attribute X_INTERFACE_INFO of s01_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWREADY";
  attribute X_INTERFACE_INFO of s01_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWVALID";
  attribute X_INTERFACE_INFO of s01_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI BREADY";
  attribute X_INTERFACE_INFO of s01_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI BVALID";
  attribute X_INTERFACE_INFO of s01_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s01_axi_rready : signal is "XIL_INTERFACENAME S01_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 7, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 5e+07, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s01_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RVALID";
  attribute X_INTERFACE_INFO of s01_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WREADY";
  attribute X_INTERFACE_INFO of s01_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST";
  attribute X_INTERFACE_INFO of s00_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE";
  attribute X_INTERFACE_INFO of s00_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS";
  attribute X_INTERFACE_INFO of s00_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREGION";
  attribute X_INTERFACE_INFO of s00_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST";
  attribute X_INTERFACE_INFO of s00_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s00_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS";
  attribute X_INTERFACE_INFO of s00_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREGION";
  attribute X_INTERFACE_INFO of s00_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
  attribute X_INTERFACE_INFO of s01_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARADDR";
  attribute X_INTERFACE_INFO of s01_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S01_AXI ARPROT";
  attribute X_INTERFACE_INFO of s01_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWADDR";
  attribute X_INTERFACE_INFO of s01_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S01_AXI AWPROT";
  attribute X_INTERFACE_INFO of s01_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S01_AXI BRESP";
  attribute X_INTERFACE_INFO of s01_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RDATA";
  attribute X_INTERFACE_INFO of s01_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S01_AXI RRESP";
  attribute X_INTERFACE_INFO of s01_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WDATA";
  attribute X_INTERFACE_INFO of s01_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S01_AXI WSTRB";
begin
  led_on_indicator <= \<const1>\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
  s01_axi_bresp(1) <= \<const0>\;
  s01_axi_bresp(0) <= \<const0>\;
  s01_axi_rresp(1) <= \<const0>\;
  s01_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BCP_accelerator_v2_0
     port map (
      axi_arready_reg => s00_axi_arready,
      axi_awready_reg => s00_axi_awready,
      axi_rvalid_reg => s00_axi_rvalid,
      axi_wready_reg => s00_axi_wready,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_arburst(1 downto 0) => s00_axi_arburst(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arlen(7 downto 0) => s00_axi_arlen(7 downto 0),
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awburst(1 downto 0) => s00_axi_awburst(1 downto 0),
      s00_axi_awlen(7 downto 0) => s00_axi_awlen(7 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rlast => s00_axi_rlast,
      s00_axi_rready => s00_axi_rready,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wlast => s00_axi_wlast,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      s01_axi_aclk => s01_axi_aclk,
      s01_axi_araddr(2 downto 0) => s01_axi_araddr(4 downto 2),
      s01_axi_aresetn => s01_axi_aresetn,
      s01_axi_arready => s01_axi_arready,
      s01_axi_arvalid => s01_axi_arvalid,
      s01_axi_awaddr(2 downto 0) => s01_axi_awaddr(4 downto 2),
      s01_axi_awready => s01_axi_awready,
      s01_axi_awvalid => s01_axi_awvalid,
      s01_axi_bready => s01_axi_bready,
      s01_axi_bvalid => s01_axi_bvalid,
      s01_axi_rdata(31 downto 0) => s01_axi_rdata(31 downto 0),
      s01_axi_rready => s01_axi_rready,
      s01_axi_rvalid => s01_axi_rvalid,
      s01_axi_wdata(31 downto 0) => s01_axi_wdata(31 downto 0),
      s01_axi_wready => s01_axi_wready,
      s01_axi_wstrb(3 downto 0) => s01_axi_wstrb(3 downto 0),
      s01_axi_wvalid => s01_axi_wvalid
    );
end STRUCTURE;
