#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000014ff159fef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014ff15a0080 .scope module, "Uart_tb" "Uart_tb" 3 1;
 .timescale 0 0;
v0000014ff164e1e0_0 .net "Data", 7 0, v0000014ff15a02b0_0;  1 drivers
v0000014ff164e280_0 .var "clk", 0 0;
v0000014ff164e320_0 .var "readEnable", 0 0;
v0000014ff164ebe0_0 .var "regselect", 1 0;
v0000014ff164ec80_0 .var "reset", 0 0;
v0000014ff164e3c0_0 .var "rx", 0 0;
v0000014ff164e460_0 .net "tx", 0 0, v0000014ff164ef00_0;  1 drivers
v0000014ff164e960_0 .var "writeData", 7 0;
v0000014ff164e6e0_0 .var "writeEnable", 0 0;
S_0000014ff15f4df0 .scope module, "uart" "Uart" 3 8, 4 1 0, S_0000014ff15a0080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 1 "readEnable";
    .port_info 4 /INPUT 1 "rx";
    .port_info 5 /INPUT 8 "writeData";
    .port_info 6 /INPUT 2 "regSelect";
    .port_info 7 /OUTPUT 1 "tx";
    .port_info 8 /OUTPUT 8 "Data";
P_0000014ff154be50 .param/l "s_DATA" 0 4 18, C4<10>;
P_0000014ff154be88 .param/l "s_IDLE" 0 4 16, C4<00>;
P_0000014ff154bec0 .param/l "s_START" 0 4 17, C4<01>;
P_0000014ff154bef8 .param/l "s_STOP" 0 4 19, C4<11>;
v0000014ff1547270_0 .var "DIN", 7 0;
v0000014ff15a0210_0 .var "DOUT", 7 0;
v0000014ff15a02b0_0 .var "Data", 7 0;
v0000014ff1585750_0 .var "Status", 7 0;
v0000014ff15857f0_0 .net "clk", 0 0, v0000014ff164e280_0;  1 drivers
v0000014ff15f4f80_0 .var "r_Bit_Index", 3 0;
v0000014ff15f5020_0 .net "readEnable", 0 0, v0000014ff164e320_0;  1 drivers
v0000014ff164e8c0_0 .net "regSelect", 1 0, v0000014ff164ebe0_0;  1 drivers
v0000014ff164edc0_0 .net "reset", 0 0, v0000014ff164ec80_0;  1 drivers
v0000014ff164e000_0 .net "rx", 0 0, v0000014ff164e3c0_0;  1 drivers
v0000014ff164e0a0_0 .var "state", 1 0;
v0000014ff164ee60_0 .var "stop_Index", 0 0;
v0000014ff164ef00_0 .var "tx", 0 0;
v0000014ff164e140_0 .net "writeData", 7 0, v0000014ff164e960_0;  1 drivers
v0000014ff164ed20_0 .net "writeEnable", 0 0, v0000014ff164e6e0_0;  1 drivers
E_0000014ff1587c50 .event anyedge, v0000014ff164e0a0_0, v0000014ff15f4f80_0, v0000014ff15a0210_0;
E_0000014ff1588450 .event posedge, v0000014ff15857f0_0;
E_0000014ff1588110 .event posedge, v0000014ff164edc0_0, v0000014ff15857f0_0;
E_0000014ff1588490/0 .event anyedge, v0000014ff15f5020_0, v0000014ff164e8c0_0, v0000014ff15a0210_0, v0000014ff1547270_0;
E_0000014ff1588490/1 .event anyedge, v0000014ff1585750_0;
E_0000014ff1588490 .event/or E_0000014ff1588490/0, E_0000014ff1588490/1;
    .scope S_0000014ff15f4df0;
T_0 ;
Ewait_0 .event/or E_0000014ff1588490, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000014ff15f5020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000014ff164e8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %load/vec4 v0000014ff15a0210_0;
    %store/vec4 v0000014ff15a02b0_0, 0, 8;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000014ff15a0210_0;
    %store/vec4 v0000014ff15a02b0_0, 0, 8;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000014ff1547270_0;
    %store/vec4 v0000014ff15a02b0_0, 0, 8;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000014ff1585750_0;
    %store/vec4 v0000014ff15a02b0_0, 0, 8;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000014ff15a02b0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014ff15f4df0;
T_1 ;
    %wait E_0000014ff1588110;
    %load/vec4 v0000014ff164edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014ff164e0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014ff15a0210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014ff1547270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014ff1585750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014ff15f4f80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014ff164ed20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000014ff164e8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %load/vec4 v0000014ff164e140_0;
    %assign/vec4 v0000014ff15a0210_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0000014ff164e140_0;
    %assign/vec4 v0000014ff15a0210_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0000014ff164e140_0;
    %assign/vec4 v0000014ff1547270_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0000014ff164e140_0;
    %assign/vec4 v0000014ff1585750_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014ff15f4df0;
T_2 ;
    %wait E_0000014ff1588450;
    %load/vec4 v0000014ff164e0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014ff164ef00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014ff164e0a0_0, 0;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000014ff1585750_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014ff164e0a0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000014ff1585750_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014ff164e0a0_0, 0;
T_2.8 ;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014ff164ee60_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014ff1585750_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014ff164e0a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014ff15f4f80_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000014ff15f4f80_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000014ff164e0a0_0, 0;
T_2.10 ;
    %load/vec4 v0000014ff15f4f80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000014ff15f4f80_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0000014ff164ee60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000014ff164ee60_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0000014ff164ee60_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000014ff164ee60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014ff164e0a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014ff15f4f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014ff1585750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014ff15a0210_0, 0;
T_2.14 ;
T_2.13 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000014ff15f4df0;
T_3 ;
Ewait_1 .event/or E_0000014ff1587c50, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000014ff164e0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164ef00_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164ef00_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164ef00_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0000014ff15a0210_0;
    %load/vec4 v0000014ff15f4f80_0;
    %part/u 1;
    %store/vec4 v0000014ff164ef00_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164ef00_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014ff15a0080;
T_4 ;
    %vpi_call/w 3 14 "$dumpfile", ".\134test\134vcd\134Uart.vcd" {0 0 0};
    %vpi_call/w 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014ff15a0080 {0 0 0};
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164ec80_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164ec80_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164ec80_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e6e0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000014ff164e960_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000014ff164ebe0_0, 0, 2;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e6e0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000014ff164e960_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000014ff164ebe0_0, 0, 2;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e6e0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014ff164e280_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000014ff15a0080;
T_5 ;
    %vpi_call/w 3 48 "$monitor", "clk: %b", v0000014ff164e280_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\test\Uart_tb.sv";
    ".\hdl\Uart.sv";
