
*** Running vivado
    with args -log Subsystem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Subsystem.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Oct 31 19:09:18 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Subsystem.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 485.039 ; gain = 201.844
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/angro/Desktop/hil/amc/hdlsrc/amc_simulator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/angro/Desktop/hil/amc/sine_gen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/angro/desktop/hil/amc/fpga/ip_amc/managed_ip_project/managed_ip_project.tmp/sine_wave_v1_0_project/sine_wave_v1_0_project.cache/ip 
Command: synth_design -top Subsystem -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17264
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 949.031 ; gain = 456.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Subsystem' [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/Subsystem.v:29]
INFO: [Synth 8-6157] synthesizing module 'alpha50kHz' [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/alpha50kHz.v:24]
INFO: [Synth 8-6157] synthesizing module 'Lookup_Table3_block1' [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/Lookup_Table3_block1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Lookup_Table3_block1' (0#1) [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/Lookup_Table3_block1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha50kHz' (0#1) [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/alpha50kHz.v:24]
INFO: [Synth 8-6157] synthesizing module 'alpha100kHz' [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/alpha100kHz.v:24]
INFO: [Synth 8-6157] synthesizing module 'Lookup_Table3' [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/Lookup_Table3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Lookup_Table3' (0#1) [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/Lookup_Table3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha100kHz' (0#1) [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/alpha100kHz.v:24]
INFO: [Synth 8-6157] synthesizing module 'alpha200kHz' [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/alpha200kHz.v:24]
INFO: [Synth 8-6157] synthesizing module 'Lookup_Table3_block' [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/Lookup_Table3_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Lookup_Table3_block' (0#1) [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/Lookup_Table3_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha200kHz' (0#1) [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/alpha200kHz.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem' (0#1) [c:/Users/angro/Desktop/hil/amc/sine_gen/sine_gen/Subsystem.v:29]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1059.707 ; gain = 566.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.707 ; gain = 566.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.707 ; gain = 566.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s25csga225-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1059.707 ; gain = 566.695
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7s25csga225-1 does not have CEAM library.
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1230.414 ; gain = 737.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------+---------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                        | Depth x Width | Implemented As | 
+---------------------+---------------------------------------------------+---------------+----------------+
|Lookup_Table3_block1 | Lookup_Table3_table_data                          | 128x8         | LUT            | 
|Lookup_Table3        | Lookup_Table3_table_data                          | 64x8          | LUT            | 
|Lookup_Table3_block  | Lookup_Table3_table_data                          | 32x8          | LUT            | 
|Subsystem            | u_50kHz/u_Lookup_Table3/Lookup_Table3_table_data  | 128x8         | LUT            | 
|Subsystem            | u_100kHz/u_Lookup_Table3/Lookup_Table3_table_data | 64x8          | LUT            | 
|Subsystem            | u_200kHz/u_Lookup_Table3/Lookup_Table3_table_data | 32x8          | LUT            | 
+---------------------+---------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1230.414 ; gain = 737.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1230.414 ; gain = 737.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1230.414 ; gain = 737.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1230.414 ; gain = 737.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1230.414 ; gain = 737.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1230.414 ; gain = 737.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1230.414 ; gain = 737.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1230.414 ; gain = 737.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     5|
|3     |LUT2  |     7|
|4     |LUT3  |    11|
|5     |LUT4  |     6|
|6     |LUT5  |    19|
|7     |LUT6  |    35|
|8     |MUXF7 |     8|
|9     |FDRE  |    18|
|10    |IBUF  |     1|
|11    |OBUF  |    24|
+------+------+------+

Report Instance Areas: 
+------+--------------------+---------------------+------+
|      |Instance            |Module               |Cells |
+------+--------------------+---------------------+------+
|1     |top                 |                     |   135|
|2     |  u_100kHz          |alpha100kHz          |    29|
|3     |  u_200kHz          |alpha200kHz          |    27|
|4     |  u_50kHz           |alpha50kHz           |    53|
|5     |    u_Lookup_Table3 |Lookup_Table3_block1 |    29|
+------+--------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1230.414 ; gain = 737.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1230.414 ; gain = 737.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1230.414 ; gain = 737.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1236.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1334.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bb6df24c
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1334.086 ; gain = 845.098
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1334.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Users/angro/Desktop/hil/amc/fpga/ip_amc/managed_ip_project/managed_ip_project.tmp/sine_wave_v1_0_project/sine_wave_v1_0_project.runs/synth_1/Subsystem.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Subsystem_utilization_synth.rpt -pb Subsystem_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 19:10:12 2024...
