// Seed: 2300065892
module module_0 ();
  always id_1 <= id_1;
  assign id_2 = -1'b0;
  id_3 :
  assert property (@(posedge -1) id_3) id_1 <= 1;
  tri1 id_4, id_5 = 1 - "";
  assign id_2 = id_3;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri1 id_3,
    input wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri id_7
);
  assign id_5 = -1'b0;
  module_0 modCall_1 ();
  initial id_6 = id_0;
  assign id_2 = id_7;
  parameter id_9 = id_9 - 1;
  assign {id_9} = 1'b0;
  assign id_6   = id_7;
endmodule
