vendor_name = ModelSim
source_file = 1, /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/crcChecker_24bitSerial.vhd
source_file = 1, /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/simpleLogic.vhd
source_file = 1, /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/control.vhd
source_file = 1, /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/storeDev.vhd
source_file = 1, /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/LinarFeedback_ShiftRegister.vhd
source_file = 1, /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/comparator.vhd
source_file = 1, /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/Waveform.vwf
source_file = 1, Waveform1.vwf
source_file = 1, /home/catarina/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/catarina/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/catarina/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/catarina/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/catarina/Documents/GitHub/aad_proj_1/crcChecker_24bitSerial/db/crcChecker_24bitSerial.cbx.xml
design_name = crcChecker_24bitSerial
instance = comp, \err~output\, err~output, crcChecker_24bitSerial, 1
instance = comp, \clk~input\, clk~input, crcChecker_24bitSerial, 1
instance = comp, \nGRst~input\, nGRst~input, crcChecker_24bitSerial, 1
instance = comp, \dIn~input\, dIn~input, crcChecker_24bitSerial, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, crcChecker_24bitSerial, 1
