[2025-09-18 09:15:56] START suite=qualcomm_srv trace=srv628_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv628_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3334341 heartbeat IPC: 2.999 cumulative IPC: 2.999 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6163835 heartbeat IPC: 3.534 cumulative IPC: 3.245 (Simulation time: 00 hr 01 min 25 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6163835 cumulative IPC: 3.245 (Simulation time: 00 hr 01 min 25 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6163835 cumulative IPC: 3.245 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11919470 heartbeat IPC: 1.737 cumulative IPC: 1.737 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 17925611 heartbeat IPC: 1.665 cumulative IPC: 1.7 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 23685244 heartbeat IPC: 1.736 cumulative IPC: 1.712 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 29363237 heartbeat IPC: 1.761 cumulative IPC: 1.724 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 35230515 heartbeat IPC: 1.704 cumulative IPC: 1.72 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 40832248 heartbeat IPC: 1.785 cumulative IPC: 1.731 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 46593435 heartbeat IPC: 1.736 cumulative IPC: 1.731 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 52320850 heartbeat IPC: 1.746 cumulative IPC: 1.733 (Simulation time: 00 hr 09 min 07 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv628_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000021 cycles: 57962118 heartbeat IPC: 1.773 cumulative IPC: 1.738 (Simulation time: 00 hr 10 min 04 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 57248175 cumulative IPC: 1.747 (Simulation time: 00 hr 11 min 01 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 57248175 cumulative IPC: 1.747 (Simulation time: 00 hr 11 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv628_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.747 instructions: 100000000 cycles: 57248175
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.343 Average ROB Occupancy at Mispredict: 86.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0.0067
BRANCH_CONDITIONAL: 5.335
BRANCH_DIRECT_CALL: 0.00027
BRANCH_INDIRECT_CALL: 0.00114
BRANCH_RETURN: 0.00018


====Backend Stall Breakdown====
ROB_STALL: 814982
LQ_STALL: 0
SQ_STALL: 1229062


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.53986
REPLAY_LOAD: 98.0721
NON_REPLAY_LOAD: 11.165735

== Total ==
ADDR_TRANS: 185263
REPLAY_LOAD: 136026
NON_REPLAY_LOAD: 493693

== Counts ==
ADDR_TRANS: 1154
REPLAY_LOAD: 1387
NON_REPLAY_LOAD: 44215

cpu0->cpu0_STLB TOTAL        ACCESS:     947804 HIT:     905112 MISS:      42692 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     947804 HIT:     905112 MISS:      42692 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 223.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     804778 HIT:     396676 MISS:     408102 MSHR_MERGE:      80860
cpu0->cpu0_L2C LOAD         ACCESS:     449122 HIT:     277883 MISS:     171239 MSHR_MERGE:      21055
cpu0->cpu0_L2C RFO          ACCESS:      60284 HIT:       5951 MISS:      54333 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     116332 HIT:      13190 MISS:     103142 MSHR_MERGE:      59805
cpu0->cpu0_L2C WRITE        ACCESS:      82701 HIT:      82276 MISS:        425 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96339 HIT:      17376 MISS:      78963 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     102271 ISSUED:     102009 USEFUL:      21877 USELESS:       2324
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15004579 HIT:   14614810 MISS:     389769 MSHR_MERGE:     121653
cpu0->cpu0_L1I LOAD         ACCESS:   15004579 HIT:   14614810 MISS:     389769 MSHR_MERGE:     121653
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27611454 HIT:   26791259 MISS:     820195 MSHR_MERGE:     467955
cpu0->cpu0_L1D LOAD         ACCESS:   14904193 HIT:   14536472 MISS:     367721 MSHR_MERGE:     186715
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     595039 HIT:     556571 MISS:      38468 MSHR_MERGE:      23857
cpu0->cpu0_L1D WRITE        ACCESS:   12009293 HIT:   11691919 MISS:     317374 MSHR_MERGE:     257090
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102929 HIT:       6297 MISS:      96632 MSHR_MERGE:        293
cpu0->cpu0_L1D PREFETCH REQUESTED:    3443408 ISSUED:     595031 USEFUL:       2251 USELESS:       1484
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 93.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12815004 HIT:   12715282 MISS:      99722 MSHR_MERGE:      57453
cpu0->cpu0_ITLB LOAD         ACCESS:   12815004 HIT:   12715282 MISS:      99722 MSHR_MERGE:      57453
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.41 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24920472 HIT:   23593262 MISS:    1327210 MSHR_MERGE:     421675
cpu0->cpu0_DTLB LOAD         ACCESS:   24920472 HIT:   23593262 MISS:    1327210 MSHR_MERGE:     421675
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.05 cycles
cpu0->LLC TOTAL        ACCESS:     400338 HIT:     164633 MISS:     235705 MSHR_MERGE:      11923
cpu0->LLC LOAD         ACCESS:     150184 HIT:      40961 MISS:     109223 MSHR_MERGE:       1906
cpu0->LLC RFO          ACCESS:      54333 HIT:      14409 MISS:      39924 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      43335 HIT:       7108 MISS:      36227 MSHR_MERGE:      10017
cpu0->LLC WRITE        ACCESS:      73523 HIT:      73316 MISS:        207 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78963 HIT:      28839 MISS:      50124 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6672
  ROW_BUFFER_MISS:     216870
  AVG DBUS CONGESTED CYCLE: 6.246
Channel 0 WQ ROW_BUFFER_HIT:      10442
  ROW_BUFFER_MISS:      43869
  FULL:          0
Channel 0 REFRESHES ISSUED:       4771

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1039828        10649         7042        25787
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          256          388         2858         7788
  STLB miss resolved @ L2C                0          551         2527         5495        22316
  STLB miss resolved @ LLC                0          886         4172         5479        24627
  STLB miss resolved @ MEM                0         1156         8067        16983        46145

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27813         1953        48359         2675         1172
---------------------------------------------------------------
  STLB miss resolved @ L1D               28            7           73          634          297
  STLB miss resolved @ L2C               14           41           38          180           54
  STLB miss resolved @ LLC               36           27          134         1648          490
  STLB miss resolved @ MEM               21            9           83          990          706
[2025-09-18 09:26:57] END   suite=qualcomm_srv trace=srv628_ap (rc=0)
