# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 650 0.000256 4096 0.61 2220 69888 14.4126 17.5529 685.593 523.72 1241.36 1241.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 650 0.000256 4096 0.61 2220 69840 14.4482 17.5717 774.705 523.516 1330.32 1330.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 650 0.000256 4096 0.61 2220 69760 14.4109 17.5542 807.047 523.598 1362.69 1362.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 650 0.000256 4096 0.61 2220 69888 14.3606 17.5458 754.431 523.827 1310.25 1310.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 650 0.000256 4096 0.61 2220 69600 14.4759 17.5656 759.563 523.015 1314.71 1314.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 650 0.000256 4096 0.61 2220 69664 14.412 17.5596 782.323 523.348 1337.72 1337.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 650 0.000256 4096 0.61 2220 69600 14.4492 17.5604 783.882 523.508 1339.48 1339.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 650 0.000256 4096 0.61 2220 69632 14.3667 17.516 759.831 523.116 1314.91 1314.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 650 0.000256 4096 0.61 2220 69504 14.3567 17.5174 765.286 522.281 1319.53 1319.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 650 0.000256 4096 0.61 2220 69200 14.4179 17.537 810.455 522.569 1365.06 1365.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 650 0.000256 4096 0.61 2220 69632 14.3954 17.5425 962.967 523.311 1518.31 1518.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 650 0.000256 4096 0.61 2220 69952 14.4282 17.5391 1272.4 524.19 1828.64 1828.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 650 0.000256 4096 0.61 2220 69920 14.4508 17.5839 673.06 524.348 1229.53 1229.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 650 0.000256 4096 0.61 2220 69888 14.4095 17.5555 669.606 524.047 1225.7 1225.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 650 0.000256 4096 0.61 2220 69888 14.4732 17.575 686.418 523.858 1242.4 1242.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 650 0.000256 4096 0.61 2220 69888 14.4047 17.5595 700.024 523.664 1255.74 1255.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 650 0.000256 4096 0.61 2220 69840 14.4457 17.5606 789.463 523.428 1344.98 1345.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 650 0.000256 4096 0.61 2220 69760 14.4036 17.5564 769.818 523.668 1325.53 1325.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 650 0.000256 4096 0.61 2220 69888 14.364 17.5504 823.347 523.826 1379.17 1379.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 650 0.000256 4096 0.61 2220 69600 14.4609 17.562 813.398 523.605 1369.11 1369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 650 0.000256 4096 0.61 2220 69664 14.4055 17.5544 820.477 523.403 1375.92 1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 650 0.000256 4096 0.61 2220 69600 14.4364 17.5643 805.951 523.876 1361.91 1361.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 650 0.000256 4096 0.61 2220 69632 14.3712 17.5224 774.468 522.597 1329.04 1329.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 650 0.000256 4096 0.61 2220 69504 14.3606 17.5145 902.862 522.753 1457.57 1457.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 650 0.000256 4096 0.61 2220 69200 14.4242 17.5572 902.529 522.583 1457.18 1457.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 650 0.000256 4096 0.61 2220 69632 14.3741 17.535 830.166 523.686 1385.84 1385.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 650 0.000256 4096 0.61 2220 69824 14.4282 17.5402 1128.31 523.807 1684.17 1684.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 650 0.000256 4096 0.61 2220 69840 14.4445 17.5871 707.74 523.836 1263.69 1263.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 650 0.000256 4096 0.61 2220 69792 14.4029 17.556 658.85 523.576 1214.46 1214.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 650 0.000256 4096 0.61 2220 69776 14.4466 17.5771 672.942 523.585 1228.63 1228.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 650 0.000256 4096 0.61 2220 69760 14.3955 17.5489 678.206 524.085 1234.32 1234.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 650 0.000256 4096 0.61 2220 69696 14.4406 17.5715 830.401 523.877 1386.37 1386.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 650 0.000256 4096 0.61 2220 69408 14.3913 17.5404 577.302 523.691 1133.01 1133.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 650 0.000256 4096 0.61 2220 69600 14.388 17.554 795.793 523.217 1351.03 1351.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 650 0.000256 4096 0.61 2220 69440 14.3565 17.5166 558.844 523.186 1113.98 1114.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 650 0.000256 4096 0.61 2220 69696 14.377 17.5375 747.689 523.814 1303.5 1303.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 650 0.000256 4096 0.61 2220 69120 14.3579 17.518 533.993 522.667 1088.61 1088.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 650 0.000256 4096 0.61 2220 69600 14.4616 17.5685 781.549 523.554 1337.22 1337.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 650 0.000256 4096 0.61 2220 69200 14.412 17.5559 549.899 522.66 1104.61 1104.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 650 0.000256 4096 0.61 2220 69664 14.3933 17.5568 1001.08 523.455 1556.56 1556.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 650 0.000256 4096 0.61 2220 69440 14.3562 17.5204 655.2 522.665 1209.82 1209.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 650 0.000256 4096 0.61 2220 69600 14.4343 17.5698 958.871 523.311 1514.27 1514.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 650 0.000256 4096 0.61 2220 69120 14.3459 17.5163 647.356 521.947 1201.25 1201.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 650 0.000256 4096 0.61 2220 69376 14.3729 17.5211 930.589 522.625 1485.19 1485.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 650 0.000256 4096 0.61 2220 69120 14.396 17.537 625.774 523.823 1181.61 1181.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 650 0.000256 4096 0.61 2220 69120 14.3509 17.5194 811.098 522.152 1365.21 1365.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 650 0.000256 4096 0.61 2220 68352 14.3278 17.4919 561.09 521.318 1114.31 1114.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 650 0.000256 4096 0.61 2220 69200 14.4261 17.5524 836.047 523.012 1391.12 1391.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 650 0.000256 4096 0.61 2220 68800 14.3555 17.5206 590.358 521.505 1143.82 1143.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 650 0.000256 4096 0.61 2232 69632 14.4254 17.5554 1099.63 523.822 1655.52 1655.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 650 0.000256 4096 0.61 2232 69600 14.4516 17.5833 661.407 524.235 1217.76 1217.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 650 0.000256 4096 0.61 2232 69600 14.4059 17.558 650.883 523.553 1206.48 1206.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 650 0.000256 4096 0.61 2232 69504 14.3708 17.5331 417.076 523.823 972.885 972.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 650 0.000256 4096 0.61 2232 69552 14.4343 17.5739 758.428 524.087 1314.6 1314.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 650 0.000256 4096 0.61 2232 69440 14.4066 17.551 479.424 523.469 1034.93 1035.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 650 0.000256 4096 0.61 2232 69504 14.3888 17.549 730.063 523.64 1285.72 1285.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 650 0.000256 4096 0.61 2232 69120 14.3669 17.5227 485.36 522.618 1039.95 1040.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 650 0.000256 4096 0.61 2232 69552 14.4364 17.5788 797.753 523.429 1353.28 1353.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 650 0.000256 4096 0.61 2232 69408 14.3865 17.5475 559.715 523.059 1114.79 1114.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 650 0.000256 4096 0.61 2232 69440 14.4118 17.5514 756.012 523.579 1311.63 1311.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 650 0.000256 4096 0.61 2232 69120 14.3571 17.5165 542.028 522.674 1096.66 1096.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 650 0.000256 4096 0.61 2232 69504 14.3688 17.5469 972.743 523.796 1528.54 1528.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 650 0.000256 4096 0.61 2232 69120 14.367 17.5168 621.946 522.773 1176.69 1176.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 650 0.000256 4096 0.61 2232 69400 14.4557 17.5677 957.765 523.115 1512.99 1513.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 650 0.000256 4096 0.61 2232 69200 14.4138 17.541 649.721 523.072 1204.83 1204.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 650 0.000256 4096 0.61 2232 69440 14.4056 17.5616 939.752 523.894 1495.69 1495.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 650 0.000256 4096 0.61 2232 68992 14.3521 17.5162 617.565 522.792 1172.31 1172.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 650 0.000256 4096 0.61 2232 69360 14.4408 17.5702 906.566 523.445 1462.1 1462.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 650 0.000256 4096 0.61 2232 68640 14.338 17.5117 580.777 521.584 1134.29 1134.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 650 0.000256 4096 0.61 2232 69120 14.3647 17.5268 865.808 522.546 1420.33 1420.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 650 0.000256 4096 0.61 2232 69120 14.3857 17.535 584.215 523.314 1139.54 1139.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 650 0.000256 4096 0.61 2225 69888 14.3991 17.531 1269.18 524.037 1825.23 1825.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 650 0.000256 4096 0.61 2225 69840 14.4612 17.5806 634.167 524.191 1190.48 1190.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 650 0.000256 4096 0.61 2225 69600 14.4487 17.5596 1056.91 523.864 1612.86 1612.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 650 0.000256 4096 0.61 2225 69792 14.4115 17.5614 672.499 523.585 1228.14 1228.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 650 0.000256 4096 0.61 2225 69696 14.3758 17.5408 432.914 523.802 988.715 988.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 650 0.000256 4096 0.61 2225 69776 14.4301 17.5718 727.387 524.137 1283.61 1283.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 650 0.000256 4096 0.61 2225 69664 14.4014 17.5507 461.933 523.452 1017.42 1017.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 650 0.000256 4096 0.61 2225 69760 14.3909 17.5576 752.214 524.039 1308.28 1308.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 650 0.000256 4096 0.61 2225 69376 14.3781 17.5204 499.058 522.526 1053.56 1053.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 650 0.000256 4096 0.61 2225 69696 14.4286 17.5733 792.72 523.878 1348.68 1348.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 650 0.000256 4096 0.61 2225 69408 14.3883 17.5411 569.675 528.182 1129.87 1129.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 650 0.000256 4096 0.61 2225 69600 14.4107 17.5555 771.463 523.223 1326.73 1326.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 650 0.000256 4096 0.61 2225 69440 14.3552 17.5227 543.806 522.781 1098.55 1098.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 650 0.000256 4096 0.61 2225 69696 14.3703 17.5404 944.49 523.812 1500.29 1500.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 650 0.000256 4096 0.61 2225 69120 14.3655 17.5199 629.805 522.72 1184.49 1184.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 650 0.000256 4096 0.61 2225 69600 14.4507 17.5658 946.083 522.997 1501.18 1501.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 650 0.000256 4096 0.61 2225 69200 14.4097 17.5493 636.24 523.076 1191.36 1191.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 650 0.000256 4096 0.61 2225 69664 14.4038 17.5589 916.202 523.897 1472.15 1472.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 650 0.000256 4096 0.61 2225 69440 14.3546 17.518 599.845 523.169 1154.97 1155.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 650 0.000256 4096 0.61 2225 69600 14.4277 17.5636 885.36 523.923 1441.35 1441.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 650 0.000256 4096 0.61 2225 69120 14.35 17.51 584.036 521.946 1137.93 1138.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 650 0.000256 4096 0.61 2225 69376 14.3774 17.5145 845.11 522.629 1399.72 1399.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 650 0.000256 4096 0.61 2225 69120 14.3913 17.5328 596.974 523.506 1152.49 1152.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 650 0.000256 4096 0.61 2240 69504 14.4405 17.5515 1064.65 523.821 1620.55 1620.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 650 0.000256 4096 0.61 2240 69376 14.4445 17.5461 1150.14 524.139 1706.35 1706.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 650 0.000256 4096 0.61 2240 69440 14.4445 17.5759 634.807 524.253 1191.16 1191.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 650 0.000256 4096 0.61 2240 69280 14.4017 17.5488 406.643 523.721 962.397 962.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 650 0.000256 4096 0.61 2240 69408 14.3982 17.5629 684.112 524.071 1240.23 1240.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 650 0.000256 4096 0.61 2240 69312 14.3626 17.551 439.355 523.782 995.137 995.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 650 0.000256 4096 0.61 2240 69440 14.44 17.5756 677.818 524.087 1234 1234.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 650 0.000256 4096 0.61 2240 69216 14.4115 17.5575 435.573 523.39 991.015 991.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 650 0.000256 4096 0.61 2240 69216 14.4342 17.5807 361.217 523.659 916.972 917.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 650 0.000256 4096 0.61 2240 69376 14.3895 17.5483 684.951 524.141 1241.11 1241.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 650 0.000256 4096 0.61 2240 69120 14.3626 17.5199 465.221 523.11 1020.29 1020.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 650 0.000256 4096 0.61 2240 68736 14.366 17.5165 384.373 522.2 938.536 938.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 650 0.000256 4096 0.61 2240 69264 14.4445 17.5739 975.905 523.944 1531.95 1532.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 650 0.000256 4096 0.61 2240 69120 14.3827 17.552 617.192 523.483 1172.69 1172.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 650 0.000256 4096 0.61 2240 68688 14.4142 17.5476 504.107 523.068 1059.22 1059.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 650 0.000256 4096 0.61 2240 69280 14.4048 17.5507 912.17 523.106 1467.31 1467.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 650 0.000256 4096 0.61 2240 69120 14.3565 17.5309 616.697 523.281 1171.94 1172.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 650 0.000256 4096 0.61 2240 68640 14.3524 17.5148 513.434 521.939 1067.33 1067.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 650 0.000256 4096 0.61 2240 69312 14.3751 17.5359 863.115 523.69 1418.8 1418.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 650 0.000256 4096 0.61 2240 68736 14.3625 17.5163 555.579 522.277 1109.82 1109.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 650 0.000256 4096 0.61 2240 69120 14.3688 17.5454 488.886 523.907 1044.79 1044.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 650 0.000256 4096 0.61 2240 69200 14.4527 17.571 851.83 523.606 1407.54 1407.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 650 0.000256 4096 0.61 2240 68800 14.4079 17.5493 592.353 522.822 1147.21 1147.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 650 0.000256 4096 0.61 2240 69000 14.455 17.574 491.874 523.61 1047.6 1047.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 650 0.000256 4096 0.61 2240 69216 14.4059 17.5524 825.129 523.401 1380.57 1380.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 650 0.000256 4096 0.61 2240 68992 14.3585 17.5247 577.32 523.168 1132.45 1132.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 650 0.000256 4096 0.61 2240 68544 14.3217 17.4723 471.238 521.413 1024.53 1024.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 650 0.000256 4096 0.61 2240 69120 14.4384 17.5731 814.488 523.425 1370.01 1370.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 650 0.000256 4096 0.61 2240 68640 14.3308 17.5137 576.159 521.87 1129.96 1130.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 650 0.000256 4096 0.61 2240 68400 14.4405 17.567 477.495 523.503 1033.09 1033.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 650 0.000256 4096 0.61 2240 69120 14.3524 17.515 813.38 522.628 1367.95 1368.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 650 0.000256 4096 0.61 2240 69120 14.3796 17.5437 552.098 523.373 1107.48 1107.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 650 0.000256 4096 0.61 2240 68352 14.3258 17.4942 500.845 521.207 1053.95 1054.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 650 0.000256 4096 0.61 2240 69696 14.4172 17.5449 1098.83 523.78 1654.65 1654.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 650 0.000256 4096 0.61 2240 69632 14.4348 17.5512 1061.97 523.715 1617.75 1617.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 650 0.000256 4096 0.61 2240 69680 14.448 17.5821 716.963 524.364 1273.44 1273.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 650 0.000256 4096 0.61 2240 69440 14.3896 17.5514 456.685 523.724 1012.43 1012.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 650 0.000256 4096 0.61 2240 69360 14.4589 17.58 1192.85 523.509 1748.49 1748.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 650 0.000256 4096 0.61 2240 69600 14.3987 17.5584 659.172 523.559 1214.77 1214.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 650 0.000256 4096 0.61 2240 69504 14.3786 17.5276 432.961 524.274 989.223 989.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 650 0.000256 4096 0.61 2240 69408 14.3925 17.5518 354.187 523.562 909.777 909.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 650 0.000256 4096 0.61 2240 69664 14.4397 17.5735 945.286 523.705 1501.09 1501.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 650 0.000256 4096 0.61 2240 69440 14.3894 17.5629 596.103 523.386 1151.53 1151.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 650 0.000256 4096 0.61 2240 69552 14.4428 17.5799 486.132 523.793 1042.03 1042.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 650 0.000256 4096 0.61 2240 69632 14.3872 17.5527 880.399 524.073 1436.49 1436.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 650 0.000256 4096 0.61 2240 69376 14.3579 17.5268 563.039 523.115 1118.12 1118.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 650 0.000256 4096 0.61 2240 69120 14.3575 17.5124 454.792 522.177 1008.92 1009.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 650 0.000256 4096 0.61 2240 69552 14.4474 17.5729 901.132 523.516 1456.76 1456.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 650 0.000256 4096 0.61 2240 69408 14.3761 17.5549 587.022 522.926 1141.96 1142.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 650 0.000256 4096 0.61 2240 69120 14.4277 17.5493 515.342 522.683 1070.09 1070.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 650 0.000256 4096 0.61 2240 69120 14.365 17.5396 458.872 524.262 1015.12 1015.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 650 0.000256 4096 0.61 2240 69440 14.3994 17.5441 848.219 523.296 1403.54 1403.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 650 0.000256 4096 0.61 2240 69120 14.3483 17.522 573.936 523.281 1129.17 1129.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 650 0.000256 4096 0.61 2240 68640 14.341 17.5107 477.866 521.996 1031.8 1031.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 650 0.000256 4096 0.61 2240 69120 14.3919 17.5493 483.684 524.147 1039.85 1039.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 650 0.000256 4096 0.61 2240 69504 14.3635 17.5452 803.778 523.813 1359.59 1359.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 650 0.000256 4096 0.61 2240 69120 14.3708 17.5169 567.386 522.72 1122.08 1122.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 650 0.000256 4096 0.61 2240 69120 14.3696 17.5432 467.123 523.814 1022.93 1023.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 650 0.000256 4096 0.61 2240 68352 14.3151 17.4961 434.522 521.684 988.099 988.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 650 0.000256 4096 0.61 2240 69400 14.4622 17.5592 825.189 523.131 1380.43 1380.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 650 0.000256 4096 0.61 2240 69200 14.4254 17.544 561.382 522.577 1116.02 1116.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 650 0.000256 4096 0.61 2240 69000 14.4572 17.5681 495.523 523.106 1050.74 1050.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 650 0.000256 4096 0.61 2240 68800 14.3568 17.5087 445.443 521.508 998.895 998.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 650 0.000256 4096 0.61 2256 69184 14.3663 17.5364 691.313 523.687 1246.98 1247.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 650 0.000256 4096 0.61 2256 69120 14.4014 17.5575 1219.15 523.742 1774.94 1775.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 650 0.000256 4096 0.61 2256 69120 14.3827 17.5452 1372.84 524.257 1929.11 1929.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 650 0.000256 4096 0.61 2256 69120 14.441 17.5843 661.631 524.239 1217.98 1218.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 650 0.000256 4096 0.61 2256 68960 14.3954 17.5644 434.758 523.664 990.464 990.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 650 0.000256 4096 0.61 2256 68880 14.4351 17.5628 355.247 523.447 910.773 910.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 650 0.000256 4096 0.61 2256 69120 14.4034 17.5555 916.546 524.004 1472.6 1472.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 650 0.000256 4096 0.61 2256 69120 14.3626 17.5373 580.801 524.32 1137.1 1137.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 650 0.000256 4096 0.61 2256 68832 14.3848 17.5406 466.822 523.495 1022.32 1022.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 650 0.000256 4096 0.61 2256 68736 14.3549 17.5124 395.203 522.715 949.865 949.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 650 0.000256 4096 0.61 2256 69104 14.4538 17.5709 849.829 523.687 1405.62 1405.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 650 0.000256 4096 0.61 2256 68992 14.4056 17.5606 541.954 523.877 1097.88 1097.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 650 0.000256 4096 0.61 2256 68880 14.4359 17.5724 445.94 524.174 1002.2 1002.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 650 0.000256 4096 0.61 2256 68544 14.3433 17.5176 400.118 522.796 954.854 954.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 650 0.000256 4096 0.61 2256 69120 14.3912 17.5554 823.808 524.024 1379.86 1379.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 650 0.000256 4096 0.61 2256 68864 14.3708 17.5268 536.534 523.048 1091.56 1091.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 650 0.000256 4096 0.61 2256 68736 14.377 17.5144 450.454 522.281 1004.71 1004.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 650 0.000256 4096 0.61 2256 68608 14.3877 17.5412 396.625 523.688 952.324 952.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 650 0.000256 4096 0.61 2256 68976 14.4436 17.5681 811.846 523.937 1367.88 1367.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 650 0.000256 4096 0.61 2256 68832 14.3896 17.5445 563.836 523.399 1119.25 1119.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 650 0.000256 4096 0.61 2256 68688 14.4221 17.5596 476.819 523.107 1031.99 1032.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 650 0.000256 4096 0.61 2256 68544 14.3716 17.5399 477.028 524.26 1033.28 1033.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 650 0.000256 4096 0.61 2256 68960 14.3942 17.561 805.04 523.243 1360.32 1360.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 650 0.000256 4096 0.61 2256 68800 14.3511 17.5273 574.708 523.227 1129.9 1129.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 650 0.000256 4096 0.61 2256 68160 14.3483 17.5104 469.329 521.945 1023.21 1023.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 650 0.000256 4096 0.61 2256 68480 14.3895 17.5508 440.663 523.653 996.336 996.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 650 0.000256 4096 0.61 2250 69376 14.3725 17.5437 719.436 523.821 1275.25 1275.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 650 0.000256 4096 0.61 2250 69248 14.4172 17.5467 1202.41 524.15 1758.61 1758.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 650 0.000256 4096 0.61 2250 69312 14.3974 17.5493 1348.5 523.91 1904.44 1904.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 650 0.000256 4096 0.61 2250 69360 14.427 17.5759 664.258 523.834 1220.18 1220.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 650 0.000256 4096 0.61 2250 69120 14.4037 17.5519 428.082 523.715 983.838 983.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 650 0.000256 4096 0.61 2250 69120 14.43 17.5677 357.12 523.924 913.128 913.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 650 0.000256 4096 0.61 2250 68800 14.4061 17.5093 1025.49 522.863 1580.35 1580.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 650 0.000256 4096 0.61 2250 69312 14.4005 17.5639 901.836 523.942 1457.82 1457.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 650 0.000256 4096 0.61 2250 69312 14.3585 17.5539 565.456 523.74 1121.19 1121.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 650 0.000256 4096 0.61 2250 69120 14.3852 17.5564 459.151 523.487 1014.66 1014.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 650 0.000256 4096 0.61 2250 68736 14.3626 17.5124 389.345 522.645 943.947 944.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 650 0.000256 4096 0.61 2250 69328 14.4504 17.5837 827.124 523.78 1383.02 1383.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 650 0.000256 4096 0.61 2250 69216 14.3974 17.5452 530.45 524.039 1086.51 1086.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 650 0.000256 4096 0.61 2250 69216 14.4364 17.5746 437.085 524.184 993.359 993.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 650 0.000256 4096 0.61 2250 68992 14.3659 17.5177 392.106 523.223 947.292 947.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 650 0.000256 4096 0.61 2250 69248 14.3811 17.545 823.911 524.132 1380.05 1380.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 650 0.000256 4096 0.61 2250 68864 14.3706 17.5246 533.788 523.071 1088.84 1088.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 650 0.000256 4096 0.61 2250 68736 14.3599 17.5097 453.741 522.362 1008.05 1008.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 650 0.000256 4096 0.61 2250 68608 14.3789 17.5422 401.892 523.374 957.27 957.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 650 0.000256 4096 0.61 2250 69264 14.4421 17.5596 847.4 523.44 1402.92 1403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 650 0.000256 4096 0.61 2250 69120 14.3852 17.5425 603.978 523.539 1159.53 1159.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 650 0.000256 4096 0.61 2250 68688 14.4116 17.5493 494.746 522.674 1049.46 1049.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 650 0.000256 4096 0.61 2250 69120 14.3844 17.5479 471.229 523.88 1027.13 1027.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 650 0.000256 4096 0.61 2250 68400 14.4384 17.5707 426.376 523.314 981.776 981.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 650 0.000256 4096 0.61 2250 69120 14.3892 17.5537 816.693 523.565 1372.28 1372.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 650 0.000256 4096 0.61 2250 68800 14.3472 17.5265 562.321 522.656 1116.93 1117.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 650 0.000256 4096 0.61 2250 68640 14.3503 17.5119 478.47 521.588 1032 1032.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 650 0.000256 4096 0.61 2250 68480 14.3881 17.5575 439.065 524.09 995.184 995.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 650 0.000256 4096 0.61 2250 68000 14.3643 17.506 416.749 526.605 975.314 975.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 650 0.000256 4096 0.61 2220 69568 14.3667 17.5416 657.527 524.192 1213.71 1213.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 650 0.000256 4096 0.61 2220 69504 14.4682 17.5514 1037.12 523.554 1592.77 1592.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 650 0.000256 4096 0.61 2220 69504 14.434 17.5514 1021.36 524.324 1577.75 1577.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 650 0.000256 4096 0.61 2220 69120 14.43 17.5256 1141.49 522.576 1696.1 1696.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 650 0.000256 4096 0.61 2220 69600 14.4428 17.5893 896.024 524.505 1452.64 1452.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 650 0.000256 4096 0.61 2220 69440 14.3995 17.5452 560.905 523.231 1116.16 1116.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 650 0.000256 4096 0.61 2220 69360 14.4323 17.5661 456.672 523.43 1012.18 1012.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 650 0.000256 4096 0.61 2220 69120 14.3708 17.5274 1459 522.875 2013.86 2013.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 650 0.000256 4096 0.61 2220 69504 14.4014 17.5555 817.381 523.561 1372.98 1373.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 650 0.000256 4096 0.61 2220 69504 14.3742 17.5406 517.865 523.911 1073.77 1073.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 650 0.000256 4096 0.61 2220 69120 14.3771 17.543 423.79 523.493 979.284 979.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 650 0.000256 4096 0.61 2220 69120 14.3585 17.5119 384.039 522.271 938.262 938.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 650 0.000256 4096 0.61 2220 68640 14.3605 17.5162 329.456 522.002 883.415 883.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 650 0.000256 4096 0.61 2220 69552 14.4466 17.5882 788.061 523.77 1343.95 1344.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 650 0.000256 4096 0.61 2220 69440 14.3941 17.5478 504.134 523.265 1059.42 1059.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 650 0.000256 4096 0.61 2220 69216 14.4404 17.58 423.405 524.196 979.705 979.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 650 0.000256 4096 0.61 2220 68992 14.3692 17.5216 369.867 523.159 924.999 925.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 650 0.000256 4096 0.61 2220 68880 14.3611 17.5257 330.416 521.225 883.611 883.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 650 0.000256 4096 0.61 2220 69504 14.3995 17.5498 748.139 524.142 1304.31 1304.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 650 0.000256 4096 0.61 2220 69120 14.3638 17.5206 511.443 523.015 1066.43 1066.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 650 0.000256 4096 0.61 2220 69120 14.364 17.5091 425.313 522.658 979.93 980.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 650 0.000256 4096 0.61 2220 69120 14.3811 17.5363 394.851 523.386 950.238 950.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 650 0.000256 4096 0.61 2220 69120 14.3769 17.5514 360.201 523.665 915.874 915.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 650 0.000256 4096 0.61 2240 69504 14.3733 17.5459 651.14 523.762 1206.9 1206.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 650 0.000256 4096 0.61 2240 69376 14.4385 17.5463 1028.68 524.163 1584.91 1584.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 650 0.000256 4096 0.61 2240 69312 14.4179 17.5356 1017.19 523.817 1573.05 1573.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 650 0.000256 4096 0.61 2240 69120 14.4322 17.5165 1142.22 523.108 1697.36 1697.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 650 0.000256 4096 0.61 2240 69440 14.4301 17.58 869.684 524.224 1426 1426.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 650 0.000256 4096 0.61 2240 69280 14.4023 17.5575 531.164 523.235 1086.44 1086.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 650 0.000256 4096 0.61 2240 69120 14.4454 17.5698 439.442 523.311 994.848 994.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 650 0.000256 4096 0.61 2240 69120 14.3562 17.5263 378.635 522.771 933.371 933.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 650 0.000256 4096 0.61 2240 68800 14.419 17.5534 1368.01 522.963 1923.02 1923.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 650 0.000256 4096 0.61 2240 69408 14.3929 17.5636 796.44 523.957 1352.43 1352.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 650 0.000256 4096 0.61 2240 69312 14.3617 17.5372 498.743 523.703 1054.42 1054.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 650 0.000256 4096 0.61 2240 69120 14.3908 17.5473 412.251 523.49 967.768 967.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 650 0.000256 4096 0.61 2240 68736 14.3585 17.5167 365.281 522.283 919.521 919.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 650 0.000256 4096 0.61 2240 68640 14.3388 17.5028 319.613 521.864 873.4 873.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 650 0.000256 4096 0.61 2240 69440 14.4312 17.5798 756.631 523.683 1312.41 1312.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 650 0.000256 4096 0.61 2240 69216 14.4052 17.5548 482.054 523.486 1037.58 1037.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 650 0.000256 4096 0.61 2240 69216 14.4348 17.578 408.111 524.129 964.334 964.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 650 0.000256 4096 0.61 2240 68992 14.3553 17.5145 357.994 523.289 913.232 913.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 650 0.000256 4096 0.61 2240 68320 14.3785 17.516 317.973 521.693 871.637 871.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 650 0.000256 4096 0.61 2240 69376 14.3932 17.5492 749.611 524.087 1305.72 1305.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 650 0.000256 4096 0.61 2240 69120 14.3629 17.5315 505.997 523.101 1061.07 1061.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 650 0.000256 4096 0.61 2240 68736 14.3561 17.5104 415.772 522.59 970.309 970.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 650 0.000256 4096 0.61 2240 69120 14.3827 17.5323 386.298 523.383 941.674 941.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 650 0.000256 4096 0.61 2240 69120 14.3957 17.5427 357.464 524.259 913.748 913.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 650 0.000256 4096 0.61 2240 68352 14.3259 17.5002 334.872 521.326 888.108 888.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 650 0.000256 4096 0.61 2304 69056 14.4411 17.5696 1257.28 524.273 1813.65 1813.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 650 0.000256 4096 0.61 2304 68992 14.3647 17.5482 735.674 524.241 1291.91 1291.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 650 0.000256 4096 0.61 2304 68864 14.3852 17.5493 477.296 524.094 1033.41 1033.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 650 0.000256 4096 0.61 2304 68928 14.4159 17.5396 1070.47 524.262 1626.77 1626.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 650 0.000256 4096 0.61 2304 68608 14.42 17.5324 1060.51 522.99 1615.54 1615.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 650 0.000256 4096 0.61 2304 68480 14.4063 17.5268 1056.21 522.81 1611.04 1611.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 650 0.000256 4096 0.61 2304 68352 14.4323 17.5153 1047.99 522.355 1602.38 1602.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 650 0.000256 4096 0.61 2304 68544 14.4056 17.5244 1195.01 522.872 1749.9 1749.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 650 0.000256 4096 0.61 2304 68608 14.4331 17.535 1193.23 523.174 1748.46 1748.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 650 0.000256 4096 0.61 2220 68992 14.4223 17.5212 1143.29 523.175 1698.49 1698.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 650 0.000256 4096 0.61 2240 68992 14.4075 17.5186 1139.99 522.801 1694.8 1694.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 650 0.000256 4096 0.61 2250 68320 14.4179 17.506 1165.75 521.742 1719.5 1719.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 650 0.000256 4096 0.61 2256 68320 14.42 17.5206 1163.88 521.669 1717.57 1717.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 650 0.000256 4096 0.61 2240 69120 14.4466 17.5197 1145.66 522.698 1700.41 1700.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 650 0.000256 4096 0.61 2240 68160 14.3729 17.5196 1603.34 523.228 2158.55 2158.64
