

================================================================
== Vitis HLS Report for 'runTest'
================================================================
* Date:           Mon Oct 17 15:14:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.140 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min   |    max    | min | max |   Type   |
    +---------+---------+----------+-----------+-----+-----+----------+
    |      103|      880|  1.854 us|  15.840 us|   88|  792|  dataflow|
    +---------+---------+----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputAOV"   --->   Operation 7 'read' 'inputAOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%AOV_7_c = alloca i64 1"   --->   Operation 8 'alloca' 'AOV_7_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%AOV_6_c = alloca i64 1"   --->   Operation 9 'alloca' 'AOV_6_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%AOV_5_c = alloca i64 1"   --->   Operation 10 'alloca' 'AOV_5_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%AOV_4_c = alloca i64 1"   --->   Operation 11 'alloca' 'AOV_4_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%AOV_3_c = alloca i64 1"   --->   Operation 12 'alloca' 'AOV_3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%AOV_2_c = alloca i64 1"   --->   Operation 13 'alloca' 'AOV_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%AOV_1_c = alloca i64 1"   --->   Operation 14 'alloca' 'AOV_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%AOV_c = alloca i64 1"   --->   Operation 15 'alloca' 'AOV_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_9_c = alloca i64 1"   --->   Operation 16 'alloca' 'p_ZL9n_regions_9_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_8_c = alloca i64 1"   --->   Operation 17 'alloca' 'p_ZL9n_regions_8_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_7_c = alloca i64 1"   --->   Operation 18 'alloca' 'p_ZL9n_regions_7_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_63_c = alloca i64 1"   --->   Operation 19 'alloca' 'p_ZL9n_regions_63_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_62_c = alloca i64 1"   --->   Operation 20 'alloca' 'p_ZL9n_regions_62_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_61_c = alloca i64 1"   --->   Operation 21 'alloca' 'p_ZL9n_regions_61_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_60_c = alloca i64 1"   --->   Operation 22 'alloca' 'p_ZL9n_regions_60_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_6_c = alloca i64 1"   --->   Operation 23 'alloca' 'p_ZL9n_regions_6_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_59_c = alloca i64 1"   --->   Operation 24 'alloca' 'p_ZL9n_regions_59_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_58_c = alloca i64 1"   --->   Operation 25 'alloca' 'p_ZL9n_regions_58_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_57_c = alloca i64 1"   --->   Operation 26 'alloca' 'p_ZL9n_regions_57_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_56_c = alloca i64 1"   --->   Operation 27 'alloca' 'p_ZL9n_regions_56_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_55_c = alloca i64 1"   --->   Operation 28 'alloca' 'p_ZL9n_regions_55_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_54_c = alloca i64 1"   --->   Operation 29 'alloca' 'p_ZL9n_regions_54_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_53_c = alloca i64 1"   --->   Operation 30 'alloca' 'p_ZL9n_regions_53_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_52_c = alloca i64 1"   --->   Operation 31 'alloca' 'p_ZL9n_regions_52_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_51_c = alloca i64 1"   --->   Operation 32 'alloca' 'p_ZL9n_regions_51_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_50_c = alloca i64 1"   --->   Operation 33 'alloca' 'p_ZL9n_regions_50_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_5_c = alloca i64 1"   --->   Operation 34 'alloca' 'p_ZL9n_regions_5_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_49_c = alloca i64 1"   --->   Operation 35 'alloca' 'p_ZL9n_regions_49_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_48_c = alloca i64 1"   --->   Operation 36 'alloca' 'p_ZL9n_regions_48_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_47_c = alloca i64 1"   --->   Operation 37 'alloca' 'p_ZL9n_regions_47_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_46_c = alloca i64 1"   --->   Operation 38 'alloca' 'p_ZL9n_regions_46_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_45_c = alloca i64 1"   --->   Operation 39 'alloca' 'p_ZL9n_regions_45_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_44_c = alloca i64 1"   --->   Operation 40 'alloca' 'p_ZL9n_regions_44_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_43_c = alloca i64 1"   --->   Operation 41 'alloca' 'p_ZL9n_regions_43_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_42_c = alloca i64 1"   --->   Operation 42 'alloca' 'p_ZL9n_regions_42_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_41_c = alloca i64 1"   --->   Operation 43 'alloca' 'p_ZL9n_regions_41_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_40_c = alloca i64 1"   --->   Operation 44 'alloca' 'p_ZL9n_regions_40_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_4_c = alloca i64 1"   --->   Operation 45 'alloca' 'p_ZL9n_regions_4_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_39_c = alloca i64 1"   --->   Operation 46 'alloca' 'p_ZL9n_regions_39_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_38_c = alloca i64 1"   --->   Operation 47 'alloca' 'p_ZL9n_regions_38_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_37_c = alloca i64 1"   --->   Operation 48 'alloca' 'p_ZL9n_regions_37_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_36_c = alloca i64 1"   --->   Operation 49 'alloca' 'p_ZL9n_regions_36_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_35_c = alloca i64 1"   --->   Operation 50 'alloca' 'p_ZL9n_regions_35_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_34_c = alloca i64 1"   --->   Operation 51 'alloca' 'p_ZL9n_regions_34_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_33_c = alloca i64 1"   --->   Operation 52 'alloca' 'p_ZL9n_regions_33_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_32_c = alloca i64 1"   --->   Operation 53 'alloca' 'p_ZL9n_regions_32_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_31_c = alloca i64 1"   --->   Operation 54 'alloca' 'p_ZL9n_regions_31_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_30_c = alloca i64 1"   --->   Operation 55 'alloca' 'p_ZL9n_regions_30_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_3_c = alloca i64 1"   --->   Operation 56 'alloca' 'p_ZL9n_regions_3_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_29_c = alloca i64 1"   --->   Operation 57 'alloca' 'p_ZL9n_regions_29_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_28_c = alloca i64 1"   --->   Operation 58 'alloca' 'p_ZL9n_regions_28_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_27_c = alloca i64 1"   --->   Operation 59 'alloca' 'p_ZL9n_regions_27_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_26_c = alloca i64 1"   --->   Operation 60 'alloca' 'p_ZL9n_regions_26_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_25_c = alloca i64 1"   --->   Operation 61 'alloca' 'p_ZL9n_regions_25_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_24_c = alloca i64 1"   --->   Operation 62 'alloca' 'p_ZL9n_regions_24_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_23_c = alloca i64 1"   --->   Operation 63 'alloca' 'p_ZL9n_regions_23_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_22_c = alloca i64 1"   --->   Operation 64 'alloca' 'p_ZL9n_regions_22_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_21_c = alloca i64 1"   --->   Operation 65 'alloca' 'p_ZL9n_regions_21_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_20_c = alloca i64 1"   --->   Operation 66 'alloca' 'p_ZL9n_regions_20_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_2_c = alloca i64 1"   --->   Operation 67 'alloca' 'p_ZL9n_regions_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_19_c = alloca i64 1"   --->   Operation 68 'alloca' 'p_ZL9n_regions_19_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_18_c = alloca i64 1"   --->   Operation 69 'alloca' 'p_ZL9n_regions_18_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_17_c = alloca i64 1"   --->   Operation 70 'alloca' 'p_ZL9n_regions_17_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_16_c = alloca i64 1"   --->   Operation 71 'alloca' 'p_ZL9n_regions_16_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_15_c = alloca i64 1"   --->   Operation 72 'alloca' 'p_ZL9n_regions_15_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_14_c = alloca i64 1"   --->   Operation 73 'alloca' 'p_ZL9n_regions_14_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_13_c = alloca i64 1"   --->   Operation 74 'alloca' 'p_ZL9n_regions_13_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_12_c = alloca i64 1"   --->   Operation 75 'alloca' 'p_ZL9n_regions_12_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_11_c = alloca i64 1"   --->   Operation 76 'alloca' 'p_ZL9n_regions_11_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_10_c = alloca i64 1"   --->   Operation 77 'alloca' 'p_ZL9n_regions_10_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_1_c = alloca i64 1"   --->   Operation 78 'alloca' 'p_ZL9n_regions_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_0_c = alloca i64 1"   --->   Operation 79 'alloca' 'p_ZL9n_regions_0_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%call_ln0 = call void @entry_proc17, i8 %p_ZL9n_regions_0_c, i8 %p_ZL9n_regions_1_c, i8 %p_ZL9n_regions_10_c, i8 %p_ZL9n_regions_11_c, i8 %p_ZL9n_regions_12_c, i8 %p_ZL9n_regions_13_c, i8 %p_ZL9n_regions_14_c, i8 %p_ZL9n_regions_15_c, i8 %p_ZL9n_regions_16_c, i8 %p_ZL9n_regions_17_c, i8 %p_ZL9n_regions_18_c, i8 %p_ZL9n_regions_19_c, i8 %p_ZL9n_regions_2_c, i8 %p_ZL9n_regions_20_c, i8 %p_ZL9n_regions_21_c, i8 %p_ZL9n_regions_22_c, i8 %p_ZL9n_regions_23_c, i8 %p_ZL9n_regions_24_c, i8 %p_ZL9n_regions_25_c, i8 %p_ZL9n_regions_26_c, i8 %p_ZL9n_regions_27_c, i8 %p_ZL9n_regions_28_c, i8 %p_ZL9n_regions_29_c, i8 %p_ZL9n_regions_3_c, i8 %p_ZL9n_regions_30_c, i8 %p_ZL9n_regions_31_c, i8 %p_ZL9n_regions_32_c, i8 %p_ZL9n_regions_33_c, i8 %p_ZL9n_regions_34_c, i8 %p_ZL9n_regions_35_c, i8 %p_ZL9n_regions_36_c, i8 %p_ZL9n_regions_37_c, i8 %p_ZL9n_regions_38_c, i8 %p_ZL9n_regions_39_c, i8 %p_ZL9n_regions_4_c, i8 %p_ZL9n_regions_40_c, i8 %p_ZL9n_regions_41_c, i8 %p_ZL9n_regions_42_c, i8 %p_ZL9n_regions_43_c, i8 %p_ZL9n_regions_44_c, i8 %p_ZL9n_regions_45_c, i8 %p_ZL9n_regions_46_c, i8 %p_ZL9n_regions_47_c, i8 %p_ZL9n_regions_48_c, i8 %p_ZL9n_regions_49_c, i8 %p_ZL9n_regions_5_c, i8 %p_ZL9n_regions_50_c, i8 %p_ZL9n_regions_51_c, i8 %p_ZL9n_regions_52_c, i8 %p_ZL9n_regions_53_c, i8 %p_ZL9n_regions_54_c, i8 %p_ZL9n_regions_55_c, i8 %p_ZL9n_regions_56_c, i8 %p_ZL9n_regions_57_c, i8 %p_ZL9n_regions_58_c, i8 %p_ZL9n_regions_59_c, i8 %p_ZL9n_regions_6_c, i8 %p_ZL9n_regions_60_c, i8 %p_ZL9n_regions_61_c, i8 %p_ZL9n_regions_62_c, i8 %p_ZL9n_regions_63_c, i8 %p_ZL9n_regions_7_c, i8 %p_ZL9n_regions_8_c, i8 %p_ZL9n_regions_9_c, i8 %p_ZL9n_regions_9, i8 %p_ZL9n_regions_8, i8 %p_ZL9n_regions_7, i8 %p_ZL9n_regions_63, i8 %p_ZL9n_regions_62, i8 %p_ZL9n_regions_61, i8 %p_ZL9n_regions_60, i8 %p_ZL9n_regions_6, i8 %p_ZL9n_regions_59, i8 %p_ZL9n_regions_58, i8 %p_ZL9n_regions_57, i8 %p_ZL9n_regions_56, i8 %p_ZL9n_regions_55, i8 %p_ZL9n_regions_54, i8 %p_ZL9n_regions_53, i8 %p_ZL9n_regions_52, i8 %p_ZL9n_regions_51, i8 %p_ZL9n_regions_50, i8 %p_ZL9n_regions_5, i8 %p_ZL9n_regions_49, i8 %p_ZL9n_regions_48, i8 %p_ZL9n_regions_47, i8 %p_ZL9n_regions_46, i8 %p_ZL9n_regions_45, i8 %p_ZL9n_regions_44, i8 %p_ZL9n_regions_43, i8 %p_ZL9n_regions_42, i8 %p_ZL9n_regions_41, i8 %p_ZL9n_regions_40, i8 %p_ZL9n_regions_4, i8 %p_ZL9n_regions_39, i8 %p_ZL9n_regions_38, i8 %p_ZL9n_regions_37, i8 %p_ZL9n_regions_36, i8 %p_ZL9n_regions_35, i8 %p_ZL9n_regions_34, i8 %p_ZL9n_regions_33, i8 %p_ZL9n_regions_32, i8 %p_ZL9n_regions_31, i8 %p_ZL9n_regions_30, i8 %p_ZL9n_regions_3, i8 %p_ZL9n_regions_29, i8 %p_ZL9n_regions_28, i8 %p_ZL9n_regions_27, i8 %p_ZL9n_regions_26, i8 %p_ZL9n_regions_25, i8 %p_ZL9n_regions_24, i8 %p_ZL9n_regions_23, i8 %p_ZL9n_regions_22, i8 %p_ZL9n_regions_21, i8 %p_ZL9n_regions_20, i8 %p_ZL9n_regions_2, i8 %p_ZL9n_regions_19, i8 %p_ZL9n_regions_18, i8 %p_ZL9n_regions_17, i8 %p_ZL9n_regions_16, i8 %p_ZL9n_regions_15, i8 %p_ZL9n_regions_14, i8 %p_ZL9n_regions_13, i8 %p_ZL9n_regions_12, i8 %p_ZL9n_regions_11, i8 %p_ZL9n_regions_10, i8 %p_ZL9n_regions_1, i8 %p_ZL9n_regions_0"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 81 [2/2] (13.1ns)   --->   "%call_ret46 = call i296 @read_data.1, i512 %gmem, i64 %inputAOV_read, i8 %copying" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 81 'call' 'call_ret46' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 82 [1/2] (0.00ns)   --->   "%call_ret46 = call i296 @read_data.1, i512 %gmem, i64 %inputAOV_read, i8 %copying" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 82 'call' 'call_ret46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%checkId_V = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 83 'extractvalue' 'checkId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%taskId_V = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 84 'extractvalue' 'taskId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%executionId_V = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 85 'extractvalue' 'executionId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%uniId_V = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 86 'extractvalue' 'uniId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%AOV_c95_channel = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 87 'extractvalue' 'AOV_c95_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%AOV_1_c96_channel = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 88 'extractvalue' 'AOV_1_c96_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%AOV_2_c97_channel = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 89 'extractvalue' 'AOV_2_c97_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%AOV_3_c98_channel = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 90 'extractvalue' 'AOV_3_c98_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%AOV_4_c99_channel = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 91 'extractvalue' 'AOV_4_c99_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%AOV_5_c100_channel = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 92 'extractvalue' 'AOV_5_c100_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%AOV_6_c101_channel = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 93 'extractvalue' 'AOV_6_c101_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%AOV_7_c102_channel = extractvalue i296 %call_ret46" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 94 'extractvalue' 'AOV_7_c102_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 95 [1/1] (6.77ns)   --->   "%call_ret33 = call i22 @runTest_Block_entry6987_proc, i8 %checkId_V, i8 %p_ZL9n_regions_0_c, i8 %p_ZL9n_regions_1_c, i8 %p_ZL9n_regions_10_c, i8 %p_ZL9n_regions_11_c, i8 %p_ZL9n_regions_12_c, i8 %p_ZL9n_regions_13_c, i8 %p_ZL9n_regions_14_c, i8 %p_ZL9n_regions_15_c, i8 %p_ZL9n_regions_16_c, i8 %p_ZL9n_regions_17_c, i8 %p_ZL9n_regions_18_c, i8 %p_ZL9n_regions_19_c, i8 %p_ZL9n_regions_2_c, i8 %p_ZL9n_regions_20_c, i8 %p_ZL9n_regions_21_c, i8 %p_ZL9n_regions_22_c, i8 %p_ZL9n_regions_23_c, i8 %p_ZL9n_regions_24_c, i8 %p_ZL9n_regions_25_c, i8 %p_ZL9n_regions_26_c, i8 %p_ZL9n_regions_27_c, i8 %p_ZL9n_regions_28_c, i8 %p_ZL9n_regions_29_c, i8 %p_ZL9n_regions_3_c, i8 %p_ZL9n_regions_30_c, i8 %p_ZL9n_regions_31_c, i8 %p_ZL9n_regions_32_c, i8 %p_ZL9n_regions_33_c, i8 %p_ZL9n_regions_34_c, i8 %p_ZL9n_regions_35_c, i8 %p_ZL9n_regions_36_c, i8 %p_ZL9n_regions_37_c, i8 %p_ZL9n_regions_38_c, i8 %p_ZL9n_regions_39_c, i8 %p_ZL9n_regions_4_c, i8 %p_ZL9n_regions_40_c, i8 %p_ZL9n_regions_41_c, i8 %p_ZL9n_regions_42_c, i8 %p_ZL9n_regions_43_c, i8 %p_ZL9n_regions_44_c, i8 %p_ZL9n_regions_45_c, i8 %p_ZL9n_regions_46_c, i8 %p_ZL9n_regions_47_c, i8 %p_ZL9n_regions_48_c, i8 %p_ZL9n_regions_49_c, i8 %p_ZL9n_regions_5_c, i8 %p_ZL9n_regions_50_c, i8 %p_ZL9n_regions_51_c, i8 %p_ZL9n_regions_52_c, i8 %p_ZL9n_regions_53_c, i8 %p_ZL9n_regions_54_c, i8 %p_ZL9n_regions_55_c, i8 %p_ZL9n_regions_56_c, i8 %p_ZL9n_regions_57_c, i8 %p_ZL9n_regions_58_c, i8 %p_ZL9n_regions_59_c, i8 %p_ZL9n_regions_6_c, i8 %p_ZL9n_regions_60_c, i8 %p_ZL9n_regions_61_c, i8 %p_ZL9n_regions_62_c, i8 %p_ZL9n_regions_63_c, i8 %p_ZL9n_regions_7_c, i8 %p_ZL9n_regions_8_c, i8 %p_ZL9n_regions_9_c" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 95 'call' 'call_ret33' <Predicate = true> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%checkId_V_load_loc_channel = extractvalue i22 %call_ret33" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 96 'extractvalue' 'checkId_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%checkId_V_load_cast_loc_channel = extractvalue i22 %call_ret33" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 97 'extractvalue' 'checkId_V_load_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%agg_tmp_loc_channel = extractvalue i22 %call_ret33" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 98 'extractvalue' 'agg_tmp_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 11.3>
ST_3 : Operation 99 [2/2] (11.3ns)   --->   "%error = call i1 @run_test, i32 %regions, i6 %checkId_V_load_cast_loc_channel, i32 %regions_2, i32 %regions_3, i32 %regions_4, i8 %agg_tmp_loc_channel, i32 %AOV_c95_channel, i32 %AOV_1_c96_channel, i32 %AOV_2_c97_channel, i32 %AOV_3_c98_channel, i32 %AOV_4_c99_channel, i32 %AOV_5_c100_channel, i32 %AOV_6_c101_channel, i32 %AOV_7_c102_channel, i32 %AOV_c, i32 %AOV_1_c, i32 %AOV_2_c, i32 %AOV_3_c, i32 %AOV_4_c, i32 %AOV_5_c, i32 %AOV_6_c, i32 %AOV_7_c" [detector_solid/abs_solid_detector.cpp:496]   --->   Operation 99 'call' 'error' <Predicate = true> <Delay = 11.3> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 100 [1/2] (1.58ns)   --->   "%error = call i1 @run_test, i32 %regions, i6 %checkId_V_load_cast_loc_channel, i32 %regions_2, i32 %regions_3, i32 %regions_4, i8 %agg_tmp_loc_channel, i32 %AOV_c95_channel, i32 %AOV_1_c96_channel, i32 %AOV_2_c97_channel, i32 %AOV_3_c98_channel, i32 %AOV_4_c99_channel, i32 %AOV_5_c100_channel, i32 %AOV_6_c101_channel, i32 %AOV_7_c102_channel, i32 %AOV_c, i32 %AOV_1_c, i32 %AOV_2_c, i32 %AOV_3_c, i32 %AOV_4_c, i32 %AOV_5_c, i32 %AOV_6_c, i32 %AOV_7_c" [detector_solid/abs_solid_detector.cpp:496]   --->   Operation 100 'call' 'error' <Predicate = true> <Delay = 1.58> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 12.1>
ST_5 : Operation 101 [1/1] (3.63ns)   --->   "%call_ret29 = call i36 @runTest_Block_entry6989_proc, i8 %taskId_V, i8 %executionId_V, i16 %uniId_V" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 101 'call' 'call_ret29' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%taskId_V_load_loc_channel = extractvalue i36 %call_ret29" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 102 'extractvalue' 'taskId_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%taskId_V_load_cast_loc_channel = extractvalue i36 %call_ret29" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 103 'extractvalue' 'taskId_V_load_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%executionId_V_load_loc_channel = extractvalue i36 %call_ret29" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 104 'extractvalue' 'executionId_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%uniId_V_load_loc_channel = extractvalue i36 %call_ret29" [detector_solid/abs_solid_detector.cpp:495]   --->   Operation 105 'extractvalue' 'uniId_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 106 [2/2] (8.48ns)   --->   "%call_ln496 = call void @runTest_Block_entry6990_proc, i1 %error, i4 %taskId_V_load_cast_loc_channel, i8 %errorInTask, i8 %checkId_V_load_loc_channel, i8 %taskId_V_load_loc_channel, i8 %executionId_V_load_loc_channel, i16 %uniId_V_load_loc_channel, i288 %outcomeInRam, i32 %AOV_c, i32 %AOV_1_c, i32 %AOV_2_c, i32 %AOV_3_c, i32 %AOV_4_c, i32 %AOV_5_c, i32 %AOV_6_c, i32 %AOV_7_c, i16 %failedTask, i8 %p_ZL22failedTaskExecutionIds_15, i8 %p_ZL22failedTaskExecutionIds_0, i8 %p_ZL22failedTaskExecutionIds_1, i8 %p_ZL22failedTaskExecutionIds_2, i8 %p_ZL22failedTaskExecutionIds_3, i8 %p_ZL22failedTaskExecutionIds_4, i8 %p_ZL22failedTaskExecutionIds_5, i8 %p_ZL22failedTaskExecutionIds_6, i8 %p_ZL22failedTaskExecutionIds_7, i8 %p_ZL22failedTaskExecutionIds_8, i8 %p_ZL22failedTaskExecutionIds_9, i8 %p_ZL22failedTaskExecutionIds_10, i8 %p_ZL22failedTaskExecutionIds_11, i8 %p_ZL22failedTaskExecutionIds_12, i8 %p_ZL22failedTaskExecutionIds_13, i8 %p_ZL22failedTaskExecutionIds_14" [detector_solid/abs_solid_detector.cpp:496]   --->   Operation 106 'call' 'call_ln496' <Predicate = true> <Delay = 8.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @AOV_7_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %AOV_7_c, i32 %AOV_7_c"   --->   Operation 107 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @AOV_6_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %AOV_6_c, i32 %AOV_6_c"   --->   Operation 109 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @AOV_5_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %AOV_5_c, i32 %AOV_5_c"   --->   Operation 111 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @AOV_4_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %AOV_4_c, i32 %AOV_4_c"   --->   Operation 113 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @AOV_3_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %AOV_3_c, i32 %AOV_3_c"   --->   Operation 115 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @AOV_2_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %AOV_2_c, i32 %AOV_2_c"   --->   Operation 117 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @AOV_1_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %AOV_1_c, i32 %AOV_1_c"   --->   Operation 119 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @AOV_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %AOV_c, i32 %AOV_c"   --->   Operation 121 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AOV_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_9_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_9_c, i8 %p_ZL9n_regions_9_c"   --->   Operation 123 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_9_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_8_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_8_c, i8 %p_ZL9n_regions_8_c"   --->   Operation 125 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_8_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_7_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_7_c, i8 %p_ZL9n_regions_7_c"   --->   Operation 127 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_7_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_63_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_63_c, i8 %p_ZL9n_regions_63_c"   --->   Operation 129 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_63_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_62_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_62_c, i8 %p_ZL9n_regions_62_c"   --->   Operation 131 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_62_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_61_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_61_c, i8 %p_ZL9n_regions_61_c"   --->   Operation 133 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_61_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_60_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_60_c, i8 %p_ZL9n_regions_60_c"   --->   Operation 135 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_60_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_6_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_6_c, i8 %p_ZL9n_regions_6_c"   --->   Operation 137 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_6_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_138 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_59_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_59_c, i8 %p_ZL9n_regions_59_c"   --->   Operation 139 'specchannel' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_59_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%empty_139 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_58_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_58_c, i8 %p_ZL9n_regions_58_c"   --->   Operation 141 'specchannel' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_58_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_140 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_57_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_57_c, i8 %p_ZL9n_regions_57_c"   --->   Operation 143 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_57_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%empty_141 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_56_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_56_c, i8 %p_ZL9n_regions_56_c"   --->   Operation 145 'specchannel' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_56_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%empty_142 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_55_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_55_c, i8 %p_ZL9n_regions_55_c"   --->   Operation 147 'specchannel' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_55_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_54_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_54_c, i8 %p_ZL9n_regions_54_c"   --->   Operation 149 'specchannel' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_54_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_53_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_53_c, i8 %p_ZL9n_regions_53_c"   --->   Operation 151 'specchannel' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_53_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_52_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_52_c, i8 %p_ZL9n_regions_52_c"   --->   Operation 153 'specchannel' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_52_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_51_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_51_c, i8 %p_ZL9n_regions_51_c"   --->   Operation 155 'specchannel' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_51_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_50_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_50_c, i8 %p_ZL9n_regions_50_c"   --->   Operation 157 'specchannel' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_50_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_5_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_5_c, i8 %p_ZL9n_regions_5_c"   --->   Operation 159 'specchannel' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_5_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_49_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_49_c, i8 %p_ZL9n_regions_49_c"   --->   Operation 161 'specchannel' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_49_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_48_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_48_c, i8 %p_ZL9n_regions_48_c"   --->   Operation 163 'specchannel' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_48_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_47_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_47_c, i8 %p_ZL9n_regions_47_c"   --->   Operation 165 'specchannel' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_47_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_46_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_46_c, i8 %p_ZL9n_regions_46_c"   --->   Operation 167 'specchannel' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_46_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_45_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_45_c, i8 %p_ZL9n_regions_45_c"   --->   Operation 169 'specchannel' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_45_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_44_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_44_c, i8 %p_ZL9n_regions_44_c"   --->   Operation 171 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_44_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_43_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_43_c, i8 %p_ZL9n_regions_43_c"   --->   Operation 173 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_43_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_42_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_42_c, i8 %p_ZL9n_regions_42_c"   --->   Operation 175 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_42_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_41_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_41_c, i8 %p_ZL9n_regions_41_c"   --->   Operation 177 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_41_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_40_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_40_c, i8 %p_ZL9n_regions_40_c"   --->   Operation 179 'specchannel' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_40_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_4_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_4_c, i8 %p_ZL9n_regions_4_c"   --->   Operation 181 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_4_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_39_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_39_c, i8 %p_ZL9n_regions_39_c"   --->   Operation 183 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_39_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_38_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_38_c, i8 %p_ZL9n_regions_38_c"   --->   Operation 185 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_38_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_37_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_37_c, i8 %p_ZL9n_regions_37_c"   --->   Operation 187 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_37_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_36_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_36_c, i8 %p_ZL9n_regions_36_c"   --->   Operation 189 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_36_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_35_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_35_c, i8 %p_ZL9n_regions_35_c"   --->   Operation 191 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_35_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_34_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_34_c, i8 %p_ZL9n_regions_34_c"   --->   Operation 193 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_34_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_33_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_33_c, i8 %p_ZL9n_regions_33_c"   --->   Operation 195 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_33_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_32_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_32_c, i8 %p_ZL9n_regions_32_c"   --->   Operation 197 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_32_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_31_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_31_c, i8 %p_ZL9n_regions_31_c"   --->   Operation 199 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_31_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_30_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_30_c, i8 %p_ZL9n_regions_30_c"   --->   Operation 201 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_30_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_3_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_3_c, i8 %p_ZL9n_regions_3_c"   --->   Operation 203 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_3_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_29_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_29_c, i8 %p_ZL9n_regions_29_c"   --->   Operation 205 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_29_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_28_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_28_c, i8 %p_ZL9n_regions_28_c"   --->   Operation 207 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_28_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_27_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_27_c, i8 %p_ZL9n_regions_27_c"   --->   Operation 209 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_27_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_26_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_26_c, i8 %p_ZL9n_regions_26_c"   --->   Operation 211 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_26_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_25_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_25_c, i8 %p_ZL9n_regions_25_c"   --->   Operation 213 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_25_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_24_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_24_c, i8 %p_ZL9n_regions_24_c"   --->   Operation 215 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_24_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_23_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_23_c, i8 %p_ZL9n_regions_23_c"   --->   Operation 217 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_23_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_22_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_22_c, i8 %p_ZL9n_regions_22_c"   --->   Operation 219 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_22_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_21_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_21_c, i8 %p_ZL9n_regions_21_c"   --->   Operation 221 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_21_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_20_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_20_c, i8 %p_ZL9n_regions_20_c"   --->   Operation 223 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_20_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_2_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_2_c, i8 %p_ZL9n_regions_2_c"   --->   Operation 225 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_19_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_19_c, i8 %p_ZL9n_regions_19_c"   --->   Operation 227 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_19_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_18_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_18_c, i8 %p_ZL9n_regions_18_c"   --->   Operation 229 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_18_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_17_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_17_c, i8 %p_ZL9n_regions_17_c"   --->   Operation 231 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_17_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_16_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_16_c, i8 %p_ZL9n_regions_16_c"   --->   Operation 233 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_16_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_15_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_15_c, i8 %p_ZL9n_regions_15_c"   --->   Operation 235 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_15_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_14_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_14_c, i8 %p_ZL9n_regions_14_c"   --->   Operation 237 'specchannel' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_13_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_13_c, i8 %p_ZL9n_regions_13_c"   --->   Operation 239 'specchannel' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_13_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_12_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_12_c, i8 %p_ZL9n_regions_12_c"   --->   Operation 241 'specchannel' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_12_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_11_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_11_c, i8 %p_ZL9n_regions_11_c"   --->   Operation 243 'specchannel' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_11_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_10_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_10_c, i8 %p_ZL9n_regions_10_c"   --->   Operation 245 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_10_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_1_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_1_c, i8 %p_ZL9n_regions_1_c"   --->   Operation 247 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_0_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_0_c, i8 %p_ZL9n_regions_0_c"   --->   Operation 249 'specchannel' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_8"   --->   Operation 251 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 252 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 253 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_6, i32 0, i32 0, void @empty_8, i32 1, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_6, i32 0, i32 0, void @empty_8, i32 1, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_17, i32 0, i32 0, void @empty_8, i32 64, i32 0, void @empty_9, void @empty_10, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_0, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 257 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_1, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 258 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_10, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 259 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_11, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 260 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_12, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 261 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_13, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 262 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_14, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 263 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_15, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 264 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_2, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 265 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_3, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 266 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_4, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 267 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_5, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 268 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_6, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 269 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_7, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 270 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_8, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 271 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%specreset_ln644 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_9, i64 1, void @empty_8" [detector_solid/abs_solid_detector.cpp:644]   --->   Operation 272 'specreset' 'specreset_ln644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 273 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/2] (0.00ns)   --->   "%call_ln496 = call void @runTest_Block_entry6990_proc, i1 %error, i4 %taskId_V_load_cast_loc_channel, i8 %errorInTask, i8 %checkId_V_load_loc_channel, i8 %taskId_V_load_loc_channel, i8 %executionId_V_load_loc_channel, i16 %uniId_V_load_loc_channel, i288 %outcomeInRam, i32 %AOV_c, i32 %AOV_1_c, i32 %AOV_2_c, i32 %AOV_3_c, i32 %AOV_4_c, i32 %AOV_5_c, i32 %AOV_6_c, i32 %AOV_7_c, i16 %failedTask, i8 %p_ZL22failedTaskExecutionIds_15, i8 %p_ZL22failedTaskExecutionIds_0, i8 %p_ZL22failedTaskExecutionIds_1, i8 %p_ZL22failedTaskExecutionIds_2, i8 %p_ZL22failedTaskExecutionIds_3, i8 %p_ZL22failedTaskExecutionIds_4, i8 %p_ZL22failedTaskExecutionIds_5, i8 %p_ZL22failedTaskExecutionIds_6, i8 %p_ZL22failedTaskExecutionIds_7, i8 %p_ZL22failedTaskExecutionIds_8, i8 %p_ZL22failedTaskExecutionIds_9, i8 %p_ZL22failedTaskExecutionIds_10, i8 %p_ZL22failedTaskExecutionIds_11, i8 %p_ZL22failedTaskExecutionIds_12, i8 %p_ZL22failedTaskExecutionIds_13, i8 %p_ZL22failedTaskExecutionIds_14" [detector_solid/abs_solid_detector.cpp:496]   --->   Operation 274 'call' 'call_ln496' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%ret_ln498 = ret" [detector_solid/abs_solid_detector.cpp:498]   --->   Operation 275 'ret' 'ret_ln498' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 13.1ns
The critical path consists of the following:
	wire read operation ('inputAOV_read') on port 'inputAOV' [91]  (0 ns)
	'call' operation ('call_ret46', detector_solid/abs_solid_detector.cpp:495) to 'read_data.1' [332]  (13.1 ns)

 <State 2>: 6.77ns
The critical path consists of the following:
	'call' operation ('call_ret46', detector_solid/abs_solid_detector.cpp:495) to 'read_data.1' [332]  (0 ns)
	'call' operation ('call_ret33', detector_solid/abs_solid_detector.cpp:495) to 'runTest_Block_entry6987_proc' [345]  (6.77 ns)

 <State 3>: 11.4ns
The critical path consists of the following:
	'call' operation ('error', detector_solid/abs_solid_detector.cpp:496) to 'run_test' [349]  (11.4 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	'call' operation ('error', detector_solid/abs_solid_detector.cpp:496) to 'run_test' [349]  (1.59 ns)

 <State 5>: 12.1ns
The critical path consists of the following:
	'call' operation ('call_ret29', detector_solid/abs_solid_detector.cpp:495) to 'runTest_Block_entry6989_proc' [350]  (3.63 ns)
	'call' operation ('call_ln496', detector_solid/abs_solid_detector.cpp:496) to 'runTest_Block_entry6990_proc' [355]  (8.48 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
