Running: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ga37jom/GSM/prog/pcores/sc_uart_interface_v1_00_a/devl/projnav/rx_cdc_tb_isim_beh.exe -prj /home/ga37jom/GSM/prog/pcores/sc_uart_interface_v1_00_a/devl/projnav/rx_cdc_tb_beh.prj work.rx_cdc_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/ga37jom/GSM/prog/pcores/sc_uart_interface_v1_00_a/devl/projnav/rx_cdc.vhd" into library work
Parsing VHDL file "/home/ga37jom/GSM/prog/pcores/sc_uart_interface_v1_00_a/devl/projnav/rx_cdc_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94212 KB
Fuse CPU Usage: 920 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity rx_cdc [rx_cdc_default]
Compiling architecture behavior of entity rx_cdc_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/ga37jom/GSM/prog/pcores/sc_uart_interface_v1_00_a/devl/projnav/rx_cdc_tb_isim_beh.exe
Fuse Memory Usage: 198992 KB
Fuse CPU Usage: 960 ms
GCC CPU Usage: 820 ms
