
trabajo_sed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005274  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08005414  08005414  00006414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055c0  080055c0  000070a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080055c0  080055c0  000065c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055c8  080055c8  000070a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055c8  080055c8  000065c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080055cc  080055cc  000065cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a0  20000000  080055d0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  200000a0  08005670  000070a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  08005670  0000732c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000070a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e977  00000000  00000000  000070d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000243f  00000000  00000000  00015a47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec8  00000000  00000000  00017e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b7b  00000000  00000000  00018d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ee8  00000000  00000000  000198cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001203b  00000000  00000000  000327b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c7af  00000000  00000000  000447ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0f9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048ec  00000000  00000000  000e0fe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000e58cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a0 	.word	0x200000a0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080053fc 	.word	0x080053fc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a4 	.word	0x200000a4
 80001dc:	080053fc 	.word	0x080053fc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <Zumbador_Tono>:
    {GPIO_PIN_4, GPIO_PIN_5}, // Digito 3: PC4, PC5
    {GPIO_PIN_6, GPIO_PIN_7}  // Digito 4: PC6, PC7
};

// --- FUNCIÓN ZUMBADOR (UNIVERSAL) ---
void Zumbador_Tono(int duracion_ms, int tipo) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
    // TIPO 1: VICTORIA (Agudo) | TIPO 0: ERROR/DERROTA (Grave/Roto)
    if (tipo == 1) {
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d10e      	bne.n	80005da <Zumbador_Tono+0x2e>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	2120      	movs	r1, #32
 80005c0:	4817      	ldr	r0, [pc, #92]	@ (8000620 <Zumbador_Tono+0x74>)
 80005c2:	f001 ffb1 	bl	8002528 <HAL_GPIO_WritePin>
        HAL_Delay(duracion_ms);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4618      	mov	r0, r3
 80005ca:	f001 f91d 	bl	8001808 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2120      	movs	r1, #32
 80005d2:	4813      	ldr	r0, [pc, #76]	@ (8000620 <Zumbador_Tono+0x74>)
 80005d4:	f001 ffa8 	bl	8002528 <HAL_GPIO_WritePin>
            HAL_Delay(duracion_ms / 3);
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
            HAL_Delay(50);
        }
    }
}
 80005d8:	e01e      	b.n	8000618 <Zumbador_Tono+0x6c>
        for(int i=0; i<3; i++) {
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	e018      	b.n	8000612 <Zumbador_Tono+0x66>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80005e0:	2201      	movs	r2, #1
 80005e2:	2120      	movs	r1, #32
 80005e4:	480e      	ldr	r0, [pc, #56]	@ (8000620 <Zumbador_Tono+0x74>)
 80005e6:	f001 ff9f 	bl	8002528 <HAL_GPIO_WritePin>
            HAL_Delay(duracion_ms / 3);
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000624 <Zumbador_Tono+0x78>)
 80005ee:	fb82 1203 	smull	r1, r2, r2, r3
 80005f2:	17db      	asrs	r3, r3, #31
 80005f4:	1ad3      	subs	r3, r2, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	f001 f906 	bl	8001808 <HAL_Delay>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80005fc:	2200      	movs	r2, #0
 80005fe:	2120      	movs	r1, #32
 8000600:	4807      	ldr	r0, [pc, #28]	@ (8000620 <Zumbador_Tono+0x74>)
 8000602:	f001 ff91 	bl	8002528 <HAL_GPIO_WritePin>
            HAL_Delay(50);
 8000606:	2032      	movs	r0, #50	@ 0x32
 8000608:	f001 f8fe 	bl	8001808 <HAL_Delay>
        for(int i=0; i<3; i++) {
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	3301      	adds	r3, #1
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	2b02      	cmp	r3, #2
 8000616:	dde3      	ble.n	80005e0 <Zumbador_Tono+0x34>
}
 8000618:	bf00      	nop
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40020400 	.word	0x40020400
 8000624:	55555556 	.word	0x55555556

08000628 <Leer_Potenciometros>:

// --- FUNCIÓN POTENCIÓMETROS (MODO DISCONTINUO) ---
void Leer_Potenciometros(int* valores_0_9) {
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
    for(int i=0; i<4; i++) {
 8000630:	2300      	movs	r3, #0
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	e027      	b.n	8000686 <Leer_Potenciometros+0x5e>
        HAL_ADC_Start(&hadc1); // Dispara una lectura
 8000636:	4818      	ldr	r0, [pc, #96]	@ (8000698 <Leer_Potenciometros+0x70>)
 8000638:	f001 f94e 	bl	80018d8 <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(&hadc1, 50) == HAL_OK) {
 800063c:	2132      	movs	r1, #50	@ 0x32
 800063e:	4816      	ldr	r0, [pc, #88]	@ (8000698 <Leer_Potenciometros+0x70>)
 8000640:	f001 f9fe 	bl	8001a40 <HAL_ADC_PollForConversion>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d114      	bne.n	8000674 <Leer_Potenciometros+0x4c>
            uint32_t val = HAL_ADC_GetValue(&hadc1);
 800064a:	4813      	ldr	r0, [pc, #76]	@ (8000698 <Leer_Potenciometros+0x70>)
 800064c:	f001 fa83 	bl	8001b56 <HAL_ADC_GetValue>
 8000650:	60b8      	str	r0, [r7, #8]
            valores_0_9[i] = (val * 10) / 4100; // Escala 0-9
 8000652:	68ba      	ldr	r2, [r7, #8]
 8000654:	4613      	mov	r3, r2
 8000656:	009b      	lsls	r3, r3, #2
 8000658:	4413      	add	r3, r2
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	461a      	mov	r2, r3
 800065e:	4b0f      	ldr	r3, [pc, #60]	@ (800069c <Leer_Potenciometros+0x74>)
 8000660:	fba3 2302 	umull	r2, r3, r3, r2
 8000664:	0b19      	lsrs	r1, r3, #12
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	687a      	ldr	r2, [r7, #4]
 800066c:	4413      	add	r3, r2
 800066e:	460a      	mov	r2, r1
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	e005      	b.n	8000680 <Leer_Potenciometros+0x58>
        } else {
            valores_0_9[i] = 0; // Error
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	4413      	add	r3, r2
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
    for(int i=0; i<4; i++) {
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	3301      	adds	r3, #1
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	2b03      	cmp	r3, #3
 800068a:	ddd4      	ble.n	8000636 <Leer_Potenciometros+0xe>
        }
    }
}
 800068c:	bf00      	nop
 800068e:	bf00      	nop
 8000690:	3710      	adds	r7, #16
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	200000f4 	.word	0x200000f4
 800069c:	ffc00ffd 	.word	0xffc00ffd

080006a0 <Actualizar_LED_Digito>:

// --- FUNCIÓN LEDS (CON AMARILLO) ---
void Actualizar_LED_Digito(int index, ColorLED color) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	460b      	mov	r3, r1
 80006aa:	70fb      	strb	r3, [r7, #3]
    // 1. Apagar todo
    HAL_GPIO_WritePin(PUERTOS_LED[index][0], PINES_LED[index][0], GPIO_PIN_RESET);
 80006ac:	4a2e      	ldr	r2, [pc, #184]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80006b4:	4a2d      	ldr	r2, [pc, #180]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80006bc:	2200      	movs	r2, #0
 80006be:	4619      	mov	r1, r3
 80006c0:	f001 ff32 	bl	8002528 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PUERTOS_LED[index][1], PINES_LED[index][1], GPIO_PIN_RESET);
 80006c4:	4a28      	ldr	r2, [pc, #160]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	00db      	lsls	r3, r3, #3
 80006ca:	4413      	add	r3, r2
 80006cc:	6858      	ldr	r0, [r3, #4]
 80006ce:	4a27      	ldr	r2, [pc, #156]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	4413      	add	r3, r2
 80006d6:	885b      	ldrh	r3, [r3, #2]
 80006d8:	2200      	movs	r2, #0
 80006da:	4619      	mov	r1, r3
 80006dc:	f001 ff24 	bl	8002528 <HAL_GPIO_WritePin>

    // 2. Encender según color
    if (color == VERDE) {
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	2b02      	cmp	r3, #2
 80006e4:	d10c      	bne.n	8000700 <Actualizar_LED_Digito+0x60>
        HAL_GPIO_WritePin(PUERTOS_LED[index][0], PINES_LED[index][0], GPIO_PIN_SET);
 80006e6:	4a20      	ldr	r2, [pc, #128]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80006ee:	4a1f      	ldr	r2, [pc, #124]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80006f6:	2201      	movs	r2, #1
 80006f8:	4619      	mov	r1, r3
 80006fa:	f001 ff15 	bl	8002528 <HAL_GPIO_WritePin>
    else if (color == AMARILLO) {
        // Mezcla: Rojo + Verde
        HAL_GPIO_WritePin(PUERTOS_LED[index][0], PINES_LED[index][0], GPIO_PIN_SET);
        HAL_GPIO_WritePin(PUERTOS_LED[index][1], PINES_LED[index][1], GPIO_PIN_SET);
    }
}
 80006fe:	e02e      	b.n	800075e <Actualizar_LED_Digito+0xbe>
    else if (color == ROJO) {
 8000700:	78fb      	ldrb	r3, [r7, #3]
 8000702:	2b01      	cmp	r3, #1
 8000704:	d10e      	bne.n	8000724 <Actualizar_LED_Digito+0x84>
        HAL_GPIO_WritePin(PUERTOS_LED[index][1], PINES_LED[index][1], GPIO_PIN_SET);
 8000706:	4a18      	ldr	r2, [pc, #96]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	00db      	lsls	r3, r3, #3
 800070c:	4413      	add	r3, r2
 800070e:	6858      	ldr	r0, [r3, #4]
 8000710:	4a16      	ldr	r2, [pc, #88]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	4413      	add	r3, r2
 8000718:	885b      	ldrh	r3, [r3, #2]
 800071a:	2201      	movs	r2, #1
 800071c:	4619      	mov	r1, r3
 800071e:	f001 ff03 	bl	8002528 <HAL_GPIO_WritePin>
}
 8000722:	e01c      	b.n	800075e <Actualizar_LED_Digito+0xbe>
    else if (color == AMARILLO) {
 8000724:	78fb      	ldrb	r3, [r7, #3]
 8000726:	2b03      	cmp	r3, #3
 8000728:	d119      	bne.n	800075e <Actualizar_LED_Digito+0xbe>
        HAL_GPIO_WritePin(PUERTOS_LED[index][0], PINES_LED[index][0], GPIO_PIN_SET);
 800072a:	4a0f      	ldr	r2, [pc, #60]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000732:	4a0e      	ldr	r2, [pc, #56]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 800073a:	2201      	movs	r2, #1
 800073c:	4619      	mov	r1, r3
 800073e:	f001 fef3 	bl	8002528 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PUERTOS_LED[index][1], PINES_LED[index][1], GPIO_PIN_SET);
 8000742:	4a09      	ldr	r2, [pc, #36]	@ (8000768 <Actualizar_LED_Digito+0xc8>)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	00db      	lsls	r3, r3, #3
 8000748:	4413      	add	r3, r2
 800074a:	6858      	ldr	r0, [r3, #4]
 800074c:	4a07      	ldr	r2, [pc, #28]	@ (800076c <Actualizar_LED_Digito+0xcc>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4413      	add	r3, r2
 8000754:	885b      	ldrh	r3, [r3, #2]
 8000756:	2201      	movs	r2, #1
 8000758:	4619      	mov	r1, r3
 800075a:	f001 fee5 	bl	8002528 <HAL_GPIO_WritePin>
}
 800075e:	bf00      	nop
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	20000000 	.word	0x20000000
 800076c:	20000020 	.word	0x20000020

08000770 <Apagar_Todos_LEDs>:

void Apagar_Todos_LEDs() {
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
    for(int i=0; i<4; i++) {
 8000776:	2300      	movs	r3, #0
 8000778:	607b      	str	r3, [r7, #4]
 800077a:	e006      	b.n	800078a <Apagar_Todos_LEDs+0x1a>
        Actualizar_LED_Digito(i, 99); // Color invalido apaga todo
 800077c:	2163      	movs	r1, #99	@ 0x63
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f7ff ff8e 	bl	80006a0 <Actualizar_LED_Digito>
    for(int i=0; i<4; i++) {
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	3301      	adds	r3, #1
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	2b03      	cmp	r3, #3
 800078e:	ddf5      	ble.n	800077c <Apagar_Todos_LEDs+0xc>
    }
}
 8000790:	bf00      	nop
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <Hardware_Init>:

void Hardware_Init(ADC_HandleTypeDef* adc, I2C_HandleTypeDef* i2c) {
 800079a:	b580      	push	{r7, lr}
 800079c:	b082      	sub	sp, #8
 800079e:	af00      	add	r7, sp, #0
 80007a0:	6078      	str	r0, [r7, #4]
 80007a2:	6039      	str	r1, [r7, #0]
    lcd_init();
 80007a4:	f000 f866 	bl	8000874 <lcd_init>
    Apagar_Todos_LEDs();
 80007a8:	f7ff ffe2 	bl	8000770 <Apagar_Todos_LEDs>
}
 80007ac:	bf00      	nop
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // Debe coincidir con tu i2c en main

#define SLAVE_ADDRESS_LCD 0x4E // Prueba 0x27 si no funciona

void lcd_send_cmd (char cmd)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b086      	sub	sp, #24
 80007b8:	af02      	add	r7, sp, #8
 80007ba:	4603      	mov	r3, r0
 80007bc:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
  uint8_t data_t[4];
  data_u = (cmd&0xf0);
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	f023 030f 	bic.w	r3, r3, #15
 80007c4:	73fb      	strb	r3, [r7, #15]
  data_l = ((cmd<<4)&0xf0);
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	011b      	lsls	r3, r3, #4
 80007ca:	73bb      	strb	r3, [r7, #14]
  data_t[0] = data_u|0x0C;  //en=1, rs=0
 80007cc:	7bfb      	ldrb	r3, [r7, #15]
 80007ce:	f043 030c 	orr.w	r3, r3, #12
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	723b      	strb	r3, [r7, #8]
  data_t[1] = data_u|0x08;  //en=0, rs=0
 80007d6:	7bfb      	ldrb	r3, [r7, #15]
 80007d8:	f043 0308 	orr.w	r3, r3, #8
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	727b      	strb	r3, [r7, #9]
  data_t[2] = data_l|0x0C;  //en=1, rs=0
 80007e0:	7bbb      	ldrb	r3, [r7, #14]
 80007e2:	f043 030c 	orr.w	r3, r3, #12
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	72bb      	strb	r3, [r7, #10]
  data_t[3] = data_l|0x08;  //en=0, rs=0
 80007ea:	7bbb      	ldrb	r3, [r7, #14]
 80007ec:	f043 0308 	orr.w	r3, r3, #8
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80007f4:	f107 0208 	add.w	r2, r7, #8
 80007f8:	2364      	movs	r3, #100	@ 0x64
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	2304      	movs	r3, #4
 80007fe:	214e      	movs	r1, #78	@ 0x4e
 8000800:	4803      	ldr	r0, [pc, #12]	@ (8000810 <lcd_send_cmd+0x5c>)
 8000802:	f002 f807 	bl	8002814 <HAL_I2C_Master_Transmit>
}
 8000806:	bf00      	nop
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	2000013c 	.word	0x2000013c

08000814 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af02      	add	r7, sp, #8
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
  uint8_t data_t[4];
  data_u = (data&0xf0);
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	f023 030f 	bic.w	r3, r3, #15
 8000824:	73fb      	strb	r3, [r7, #15]
  data_l = ((data<<4)&0xf0);
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	011b      	lsls	r3, r3, #4
 800082a:	73bb      	strb	r3, [r7, #14]
  data_t[0] = data_u|0x0D;  //en=1, rs=1
 800082c:	7bfb      	ldrb	r3, [r7, #15]
 800082e:	f043 030d 	orr.w	r3, r3, #13
 8000832:	b2db      	uxtb	r3, r3
 8000834:	723b      	strb	r3, [r7, #8]
  data_t[1] = data_u|0x09;  //en=0, rs=1
 8000836:	7bfb      	ldrb	r3, [r7, #15]
 8000838:	f043 0309 	orr.w	r3, r3, #9
 800083c:	b2db      	uxtb	r3, r3
 800083e:	727b      	strb	r3, [r7, #9]
  data_t[2] = data_l|0x0D;  //en=1, rs=1
 8000840:	7bbb      	ldrb	r3, [r7, #14]
 8000842:	f043 030d 	orr.w	r3, r3, #13
 8000846:	b2db      	uxtb	r3, r3
 8000848:	72bb      	strb	r3, [r7, #10]
  data_t[3] = data_l|0x09;  //en=0, rs=1
 800084a:	7bbb      	ldrb	r3, [r7, #14]
 800084c:	f043 0309 	orr.w	r3, r3, #9
 8000850:	b2db      	uxtb	r3, r3
 8000852:	72fb      	strb	r3, [r7, #11]
  HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000854:	f107 0208 	add.w	r2, r7, #8
 8000858:	2364      	movs	r3, #100	@ 0x64
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	2304      	movs	r3, #4
 800085e:	214e      	movs	r1, #78	@ 0x4e
 8000860:	4803      	ldr	r0, [pc, #12]	@ (8000870 <lcd_send_data+0x5c>)
 8000862:	f001 ffd7 	bl	8002814 <HAL_I2C_Master_Transmit>
}
 8000866:	bf00      	nop
 8000868:	3710      	adds	r7, #16
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	2000013c 	.word	0x2000013c

08000874 <lcd_init>:

void lcd_init (void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  lcd_send_cmd (0x33);
 8000878:	2033      	movs	r0, #51	@ 0x33
 800087a:	f7ff ff9b 	bl	80007b4 <lcd_send_cmd>
  lcd_send_cmd (0x32);
 800087e:	2032      	movs	r0, #50	@ 0x32
 8000880:	f7ff ff98 	bl	80007b4 <lcd_send_cmd>
  HAL_Delay(50);
 8000884:	2032      	movs	r0, #50	@ 0x32
 8000886:	f000 ffbf 	bl	8001808 <HAL_Delay>
  lcd_send_cmd (0x28);
 800088a:	2028      	movs	r0, #40	@ 0x28
 800088c:	f7ff ff92 	bl	80007b4 <lcd_send_cmd>
  HAL_Delay(50);
 8000890:	2032      	movs	r0, #50	@ 0x32
 8000892:	f000 ffb9 	bl	8001808 <HAL_Delay>
  lcd_send_cmd (0x01);
 8000896:	2001      	movs	r0, #1
 8000898:	f7ff ff8c 	bl	80007b4 <lcd_send_cmd>
  HAL_Delay(50);
 800089c:	2032      	movs	r0, #50	@ 0x32
 800089e:	f000 ffb3 	bl	8001808 <HAL_Delay>
  lcd_send_cmd (0x06);
 80008a2:	2006      	movs	r0, #6
 80008a4:	f7ff ff86 	bl	80007b4 <lcd_send_cmd>
  HAL_Delay(50);
 80008a8:	2032      	movs	r0, #50	@ 0x32
 80008aa:	f000 ffad 	bl	8001808 <HAL_Delay>
  lcd_send_cmd (0x0C);
 80008ae:	200c      	movs	r0, #12
 80008b0:	f7ff ff80 	bl	80007b4 <lcd_send_cmd>
  HAL_Delay(50);
 80008b4:	2032      	movs	r0, #50	@ 0x32
 80008b6:	f000 ffa7 	bl	8001808 <HAL_Delay>
}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}

080008be <lcd_send_string>:

void lcd_send_string (char *str)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b082      	sub	sp, #8
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data (*str++);
 80008c6:	e006      	b.n	80008d6 <lcd_send_string+0x18>
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	1c5a      	adds	r2, r3, #1
 80008cc:	607a      	str	r2, [r7, #4]
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff9f 	bl	8000814 <lcd_send_data>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d1f4      	bne.n	80008c8 <lcd_send_string+0xa>
}
 80008de:	bf00      	nop
 80008e0:	bf00      	nop
 80008e2:	3708      	adds	r7, #8
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
    switch (row)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d003      	beq.n	8000900 <lcd_put_cur+0x18>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d005      	beq.n	800090a <lcd_put_cur+0x22>
 80008fe:	e009      	b.n	8000914 <lcd_put_cur+0x2c>
    {
        case 0: col |= 0x80; break;
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	e004      	b.n	8000914 <lcd_put_cur+0x2c>
        case 1: col |= 0xC0; break;
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000910:	603b      	str	r3, [r7, #0]
 8000912:	bf00      	nop
    }
    lcd_send_cmd (col);
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	b2db      	uxtb	r3, r3
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff ff4b 	bl	80007b4 <lcd_send_cmd>
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <lcd_clear>:

void lcd_clear (void)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	af00      	add	r7, sp, #0
    lcd_send_cmd (0x01);
 800092a:	2001      	movs	r0, #1
 800092c:	f7ff ff42 	bl	80007b4 <lcd_send_cmd>
    HAL_Delay(2);
 8000930:	2002      	movs	r0, #2
 8000932:	f000 ff69 	bl	8001808 <HAL_Delay>
}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
	...

0800093c <Logica_Timer_Callback>:
volatile uint32_t t_btn_ini = 0;
volatile bool flag_validar = false;
volatile bool flag_inicio = false;

// --- FUNCIÓN DEL TIMER (Se ejecuta cada segundo automáticamente) ---
void Logica_Timer_Callback() {
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
    if (estado_actual == ESTADO_JUGANDO) {
 8000940:	4b0a      	ldr	r3, [pc, #40]	@ (800096c <Logica_Timer_Callback+0x30>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	2b02      	cmp	r3, #2
 8000946:	d10c      	bne.n	8000962 <Logica_Timer_Callback+0x26>
        if (tiempo_restante > 0) {
 8000948:	4b09      	ldr	r3, [pc, #36]	@ (8000970 <Logica_Timer_Callback+0x34>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	2b00      	cmp	r3, #0
 800094e:	dd05      	ble.n	800095c <Logica_Timer_Callback+0x20>
            tiempo_restante--;
 8000950:	4b07      	ldr	r3, [pc, #28]	@ (8000970 <Logica_Timer_Callback+0x34>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	3b01      	subs	r3, #1
 8000956:	4a06      	ldr	r2, [pc, #24]	@ (8000970 <Logica_Timer_Callback+0x34>)
 8000958:	6013      	str	r3, [r2, #0]
        } else {
            // Si el tiempo llega a 0, cambiamos a derrota inmediatamente
            estado_actual = ESTADO_DERROTA;
        }
    }
}
 800095a:	e002      	b.n	8000962 <Logica_Timer_Callback+0x26>
            estado_actual = ESTADO_DERROTA;
 800095c:	4b03      	ldr	r3, [pc, #12]	@ (800096c <Logica_Timer_Callback+0x30>)
 800095e:	2205      	movs	r2, #5
 8000960:	701a      	strb	r2, [r3, #0]
}
 8000962:	bf00      	nop
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr
 800096c:	200000bc 	.word	0x200000bc
 8000970:	20000034 	.word	0x20000034

08000974 <Logica_Inicializar>:

void Logica_Inicializar() {
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
    Apagar_Todos_LEDs();
 8000978:	f7ff fefa 	bl	8000770 <Apagar_Todos_LEDs>
    lcd_clear();
 800097c:	f7ff ffd3 	bl	8000926 <lcd_clear>
    lcd_put_cur(0,0);
 8000980:	2100      	movs	r1, #0
 8000982:	2000      	movs	r0, #0
 8000984:	f7ff ffb0 	bl	80008e8 <lcd_put_cur>
    lcd_send_string("PROYECTO CERROJO");
 8000988:	480a      	ldr	r0, [pc, #40]	@ (80009b4 <Logica_Inicializar+0x40>)
 800098a:	f7ff ff98 	bl	80008be <lcd_send_string>
    HAL_Delay(2000);
 800098e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000992:	f000 ff39 	bl	8001808 <HAL_Delay>

    tiempo_restante = 120; // Reiniciamos reloj
 8000996:	4b08      	ldr	r3, [pc, #32]	@ (80009b8 <Logica_Inicializar+0x44>)
 8000998:	2278      	movs	r2, #120	@ 0x78
 800099a:	601a      	str	r2, [r3, #0]

    lcd_clear();
 800099c:	f7ff ffc3 	bl	8000926 <lcd_clear>
    lcd_put_cur(0,0);
 80009a0:	2100      	movs	r1, #0
 80009a2:	2000      	movs	r0, #0
 80009a4:	f7ff ffa0 	bl	80008e8 <lcd_put_cur>
    lcd_send_string("PULSA INICIO");
 80009a8:	4804      	ldr	r0, [pc, #16]	@ (80009bc <Logica_Inicializar+0x48>)
 80009aa:	f7ff ff88 	bl	80008be <lcd_send_string>
}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	08005414 	.word	0x08005414
 80009b8:	20000034 	.word	0x20000034
 80009bc:	08005428 	.word	0x08005428

080009c0 <Logica_Ejecutar_Ciclo>:

void Logica_Ejecutar_Ciclo() {
 80009c0:	b590      	push	{r4, r7, lr}
 80009c2:	b091      	sub	sp, #68	@ 0x44
 80009c4:	af02      	add	r7, sp, #8
    char buffer[20];
    int lecturas_raw[4];

    switch (estado_actual) {
 80009c6:	4bb2      	ldr	r3, [pc, #712]	@ (8000c90 <Logica_Ejecutar_Ciclo+0x2d0>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b05      	cmp	r3, #5
 80009cc:	f200 81b9 	bhi.w	8000d42 <Logica_Ejecutar_Ciclo+0x382>
 80009d0:	a201      	add	r2, pc, #4	@ (adr r2, 80009d8 <Logica_Ejecutar_Ciclo+0x18>)
 80009d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d6:	bf00      	nop
 80009d8:	080009f1 	.word	0x080009f1
 80009dc:	08000a0b 	.word	0x08000a0b
 80009e0:	08000a81 	.word	0x08000a81
 80009e4:	08000b71 	.word	0x08000b71
 80009e8:	08000c37 	.word	0x08000c37
 80009ec:	08000cd1 	.word	0x08000cd1
        case ESTADO_ESPERA:
            if (flag_inicio) {
 80009f0:	4ba8      	ldr	r3, [pc, #672]	@ (8000c94 <Logica_Ejecutar_Ciclo+0x2d4>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	f000 81a0 	beq.w	8000d3c <Logica_Ejecutar_Ciclo+0x37c>
                flag_inicio = false;
 80009fc:	4ba5      	ldr	r3, [pc, #660]	@ (8000c94 <Logica_Ejecutar_Ciclo+0x2d4>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	701a      	strb	r2, [r3, #0]
                estado_actual = ESTADO_GENERAR;
 8000a02:	4ba3      	ldr	r3, [pc, #652]	@ (8000c90 <Logica_Ejecutar_Ciclo+0x2d0>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000a08:	e198      	b.n	8000d3c <Logica_Ejecutar_Ciclo+0x37c>

        case ESTADO_GENERAR:
            srand(HAL_GetTick());
 8000a0a:	f000 fef1 	bl	80017f0 <HAL_GetTick>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	4618      	mov	r0, r3
 8000a12:	f003 fb11 	bl	8004038 <srand>
            for(int i=0; i<4; i++) {
 8000a16:	2300      	movs	r3, #0
 8000a18:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a1a:	e019      	b.n	8000a50 <Logica_Ejecutar_Ciclo+0x90>
                clave_secreta[i] = rand() % 10;
 8000a1c:	f003 fb3a 	bl	8004094 <rand>
 8000a20:	4601      	mov	r1, r0
 8000a22:	4b9d      	ldr	r3, [pc, #628]	@ (8000c98 <Logica_Ejecutar_Ciclo+0x2d8>)
 8000a24:	fb83 2301 	smull	r2, r3, r3, r1
 8000a28:	109a      	asrs	r2, r3, #2
 8000a2a:	17cb      	asrs	r3, r1, #31
 8000a2c:	1ad2      	subs	r2, r2, r3
 8000a2e:	4613      	mov	r3, r2
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	4413      	add	r3, r2
 8000a34:	005b      	lsls	r3, r3, #1
 8000a36:	1aca      	subs	r2, r1, r3
 8000a38:	4998      	ldr	r1, [pc, #608]	@ (8000c9c <Logica_Ejecutar_Ciclo+0x2dc>)
 8000a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                digito_bloqueado[i] = false;
 8000a40:	4a97      	ldr	r2, [pc, #604]	@ (8000ca0 <Logica_Ejecutar_Ciclo+0x2e0>)
 8000a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a44:	4413      	add	r3, r2
 8000a46:	2200      	movs	r2, #0
 8000a48:	701a      	strb	r2, [r3, #0]
            for(int i=0; i<4; i++) {
 8000a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a52:	2b03      	cmp	r3, #3
 8000a54:	dde2      	ble.n	8000a1c <Logica_Ejecutar_Ciclo+0x5c>
            }
            intentos_restantes = 6;
 8000a56:	4b93      	ldr	r3, [pc, #588]	@ (8000ca4 <Logica_Ejecutar_Ciclo+0x2e4>)
 8000a58:	2206      	movs	r2, #6
 8000a5a:	601a      	str	r2, [r3, #0]
            tiempo_restante = 120; // 2 minutos
 8000a5c:	4b92      	ldr	r3, [pc, #584]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2e8>)
 8000a5e:	2278      	movs	r2, #120	@ 0x78
 8000a60:	601a      	str	r2, [r3, #0]

            lcd_clear();
 8000a62:	f7ff ff60 	bl	8000926 <lcd_clear>
            lcd_send_string("NUEVA PARTIDA");
 8000a66:	4891      	ldr	r0, [pc, #580]	@ (8000cac <Logica_Ejecutar_Ciclo+0x2ec>)
 8000a68:	f7ff ff29 	bl	80008be <lcd_send_string>
            HAL_Delay(1000);
 8000a6c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a70:	f000 feca 	bl	8001808 <HAL_Delay>
            lcd_clear();
 8000a74:	f7ff ff57 	bl	8000926 <lcd_clear>
            estado_actual = ESTADO_JUGANDO;
 8000a78:	4b85      	ldr	r3, [pc, #532]	@ (8000c90 <Logica_Ejecutar_Ciclo+0x2d0>)
 8000a7a:	2202      	movs	r2, #2
 8000a7c:	701a      	strb	r2, [r3, #0]
            break;
 8000a7e:	e160      	b.n	8000d42 <Logica_Ejecutar_Ciclo+0x382>

        case ESTADO_JUGANDO:
            // 1. Leer Hardware
            Leer_Potenciometros(lecturas_raw);
 8000a80:	463b      	mov	r3, r7
 8000a82:	4618      	mov	r0, r3
 8000a84:	f7ff fdd0 	bl	8000628 <Leer_Potenciometros>
            for(int i=0; i<4; i++) {
 8000a88:	2300      	movs	r3, #0
 8000a8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8000a8c:	e015      	b.n	8000aba <Logica_Ejecutar_Ciclo+0xfa>
                if(!digito_bloqueado[i]) intento_actual[i] = lecturas_raw[i];
 8000a8e:	4a84      	ldr	r2, [pc, #528]	@ (8000ca0 <Logica_Ejecutar_Ciclo+0x2e0>)
 8000a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a92:	4413      	add	r3, r2
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	f083 0301 	eor.w	r3, r3, #1
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d009      	beq.n	8000ab4 <Logica_Ejecutar_Ciclo+0xf4>
 8000aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	3338      	adds	r3, #56	@ 0x38
 8000aa6:	443b      	add	r3, r7
 8000aa8:	f853 2c38 	ldr.w	r2, [r3, #-56]
 8000aac:	4980      	ldr	r1, [pc, #512]	@ (8000cb0 <Logica_Ejecutar_Ciclo+0x2f0>)
 8000aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ab0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            for(int i=0; i<4; i++) {
 8000ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	633b      	str	r3, [r7, #48]	@ 0x30
 8000aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000abc:	2b03      	cmp	r3, #3
 8000abe:	dde6      	ble.n	8000a8e <Logica_Ejecutar_Ciclo+0xce>
            }

            // 2. Refrescar Pantalla (Muestra Tiempo T:xxx)
            if (HAL_GetTick() - ultimo_refresco_lcd > 200) {
 8000ac0:	f000 fe96 	bl	80017f0 <HAL_GetTick>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	4b7b      	ldr	r3, [pc, #492]	@ (8000cb4 <Logica_Ejecutar_Ciclo+0x2f4>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	1ad3      	subs	r3, r2, r3
 8000acc:	2bc8      	cmp	r3, #200	@ 0xc8
 8000ace:	d930      	bls.n	8000b32 <Logica_Ejecutar_Ciclo+0x172>
                sprintf(buffer, "T:%03d Vid:%d", tiempo_restante, intentos_restantes);
 8000ad0:	4b75      	ldr	r3, [pc, #468]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2e8>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4b73      	ldr	r3, [pc, #460]	@ (8000ca4 <Logica_Ejecutar_Ciclo+0x2e4>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f107 0010 	add.w	r0, r7, #16
 8000adc:	4976      	ldr	r1, [pc, #472]	@ (8000cb8 <Logica_Ejecutar_Ciclo+0x2f8>)
 8000ade:	f003 fbd9 	bl	8004294 <siprintf>
                lcd_put_cur(0, 0); lcd_send_string(buffer);
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	f7ff feff 	bl	80008e8 <lcd_put_cur>
 8000aea:	f107 0310 	add.w	r3, r7, #16
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff fee5 	bl	80008be <lcd_send_string>

                sprintf(buffer, " %d  %d  %d  %d ",
 8000af4:	4b6e      	ldr	r3, [pc, #440]	@ (8000cb0 <Logica_Ejecutar_Ciclo+0x2f0>)
 8000af6:	6819      	ldr	r1, [r3, #0]
 8000af8:	4b6d      	ldr	r3, [pc, #436]	@ (8000cb0 <Logica_Ejecutar_Ciclo+0x2f0>)
 8000afa:	685c      	ldr	r4, [r3, #4]
 8000afc:	4b6c      	ldr	r3, [pc, #432]	@ (8000cb0 <Logica_Ejecutar_Ciclo+0x2f0>)
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	4a6b      	ldr	r2, [pc, #428]	@ (8000cb0 <Logica_Ejecutar_Ciclo+0x2f0>)
 8000b02:	68d2      	ldr	r2, [r2, #12]
 8000b04:	f107 0010 	add.w	r0, r7, #16
 8000b08:	9201      	str	r2, [sp, #4]
 8000b0a:	9300      	str	r3, [sp, #0]
 8000b0c:	4623      	mov	r3, r4
 8000b0e:	460a      	mov	r2, r1
 8000b10:	496a      	ldr	r1, [pc, #424]	@ (8000cbc <Logica_Ejecutar_Ciclo+0x2fc>)
 8000b12:	f003 fbbf 	bl	8004294 <siprintf>
                        intento_actual[0], intento_actual[1],
                        intento_actual[2], intento_actual[3]);
                lcd_put_cur(1, 0); lcd_send_string(buffer);
 8000b16:	2100      	movs	r1, #0
 8000b18:	2001      	movs	r0, #1
 8000b1a:	f7ff fee5 	bl	80008e8 <lcd_put_cur>
 8000b1e:	f107 0310 	add.w	r3, r7, #16
 8000b22:	4618      	mov	r0, r3
 8000b24:	f7ff fecb 	bl	80008be <lcd_send_string>

                ultimo_refresco_lcd = HAL_GetTick();
 8000b28:	f000 fe62 	bl	80017f0 <HAL_GetTick>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	4a61      	ldr	r2, [pc, #388]	@ (8000cb4 <Logica_Ejecutar_Ciclo+0x2f4>)
 8000b30:	6013      	str	r3, [r2, #0]
            }

            // 3. Verificar derrota por tiempo
            if (tiempo_restante <= 0) estado_actual = ESTADO_DERROTA;
 8000b32:	4b5d      	ldr	r3, [pc, #372]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2e8>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	dc02      	bgt.n	8000b40 <Logica_Ejecutar_Ciclo+0x180>
 8000b3a:	4b55      	ldr	r3, [pc, #340]	@ (8000c90 <Logica_Ejecutar_Ciclo+0x2d0>)
 8000b3c:	2205      	movs	r2, #5
 8000b3e:	701a      	strb	r2, [r3, #0]

            // 4. Botones
            if (flag_validar) { flag_validar = false; estado_actual = ESTADO_VERIFICAR; }
 8000b40:	4b5f      	ldr	r3, [pc, #380]	@ (8000cc0 <Logica_Ejecutar_Ciclo+0x300>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d005      	beq.n	8000b56 <Logica_Ejecutar_Ciclo+0x196>
 8000b4a:	4b5d      	ldr	r3, [pc, #372]	@ (8000cc0 <Logica_Ejecutar_Ciclo+0x300>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]
 8000b50:	4b4f      	ldr	r3, [pc, #316]	@ (8000c90 <Logica_Ejecutar_Ciclo+0x2d0>)
 8000b52:	2203      	movs	r2, #3
 8000b54:	701a      	strb	r2, [r3, #0]
            if (flag_inicio) { flag_inicio = false; estado_actual = ESTADO_GENERAR; }
 8000b56:	4b4f      	ldr	r3, [pc, #316]	@ (8000c94 <Logica_Ejecutar_Ciclo+0x2d4>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	f000 80ef 	beq.w	8000d40 <Logica_Ejecutar_Ciclo+0x380>
 8000b62:	4b4c      	ldr	r3, [pc, #304]	@ (8000c94 <Logica_Ejecutar_Ciclo+0x2d4>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	701a      	strb	r2, [r3, #0]
 8000b68:	4b49      	ldr	r3, [pc, #292]	@ (8000c90 <Logica_Ejecutar_Ciclo+0x2d0>)
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	701a      	strb	r2, [r3, #0]
            break;
 8000b6e:	e0e7      	b.n	8000d40 <Logica_Ejecutar_Ciclo+0x380>

        case ESTADO_VERIFICAR:
            lcd_clear();
 8000b70:	f7ff fed9 	bl	8000926 <lcd_clear>
            lcd_send_string("VERIFICANDO...");
 8000b74:	4853      	ldr	r0, [pc, #332]	@ (8000cc4 <Logica_Ejecutar_Ciclo+0x304>)
 8000b76:	f7ff fea2 	bl	80008be <lcd_send_string>
            HAL_Delay(500);
 8000b7a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b7e:	f000 fe43 	bl	8001808 <HAL_Delay>

            intentos_restantes--;
 8000b82:	4b48      	ldr	r3, [pc, #288]	@ (8000ca4 <Logica_Ejecutar_Ciclo+0x2e4>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	3b01      	subs	r3, #1
 8000b88:	4a46      	ldr	r2, [pc, #280]	@ (8000ca4 <Logica_Ejecutar_Ciclo+0x2e4>)
 8000b8a:	6013      	str	r3, [r2, #0]
            int aciertos = 0;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            for(int i=0; i<4; i++) {
 8000b90:	2300      	movs	r3, #0
 8000b92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b94:	e02b      	b.n	8000bee <Logica_Ejecutar_Ciclo+0x22e>
                int dif = abs(intento_actual[i] - clave_secreta[i]);
 8000b96:	4a46      	ldr	r2, [pc, #280]	@ (8000cb0 <Logica_Ejecutar_Ciclo+0x2f0>)
 8000b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b9a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b9e:	493f      	ldr	r1, [pc, #252]	@ (8000c9c <Logica_Ejecutar_Ciclo+0x2dc>)
 8000ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ba2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ba6:	1ad3      	subs	r3, r2, r3
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	bfb8      	it	lt
 8000bac:	425b      	neglt	r3, r3
 8000bae:	627b      	str	r3, [r7, #36]	@ 0x24
                if (dif == 0) {
 8000bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d10c      	bne.n	8000bd0 <Logica_Ejecutar_Ciclo+0x210>
                    Actualizar_LED_Digito(i, VERDE);
 8000bb6:	2102      	movs	r1, #2
 8000bb8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000bba:	f7ff fd71 	bl	80006a0 <Actualizar_LED_Digito>
                    digito_bloqueado[i] = true;
 8000bbe:	4a38      	ldr	r2, [pc, #224]	@ (8000ca0 <Logica_Ejecutar_Ciclo+0x2e0>)
 8000bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bc2:	4413      	add	r3, r2
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	701a      	strb	r2, [r3, #0]
                    aciertos++;
 8000bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bca:	3301      	adds	r3, #1
 8000bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000bce:	e00b      	b.n	8000be8 <Logica_Ejecutar_Ciclo+0x228>
                } else if (dif == 1) {
 8000bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d104      	bne.n	8000be0 <Logica_Ejecutar_Ciclo+0x220>
                    Actualizar_LED_Digito(i, AMARILLO);
 8000bd6:	2103      	movs	r1, #3
 8000bd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000bda:	f7ff fd61 	bl	80006a0 <Actualizar_LED_Digito>
 8000bde:	e003      	b.n	8000be8 <Logica_Ejecutar_Ciclo+0x228>
                } else {
                    Actualizar_LED_Digito(i, ROJO);
 8000be0:	2101      	movs	r1, #1
 8000be2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000be4:	f7ff fd5c 	bl	80006a0 <Actualizar_LED_Digito>
            for(int i=0; i<4; i++) {
 8000be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bea:	3301      	adds	r3, #1
 8000bec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bf0:	2b03      	cmp	r3, #3
 8000bf2:	ddd0      	ble.n	8000b96 <Logica_Ejecutar_Ciclo+0x1d6>
                }
            }
            HAL_Delay(1500); // Pausa visual
 8000bf4:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000bf8:	f000 fe06 	bl	8001808 <HAL_Delay>

            if (aciertos == 4) {
 8000bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bfe:	2b04      	cmp	r3, #4
 8000c00:	d103      	bne.n	8000c0a <Logica_Ejecutar_Ciclo+0x24a>
                estado_actual = ESTADO_VICTORIA;
 8000c02:	4b23      	ldr	r3, [pc, #140]	@ (8000c90 <Logica_Ejecutar_Ciclo+0x2d0>)
 8000c04:	2204      	movs	r2, #4
 8000c06:	701a      	strb	r2, [r3, #0]
                // Sigue jugando
                lcd_clear();
                Zumbador_Tono(100, 0);
                estado_actual = ESTADO_JUGANDO;
            }
            break;
 8000c08:	e09b      	b.n	8000d42 <Logica_Ejecutar_Ciclo+0x382>
            } else if (intentos_restantes <= 0 || tiempo_restante <= 0) {
 8000c0a:	4b26      	ldr	r3, [pc, #152]	@ (8000ca4 <Logica_Ejecutar_Ciclo+0x2e4>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	dd03      	ble.n	8000c1a <Logica_Ejecutar_Ciclo+0x25a>
 8000c12:	4b25      	ldr	r3, [pc, #148]	@ (8000ca8 <Logica_Ejecutar_Ciclo+0x2e8>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	dc03      	bgt.n	8000c22 <Logica_Ejecutar_Ciclo+0x262>
                estado_actual = ESTADO_DERROTA;
 8000c1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c90 <Logica_Ejecutar_Ciclo+0x2d0>)
 8000c1c:	2205      	movs	r2, #5
 8000c1e:	701a      	strb	r2, [r3, #0]
            break;
 8000c20:	e08f      	b.n	8000d42 <Logica_Ejecutar_Ciclo+0x382>
                lcd_clear();
 8000c22:	f7ff fe80 	bl	8000926 <lcd_clear>
                Zumbador_Tono(100, 0);
 8000c26:	2100      	movs	r1, #0
 8000c28:	2064      	movs	r0, #100	@ 0x64
 8000c2a:	f7ff fcbf 	bl	80005ac <Zumbador_Tono>
                estado_actual = ESTADO_JUGANDO;
 8000c2e:	4b18      	ldr	r3, [pc, #96]	@ (8000c90 <Logica_Ejecutar_Ciclo+0x2d0>)
 8000c30:	2202      	movs	r2, #2
 8000c32:	701a      	strb	r2, [r3, #0]
            break;
 8000c34:	e085      	b.n	8000d42 <Logica_Ejecutar_Ciclo+0x382>

        case ESTADO_VICTORIA:
            lcd_clear();
 8000c36:	f7ff fe76 	bl	8000926 <lcd_clear>
            lcd_send_string("GANASTE!!");
 8000c3a:	4823      	ldr	r0, [pc, #140]	@ (8000cc8 <Logica_Ejecutar_Ciclo+0x308>)
 8000c3c:	f7ff fe3f 	bl	80008be <lcd_send_string>
            lcd_put_cur(1,0);
 8000c40:	2100      	movs	r1, #0
 8000c42:	2001      	movs	r0, #1
 8000c44:	f7ff fe50 	bl	80008e8 <lcd_put_cur>
            sprintf(buffer, "Clave: %d%d%d%d", clave_secreta[0], clave_secreta[1], clave_secreta[2], clave_secreta[3]);
 8000c48:	4b14      	ldr	r3, [pc, #80]	@ (8000c9c <Logica_Ejecutar_Ciclo+0x2dc>)
 8000c4a:	6819      	ldr	r1, [r3, #0]
 8000c4c:	4b13      	ldr	r3, [pc, #76]	@ (8000c9c <Logica_Ejecutar_Ciclo+0x2dc>)
 8000c4e:	685c      	ldr	r4, [r3, #4]
 8000c50:	4b12      	ldr	r3, [pc, #72]	@ (8000c9c <Logica_Ejecutar_Ciclo+0x2dc>)
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	4a11      	ldr	r2, [pc, #68]	@ (8000c9c <Logica_Ejecutar_Ciclo+0x2dc>)
 8000c56:	68d2      	ldr	r2, [r2, #12]
 8000c58:	f107 0010 	add.w	r0, r7, #16
 8000c5c:	9201      	str	r2, [sp, #4]
 8000c5e:	9300      	str	r3, [sp, #0]
 8000c60:	4623      	mov	r3, r4
 8000c62:	460a      	mov	r2, r1
 8000c64:	4919      	ldr	r1, [pc, #100]	@ (8000ccc <Logica_Ejecutar_Ciclo+0x30c>)
 8000c66:	f003 fb15 	bl	8004294 <siprintf>
            lcd_send_string(buffer);
 8000c6a:	f107 0310 	add.w	r3, r7, #16
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fe25 	bl	80008be <lcd_send_string>
            Zumbador_Tono(100, 1);
 8000c74:	2101      	movs	r1, #1
 8000c76:	2064      	movs	r0, #100	@ 0x64
 8000c78:	f7ff fc98 	bl	80005ac <Zumbador_Tono>
            HAL_Delay(4000);
 8000c7c:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000c80:	f000 fdc2 	bl	8001808 <HAL_Delay>
            Logica_Inicializar();
 8000c84:	f7ff fe76 	bl	8000974 <Logica_Inicializar>
            estado_actual = ESTADO_ESPERA;
 8000c88:	4b01      	ldr	r3, [pc, #4]	@ (8000c90 <Logica_Ejecutar_Ciclo+0x2d0>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	701a      	strb	r2, [r3, #0]
            break;
 8000c8e:	e058      	b.n	8000d42 <Logica_Ejecutar_Ciclo+0x382>
 8000c90:	200000bc 	.word	0x200000bc
 8000c94:	200000f1 	.word	0x200000f1
 8000c98:	66666667 	.word	0x66666667
 8000c9c:	200000c0 	.word	0x200000c0
 8000ca0:	200000e0 	.word	0x200000e0
 8000ca4:	20000030 	.word	0x20000030
 8000ca8:	20000034 	.word	0x20000034
 8000cac:	08005438 	.word	0x08005438
 8000cb0:	200000d0 	.word	0x200000d0
 8000cb4:	200000e4 	.word	0x200000e4
 8000cb8:	08005448 	.word	0x08005448
 8000cbc:	08005458 	.word	0x08005458
 8000cc0:	200000f0 	.word	0x200000f0
 8000cc4:	0800546c 	.word	0x0800546c
 8000cc8:	0800547c 	.word	0x0800547c
 8000ccc:	08005488 	.word	0x08005488

        case ESTADO_DERROTA:
            lcd_clear();
 8000cd0:	f7ff fe29 	bl	8000926 <lcd_clear>
            if (tiempo_restante <= 0) lcd_send_string("TIEMPO AGOTADO");
 8000cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8000d4c <Logica_Ejecutar_Ciclo+0x38c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	dc03      	bgt.n	8000ce4 <Logica_Ejecutar_Ciclo+0x324>
 8000cdc:	481c      	ldr	r0, [pc, #112]	@ (8000d50 <Logica_Ejecutar_Ciclo+0x390>)
 8000cde:	f7ff fdee 	bl	80008be <lcd_send_string>
 8000ce2:	e002      	b.n	8000cea <Logica_Ejecutar_Ciclo+0x32a>
            else lcd_send_string("FIN DE JUEGO");
 8000ce4:	481b      	ldr	r0, [pc, #108]	@ (8000d54 <Logica_Ejecutar_Ciclo+0x394>)
 8000ce6:	f7ff fdea 	bl	80008be <lcd_send_string>

            lcd_put_cur(1,0);
 8000cea:	2100      	movs	r1, #0
 8000cec:	2001      	movs	r0, #1
 8000cee:	f7ff fdfb 	bl	80008e8 <lcd_put_cur>
            sprintf(buffer, "Era: %d%d%d%d", clave_secreta[0], clave_secreta[1], clave_secreta[2], clave_secreta[3]);
 8000cf2:	4b19      	ldr	r3, [pc, #100]	@ (8000d58 <Logica_Ejecutar_Ciclo+0x398>)
 8000cf4:	6819      	ldr	r1, [r3, #0]
 8000cf6:	4b18      	ldr	r3, [pc, #96]	@ (8000d58 <Logica_Ejecutar_Ciclo+0x398>)
 8000cf8:	685c      	ldr	r4, [r3, #4]
 8000cfa:	4b17      	ldr	r3, [pc, #92]	@ (8000d58 <Logica_Ejecutar_Ciclo+0x398>)
 8000cfc:	689b      	ldr	r3, [r3, #8]
 8000cfe:	4a16      	ldr	r2, [pc, #88]	@ (8000d58 <Logica_Ejecutar_Ciclo+0x398>)
 8000d00:	68d2      	ldr	r2, [r2, #12]
 8000d02:	f107 0010 	add.w	r0, r7, #16
 8000d06:	9201      	str	r2, [sp, #4]
 8000d08:	9300      	str	r3, [sp, #0]
 8000d0a:	4623      	mov	r3, r4
 8000d0c:	460a      	mov	r2, r1
 8000d0e:	4913      	ldr	r1, [pc, #76]	@ (8000d5c <Logica_Ejecutar_Ciclo+0x39c>)
 8000d10:	f003 fac0 	bl	8004294 <siprintf>
            lcd_send_string(buffer);
 8000d14:	f107 0310 	add.w	r3, r7, #16
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff fdd0 	bl	80008be <lcd_send_string>
            Zumbador_Tono(500, 0);
 8000d1e:	2100      	movs	r1, #0
 8000d20:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d24:	f7ff fc42 	bl	80005ac <Zumbador_Tono>
            HAL_Delay(4000);
 8000d28:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000d2c:	f000 fd6c 	bl	8001808 <HAL_Delay>
            Logica_Inicializar();
 8000d30:	f7ff fe20 	bl	8000974 <Logica_Inicializar>
            estado_actual = ESTADO_ESPERA;
 8000d34:	4b0a      	ldr	r3, [pc, #40]	@ (8000d60 <Logica_Ejecutar_Ciclo+0x3a0>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	701a      	strb	r2, [r3, #0]
            break;
 8000d3a:	e002      	b.n	8000d42 <Logica_Ejecutar_Ciclo+0x382>
            break;
 8000d3c:	bf00      	nop
 8000d3e:	e000      	b.n	8000d42 <Logica_Ejecutar_Ciclo+0x382>
            break;
 8000d40:	bf00      	nop
    }
}
 8000d42:	bf00      	nop
 8000d44:	373c      	adds	r7, #60	@ 0x3c
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd90      	pop	{r4, r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000034 	.word	0x20000034
 8000d50:	08005498 	.word	0x08005498
 8000d54:	080054a8 	.word	0x080054a8
 8000d58:	200000c0 	.word	0x200000c0
 8000d5c:	080054b8 	.word	0x080054b8
 8000d60:	200000bc 	.word	0x200000bc

08000d64 <Callback_Boton_Validar>:

// Callbacks botones
void Callback_Boton_Validar() {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
    if (HAL_GetTick() - t_btn_val > 500) { flag_validar = true; t_btn_val = HAL_GetTick(); }
 8000d68:	f000 fd42 	bl	80017f0 <HAL_GetTick>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	4b08      	ldr	r3, [pc, #32]	@ (8000d90 <Callback_Boton_Validar+0x2c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	1ad3      	subs	r3, r2, r3
 8000d74:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000d78:	d907      	bls.n	8000d8a <Callback_Boton_Validar+0x26>
 8000d7a:	4b06      	ldr	r3, [pc, #24]	@ (8000d94 <Callback_Boton_Validar+0x30>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]
 8000d80:	f000 fd36 	bl	80017f0 <HAL_GetTick>
 8000d84:	4603      	mov	r3, r0
 8000d86:	4a02      	ldr	r2, [pc, #8]	@ (8000d90 <Callback_Boton_Validar+0x2c>)
 8000d88:	6013      	str	r3, [r2, #0]
}
 8000d8a:	bf00      	nop
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	200000e8 	.word	0x200000e8
 8000d94:	200000f0 	.word	0x200000f0

08000d98 <Callback_Boton_Inicio>:
void Callback_Boton_Inicio() {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
    if (HAL_GetTick() - t_btn_ini > 500) { flag_inicio = true; t_btn_ini = HAL_GetTick(); }
 8000d9c:	f000 fd28 	bl	80017f0 <HAL_GetTick>
 8000da0:	4602      	mov	r2, r0
 8000da2:	4b08      	ldr	r3, [pc, #32]	@ (8000dc4 <Callback_Boton_Inicio+0x2c>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	1ad3      	subs	r3, r2, r3
 8000da8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000dac:	d907      	bls.n	8000dbe <Callback_Boton_Inicio+0x26>
 8000dae:	4b06      	ldr	r3, [pc, #24]	@ (8000dc8 <Callback_Boton_Inicio+0x30>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	701a      	strb	r2, [r3, #0]
 8000db4:	f000 fd1c 	bl	80017f0 <HAL_GetTick>
 8000db8:	4603      	mov	r3, r0
 8000dba:	4a02      	ldr	r2, [pc, #8]	@ (8000dc4 <Callback_Boton_Inicio+0x2c>)
 8000dbc:	6013      	str	r3, [r2, #0]
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	200000ec 	.word	0x200000ec
 8000dc8:	200000f1 	.word	0x200000f1

08000dcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd0:	f000 fca8 	bl	8001724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd4:	f000 f81e 	bl	8000e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd8:	f000 f980 	bl	80010dc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ddc:	f000 f902 	bl	8000fe4 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000de0:	f000 f880 	bl	8000ee4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000de4:	f000 f92c 	bl	8001040 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  Hardware_Init(&hadc1, &hi2c1);
 8000de8:	4907      	ldr	r1, [pc, #28]	@ (8000e08 <main+0x3c>)
 8000dea:	4808      	ldr	r0, [pc, #32]	@ (8000e0c <main+0x40>)
 8000dec:	f7ff fcd5 	bl	800079a <Hardware_Init>
  Logica_Inicializar();
 8000df0:	f7ff fdc0 	bl	8000974 <Logica_Inicializar>

  // ENCENDER LA INTERRUPCIÓN DEL TEMPORIZADOR
  HAL_TIM_Base_Start_IT(&htim2);
 8000df4:	4806      	ldr	r0, [pc, #24]	@ (8000e10 <main+0x44>)
 8000df6:	f002 fd3b 	bl	8003870 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Logica_Ejecutar_Ciclo();
 8000dfa:	f7ff fde1 	bl	80009c0 <Logica_Ejecutar_Ciclo>
	  HAL_Delay(10); // Estabilidad del sistema
 8000dfe:	200a      	movs	r0, #10
 8000e00:	f000 fd02 	bl	8001808 <HAL_Delay>
	  Logica_Ejecutar_Ciclo();
 8000e04:	bf00      	nop
 8000e06:	e7f8      	b.n	8000dfa <main+0x2e>
 8000e08:	2000013c 	.word	0x2000013c
 8000e0c:	200000f4 	.word	0x200000f4
 8000e10:	20000190 	.word	0x20000190

08000e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b094      	sub	sp, #80	@ 0x50
 8000e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e1a:	f107 0320 	add.w	r3, r7, #32
 8000e1e:	2230      	movs	r2, #48	@ 0x30
 8000e20:	2100      	movs	r1, #0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f003 fa9b 	bl	800435e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e28:	f107 030c 	add.w	r3, r7, #12
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e38:	2300      	movs	r3, #0
 8000e3a:	60bb      	str	r3, [r7, #8]
 8000e3c:	4b27      	ldr	r3, [pc, #156]	@ (8000edc <SystemClock_Config+0xc8>)
 8000e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e40:	4a26      	ldr	r2, [pc, #152]	@ (8000edc <SystemClock_Config+0xc8>)
 8000e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e48:	4b24      	ldr	r3, [pc, #144]	@ (8000edc <SystemClock_Config+0xc8>)
 8000e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e50:	60bb      	str	r3, [r7, #8]
 8000e52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e54:	2300      	movs	r3, #0
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	4b21      	ldr	r3, [pc, #132]	@ (8000ee0 <SystemClock_Config+0xcc>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a20      	ldr	r2, [pc, #128]	@ (8000ee0 <SystemClock_Config+0xcc>)
 8000e5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e62:	6013      	str	r3, [r2, #0]
 8000e64:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee0 <SystemClock_Config+0xcc>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e6c:	607b      	str	r3, [r7, #4]
 8000e6e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e70:	2301      	movs	r3, #1
 8000e72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e7e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e84:	2304      	movs	r3, #4
 8000e86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000e88:	23c0      	movs	r3, #192	@ 0xc0
 8000e8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e8c:	2304      	movs	r3, #4
 8000e8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000e90:	2308      	movs	r3, #8
 8000e92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e94:	f107 0320 	add.w	r3, r7, #32
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f002 f815 	bl	8002ec8 <HAL_RCC_OscConfig>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ea4:	f000 f9fa 	bl	800129c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ea8:	230f      	movs	r3, #15
 8000eaa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eac:	2302      	movs	r3, #2
 8000eae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000eb4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000eb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ebe:	f107 030c 	add.w	r3, r7, #12
 8000ec2:	2103      	movs	r1, #3
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f002 fa77 	bl	80033b8 <HAL_RCC_ClockConfig>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000ed0:	f000 f9e4 	bl	800129c <Error_Handler>
  }
}
 8000ed4:	bf00      	nop
 8000ed6:	3750      	adds	r7, #80	@ 0x50
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40023800 	.word	0x40023800
 8000ee0:	40007000 	.word	0x40007000

08000ee4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eea:	463b      	mov	r3, r7
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ef6:	4b38      	ldr	r3, [pc, #224]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000ef8:	4a38      	ldr	r2, [pc, #224]	@ (8000fdc <MX_ADC1_Init+0xf8>)
 8000efa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000efc:	4b36      	ldr	r3, [pc, #216]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000efe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f02:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f04:	4b34      	ldr	r3, [pc, #208]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f0a:	4b33      	ldr	r3, [pc, #204]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f10:	4b31      	ldr	r3, [pc, #196]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000f16:	4b30      	ldr	r3, [pc, #192]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000f1e:	4b2e      	ldr	r3, [pc, #184]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f24:	4b2c      	ldr	r3, [pc, #176]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f2a:	4b2b      	ldr	r3, [pc, #172]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f2c:	4a2c      	ldr	r2, [pc, #176]	@ (8000fe0 <MX_ADC1_Init+0xfc>)
 8000f2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f30:	4b29      	ldr	r3, [pc, #164]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000f36:	4b28      	ldr	r3, [pc, #160]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f38:	2204      	movs	r2, #4
 8000f3a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f3c:	4b26      	ldr	r3, [pc, #152]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f44:	4b24      	ldr	r3, [pc, #144]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f4a:	4823      	ldr	r0, [pc, #140]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f4c:	f000 fc80 	bl	8001850 <HAL_ADC_Init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8000f56:	f000 f9a1 	bl	800129c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000f62:	2306      	movs	r3, #6
 8000f64:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f66:	463b      	mov	r3, r7
 8000f68:	4619      	mov	r1, r3
 8000f6a:	481b      	ldr	r0, [pc, #108]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f6c:	f000 fe00 	bl	8001b70 <HAL_ADC_ConfigChannel>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000f76:	f000 f991 	bl	800129c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f82:	463b      	mov	r3, r7
 8000f84:	4619      	mov	r1, r3
 8000f86:	4814      	ldr	r0, [pc, #80]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000f88:	f000 fdf2 	bl	8001b70 <HAL_ADC_ConfigChannel>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f92:	f000 f983 	bl	800129c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f96:	2304      	movs	r3, #4
 8000f98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	480d      	ldr	r0, [pc, #52]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000fa4:	f000 fde4 	bl	8001b70 <HAL_ADC_ConfigChannel>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8000fae:	f000 f975 	bl	800129c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000fb2:	2308      	movs	r3, #8
 8000fb4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000fb6:	2304      	movs	r3, #4
 8000fb8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fba:	463b      	mov	r3, r7
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4806      	ldr	r0, [pc, #24]	@ (8000fd8 <MX_ADC1_Init+0xf4>)
 8000fc0:	f000 fdd6 	bl	8001b70 <HAL_ADC_ConfigChannel>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8000fca:	f000 f967 	bl	800129c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fce:	bf00      	nop
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200000f4 	.word	0x200000f4
 8000fdc:	40012000 	.word	0x40012000
 8000fe0:	0f000001 	.word	0x0f000001

08000fe4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fe8:	4b12      	ldr	r3, [pc, #72]	@ (8001034 <MX_I2C1_Init+0x50>)
 8000fea:	4a13      	ldr	r2, [pc, #76]	@ (8001038 <MX_I2C1_Init+0x54>)
 8000fec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fee:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <MX_I2C1_Init+0x50>)
 8000ff0:	4a12      	ldr	r2, [pc, #72]	@ (800103c <MX_I2C1_Init+0x58>)
 8000ff2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <MX_I2C1_Init+0x50>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8001034 <MX_I2C1_Init+0x50>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001000:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <MX_I2C1_Init+0x50>)
 8001002:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001006:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001008:	4b0a      	ldr	r3, [pc, #40]	@ (8001034 <MX_I2C1_Init+0x50>)
 800100a:	2200      	movs	r2, #0
 800100c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800100e:	4b09      	ldr	r3, [pc, #36]	@ (8001034 <MX_I2C1_Init+0x50>)
 8001010:	2200      	movs	r2, #0
 8001012:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001014:	4b07      	ldr	r3, [pc, #28]	@ (8001034 <MX_I2C1_Init+0x50>)
 8001016:	2200      	movs	r2, #0
 8001018:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800101a:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <MX_I2C1_Init+0x50>)
 800101c:	2200      	movs	r2, #0
 800101e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001020:	4804      	ldr	r0, [pc, #16]	@ (8001034 <MX_I2C1_Init+0x50>)
 8001022:	f001 fab3 	bl	800258c <HAL_I2C_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800102c:	f000 f936 	bl	800129c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	2000013c 	.word	0x2000013c
 8001038:	40005400 	.word	0x40005400
 800103c:	000186a0 	.word	0x000186a0

08001040 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001046:	f107 0308 	add.w	r3, r7, #8
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001054:	463b      	mov	r3, r7
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800105c:	4b1e      	ldr	r3, [pc, #120]	@ (80010d8 <MX_TIM2_Init+0x98>)
 800105e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001062:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 24000;
 8001064:	4b1c      	ldr	r3, [pc, #112]	@ (80010d8 <MX_TIM2_Init+0x98>)
 8001066:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
 800106a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800106c:	4b1a      	ldr	r3, [pc, #104]	@ (80010d8 <MX_TIM2_Init+0x98>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001072:	4b19      	ldr	r3, [pc, #100]	@ (80010d8 <MX_TIM2_Init+0x98>)
 8001074:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001078:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800107a:	4b17      	ldr	r3, [pc, #92]	@ (80010d8 <MX_TIM2_Init+0x98>)
 800107c:	2200      	movs	r2, #0
 800107e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001080:	4b15      	ldr	r3, [pc, #84]	@ (80010d8 <MX_TIM2_Init+0x98>)
 8001082:	2200      	movs	r2, #0
 8001084:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001086:	4814      	ldr	r0, [pc, #80]	@ (80010d8 <MX_TIM2_Init+0x98>)
 8001088:	f002 fba2 	bl	80037d0 <HAL_TIM_Base_Init>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001092:	f000 f903 	bl	800129c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001096:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800109a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800109c:	f107 0308 	add.w	r3, r7, #8
 80010a0:	4619      	mov	r1, r3
 80010a2:	480d      	ldr	r0, [pc, #52]	@ (80010d8 <MX_TIM2_Init+0x98>)
 80010a4:	f002 fd36 	bl	8003b14 <HAL_TIM_ConfigClockSource>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80010ae:	f000 f8f5 	bl	800129c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010b2:	2300      	movs	r3, #0
 80010b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010ba:	463b      	mov	r3, r7
 80010bc:	4619      	mov	r1, r3
 80010be:	4806      	ldr	r0, [pc, #24]	@ (80010d8 <MX_TIM2_Init+0x98>)
 80010c0:	f002 ff38 	bl	8003f34 <HAL_TIMEx_MasterConfigSynchronization>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80010ca:	f000 f8e7 	bl	800129c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010ce:	bf00      	nop
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	20000190 	.word	0x20000190

080010dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	@ 0x28
 80010e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	605a      	str	r2, [r3, #4]
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
 80010f6:	4b42      	ldr	r3, [pc, #264]	@ (8001200 <MX_GPIO_Init+0x124>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	4a41      	ldr	r2, [pc, #260]	@ (8001200 <MX_GPIO_Init+0x124>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	6313      	str	r3, [r2, #48]	@ 0x30
 8001102:	4b3f      	ldr	r3, [pc, #252]	@ (8001200 <MX_GPIO_Init+0x124>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	f003 0304 	and.w	r3, r3, #4
 800110a:	613b      	str	r3, [r7, #16]
 800110c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	4b3b      	ldr	r3, [pc, #236]	@ (8001200 <MX_GPIO_Init+0x124>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	4a3a      	ldr	r2, [pc, #232]	@ (8001200 <MX_GPIO_Init+0x124>)
 8001118:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800111c:	6313      	str	r3, [r2, #48]	@ 0x30
 800111e:	4b38      	ldr	r3, [pc, #224]	@ (8001200 <MX_GPIO_Init+0x124>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	4b34      	ldr	r3, [pc, #208]	@ (8001200 <MX_GPIO_Init+0x124>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	4a33      	ldr	r2, [pc, #204]	@ (8001200 <MX_GPIO_Init+0x124>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	6313      	str	r3, [r2, #48]	@ 0x30
 800113a:	4b31      	ldr	r3, [pc, #196]	@ (8001200 <MX_GPIO_Init+0x124>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	4b2d      	ldr	r3, [pc, #180]	@ (8001200 <MX_GPIO_Init+0x124>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	4a2c      	ldr	r2, [pc, #176]	@ (8001200 <MX_GPIO_Init+0x124>)
 8001150:	f043 0302 	orr.w	r3, r3, #2
 8001154:	6313      	str	r3, [r2, #48]	@ 0x30
 8001156:	4b2a      	ldr	r3, [pc, #168]	@ (8001200 <MX_GPIO_Init+0x124>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001162:	2200      	movs	r2, #0
 8001164:	21ff      	movs	r1, #255	@ 0xff
 8001166:	4827      	ldr	r0, [pc, #156]	@ (8001204 <MX_GPIO_Init+0x128>)
 8001168:	f001 f9de 	bl	8002528 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800116c:	2200      	movs	r2, #0
 800116e:	2120      	movs	r1, #32
 8001170:	4825      	ldr	r0, [pc, #148]	@ (8001208 <MX_GPIO_Init+0x12c>)
 8001172:	f001 f9d9 	bl	8002528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001176:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800117a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800117c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001180:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001182:	2302      	movs	r3, #2
 8001184:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	4619      	mov	r1, r3
 800118c:	481d      	ldr	r0, [pc, #116]	@ (8001204 <MX_GPIO_Init+0x128>)
 800118e:	f001 f82f 	bl	80021f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001192:	23ff      	movs	r3, #255	@ 0xff
 8001194:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001196:	2301      	movs	r3, #1
 8001198:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119e:	2300      	movs	r3, #0
 80011a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	4619      	mov	r1, r3
 80011a8:	4816      	ldr	r0, [pc, #88]	@ (8001204 <MX_GPIO_Init+0x128>)
 80011aa:	f001 f821 	bl	80021f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011b4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011ba:	2302      	movs	r3, #2
 80011bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	4619      	mov	r1, r3
 80011c4:	4811      	ldr	r0, [pc, #68]	@ (800120c <MX_GPIO_Init+0x130>)
 80011c6:	f001 f813 	bl	80021f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80011ca:	2320      	movs	r3, #32
 80011cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ce:	2301      	movs	r3, #1
 80011d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d6:	2300      	movs	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011da:	f107 0314 	add.w	r3, r7, #20
 80011de:	4619      	mov	r1, r3
 80011e0:	4809      	ldr	r0, [pc, #36]	@ (8001208 <MX_GPIO_Init+0x12c>)
 80011e2:	f001 f805 	bl	80021f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2100      	movs	r1, #0
 80011ea:	2028      	movs	r0, #40	@ 0x28
 80011ec:	f000 ffc9 	bl	8002182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011f0:	2028      	movs	r0, #40	@ 0x28
 80011f2:	f000 ffe2 	bl	80021ba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011f6:	bf00      	nop
 80011f8:	3728      	adds	r7, #40	@ 0x28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40023800 	.word	0x40023800
 8001204:	40020800 	.word	0x40020800
 8001208:	40020400 	.word	0x40020400
 800120c:	40020000 	.word	0x40020000

08001210 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// --- INTERRUPCIÓN DEL TEMPORIZADOR (Cada 1 segundo) ---
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001220:	d101      	bne.n	8001226 <HAL_TIM_PeriodElapsedCallback+0x16>
        Logica_Timer_Callback(); // Llama a la lógica para restar tiempo
 8001222:	f7ff fb8b 	bl	800093c <Logica_Timer_Callback>
    }
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	80fb      	strh	r3, [r7, #6]
    // RETARDO ANTI-RUIDO (Debounce Hardware simulado)
    for(int i=0; i<2000; i++) { __NOP(); }
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	e003      	b.n	8001248 <HAL_GPIO_EXTI_Callback+0x18>
 8001240:	bf00      	nop
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	3301      	adds	r3, #1
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800124e:	dbf7      	blt.n	8001240 <HAL_GPIO_EXTI_Callback+0x10>

    // SEGURIDAD PULL-DOWN:
    // Solo aceptamos la interrupción si el pin sigue siendo ALTO (3.3V)
    // Si fuera ruido eléctrico, ya habría bajado a 0.

    if (GPIO_Pin == GPIO_PIN_10) { // Botón Validar (PA10)
 8001250:	88fb      	ldrh	r3, [r7, #6]
 8001252:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001256:	d10a      	bne.n	800126e <HAL_GPIO_EXTI_Callback+0x3e>
        if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) == GPIO_PIN_SET) {
 8001258:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800125c:	480d      	ldr	r0, [pc, #52]	@ (8001294 <HAL_GPIO_EXTI_Callback+0x64>)
 800125e:	f001 f94b 	bl	80024f8 <HAL_GPIO_ReadPin>
 8001262:	4603      	mov	r3, r0
 8001264:	2b01      	cmp	r3, #1
 8001266:	d110      	bne.n	800128a <HAL_GPIO_EXTI_Callback+0x5a>
            Callback_Boton_Validar();
 8001268:	f7ff fd7c 	bl	8000d64 <Callback_Boton_Validar>
    else if (GPIO_Pin == GPIO_PIN_13) { // Botón Inicio (PC13)
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) {
            Callback_Boton_Inicio();
        }
    }
}
 800126c:	e00d      	b.n	800128a <HAL_GPIO_EXTI_Callback+0x5a>
    else if (GPIO_Pin == GPIO_PIN_13) { // Botón Inicio (PC13)
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001274:	d109      	bne.n	800128a <HAL_GPIO_EXTI_Callback+0x5a>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET) {
 8001276:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800127a:	4807      	ldr	r0, [pc, #28]	@ (8001298 <HAL_GPIO_EXTI_Callback+0x68>)
 800127c:	f001 f93c 	bl	80024f8 <HAL_GPIO_ReadPin>
 8001280:	4603      	mov	r3, r0
 8001282:	2b01      	cmp	r3, #1
 8001284:	d101      	bne.n	800128a <HAL_GPIO_EXTI_Callback+0x5a>
            Callback_Boton_Inicio();
 8001286:	f7ff fd87 	bl	8000d98 <Callback_Boton_Inicio>
}
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40020000 	.word	0x40020000
 8001298:	40020800 	.word	0x40020800

0800129c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012a0:	b672      	cpsid	i
}
 80012a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <Error_Handler+0x8>

080012a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	607b      	str	r3, [r7, #4]
 80012b2:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012b6:	4a0f      	ldr	r2, [pc, #60]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80012be:	4b0d      	ldr	r3, [pc, #52]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012c6:	607b      	str	r3, [r7, #4]
 80012c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	603b      	str	r3, [r7, #0]
 80012ce:	4b09      	ldr	r3, [pc, #36]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d2:	4a08      	ldr	r2, [pc, #32]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012da:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80012e6:	2007      	movs	r0, #7
 80012e8:	f000 ff40 	bl	800216c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40023800 	.word	0x40023800

080012f8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08a      	sub	sp, #40	@ 0x28
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a24      	ldr	r2, [pc, #144]	@ (80013a8 <HAL_ADC_MspInit+0xb0>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d141      	bne.n	800139e <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	613b      	str	r3, [r7, #16]
 800131e:	4b23      	ldr	r3, [pc, #140]	@ (80013ac <HAL_ADC_MspInit+0xb4>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001322:	4a22      	ldr	r2, [pc, #136]	@ (80013ac <HAL_ADC_MspInit+0xb4>)
 8001324:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001328:	6453      	str	r3, [r2, #68]	@ 0x44
 800132a:	4b20      	ldr	r3, [pc, #128]	@ (80013ac <HAL_ADC_MspInit+0xb4>)
 800132c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	4b1c      	ldr	r3, [pc, #112]	@ (80013ac <HAL_ADC_MspInit+0xb4>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	4a1b      	ldr	r2, [pc, #108]	@ (80013ac <HAL_ADC_MspInit+0xb4>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6313      	str	r3, [r2, #48]	@ 0x30
 8001346:	4b19      	ldr	r3, [pc, #100]	@ (80013ac <HAL_ADC_MspInit+0xb4>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60bb      	str	r3, [r7, #8]
 8001356:	4b15      	ldr	r3, [pc, #84]	@ (80013ac <HAL_ADC_MspInit+0xb4>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135a:	4a14      	ldr	r2, [pc, #80]	@ (80013ac <HAL_ADC_MspInit+0xb4>)
 800135c:	f043 0302 	orr.w	r3, r3, #2
 8001360:	6313      	str	r3, [r2, #48]	@ 0x30
 8001362:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <HAL_ADC_MspInit+0xb4>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	60bb      	str	r3, [r7, #8]
 800136c:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 800136e:	2313      	movs	r3, #19
 8001370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001372:	2303      	movs	r3, #3
 8001374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	480b      	ldr	r0, [pc, #44]	@ (80013b0 <HAL_ADC_MspInit+0xb8>)
 8001382:	f000 ff35 	bl	80021f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001386:	2301      	movs	r3, #1
 8001388:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800138a:	2303      	movs	r3, #3
 800138c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	4619      	mov	r1, r3
 8001398:	4806      	ldr	r0, [pc, #24]	@ (80013b4 <HAL_ADC_MspInit+0xbc>)
 800139a:	f000 ff29 	bl	80021f0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800139e:	bf00      	nop
 80013a0:	3728      	adds	r7, #40	@ 0x28
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40012000 	.word	0x40012000
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40020000 	.word	0x40020000
 80013b4:	40020400 	.word	0x40020400

080013b8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	@ 0x28
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a19      	ldr	r2, [pc, #100]	@ (800143c <HAL_I2C_MspInit+0x84>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d12c      	bne.n	8001434 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
 80013de:	4b18      	ldr	r3, [pc, #96]	@ (8001440 <HAL_I2C_MspInit+0x88>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	4a17      	ldr	r2, [pc, #92]	@ (8001440 <HAL_I2C_MspInit+0x88>)
 80013e4:	f043 0302 	orr.w	r3, r3, #2
 80013e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ea:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <HAL_I2C_MspInit+0x88>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	613b      	str	r3, [r7, #16]
 80013f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013f6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013fc:	2312      	movs	r3, #18
 80013fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001404:	2303      	movs	r3, #3
 8001406:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001408:	2304      	movs	r3, #4
 800140a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	4619      	mov	r1, r3
 8001412:	480c      	ldr	r0, [pc, #48]	@ (8001444 <HAL_I2C_MspInit+0x8c>)
 8001414:	f000 feec 	bl	80021f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001418:	2300      	movs	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	4b08      	ldr	r3, [pc, #32]	@ (8001440 <HAL_I2C_MspInit+0x88>)
 800141e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001420:	4a07      	ldr	r2, [pc, #28]	@ (8001440 <HAL_I2C_MspInit+0x88>)
 8001422:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001426:	6413      	str	r3, [r2, #64]	@ 0x40
 8001428:	4b05      	ldr	r3, [pc, #20]	@ (8001440 <HAL_I2C_MspInit+0x88>)
 800142a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001434:	bf00      	nop
 8001436:	3728      	adds	r7, #40	@ 0x28
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40005400 	.word	0x40005400
 8001440:	40023800 	.word	0x40023800
 8001444:	40020400 	.word	0x40020400

08001448 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001458:	d115      	bne.n	8001486 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <HAL_TIM_Base_MspInit+0x48>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001462:	4a0b      	ldr	r2, [pc, #44]	@ (8001490 <HAL_TIM_Base_MspInit+0x48>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	6413      	str	r3, [r2, #64]	@ 0x40
 800146a:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <HAL_TIM_Base_MspInit+0x48>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	2100      	movs	r1, #0
 800147a:	201c      	movs	r0, #28
 800147c:	f000 fe81 	bl	8002182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001480:	201c      	movs	r0, #28
 8001482:	f000 fe9a 	bl	80021ba <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001486:	bf00      	nop
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40023800 	.word	0x40023800

08001494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <NMI_Handler+0x4>

0800149c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <HardFault_Handler+0x4>

080014a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <MemManage_Handler+0x4>

080014ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <BusFault_Handler+0x4>

080014b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b8:	bf00      	nop
 80014ba:	e7fd      	b.n	80014b8 <UsageFault_Handler+0x4>

080014bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ea:	f000 f96d 	bl	80017c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
	...

080014f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014f8:	4802      	ldr	r0, [pc, #8]	@ (8001504 <TIM2_IRQHandler+0x10>)
 80014fa:	f002 fa1b 	bl	8003934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000190 	.word	0x20000190

08001508 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800150c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001510:	f001 f824 	bl	800255c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001514:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001518:	f001 f820 	bl	800255c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}

08001520 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return 1;
 8001524:	2301      	movs	r3, #1
}
 8001526:	4618      	mov	r0, r3
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <_kill>:

int _kill(int pid, int sig)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800153a:	f002 ff5f 	bl	80043fc <__errno>
 800153e:	4603      	mov	r3, r0
 8001540:	2216      	movs	r2, #22
 8001542:	601a      	str	r2, [r3, #0]
  return -1;
 8001544:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001548:	4618      	mov	r0, r3
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <_exit>:

void _exit (int status)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001558:	f04f 31ff 	mov.w	r1, #4294967295
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff ffe7 	bl	8001530 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001562:	bf00      	nop
 8001564:	e7fd      	b.n	8001562 <_exit+0x12>

08001566 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b086      	sub	sp, #24
 800156a:	af00      	add	r7, sp, #0
 800156c:	60f8      	str	r0, [r7, #12]
 800156e:	60b9      	str	r1, [r7, #8]
 8001570:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	e00a      	b.n	800158e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001578:	f3af 8000 	nop.w
 800157c:	4601      	mov	r1, r0
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	1c5a      	adds	r2, r3, #1
 8001582:	60ba      	str	r2, [r7, #8]
 8001584:	b2ca      	uxtb	r2, r1
 8001586:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	3301      	adds	r3, #1
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	429a      	cmp	r2, r3
 8001594:	dbf0      	blt.n	8001578 <_read+0x12>
  }

  return len;
 8001596:	687b      	ldr	r3, [r7, #4]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	60f8      	str	r0, [r7, #12]
 80015a8:	60b9      	str	r1, [r7, #8]
 80015aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
 80015b0:	e009      	b.n	80015c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	1c5a      	adds	r2, r3, #1
 80015b6:	60ba      	str	r2, [r7, #8]
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	3301      	adds	r3, #1
 80015c4:	617b      	str	r3, [r7, #20]
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	dbf1      	blt.n	80015b2 <_write+0x12>
  }
  return len;
 80015ce:	687b      	ldr	r3, [r7, #4]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <_close>:

int _close(int file)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001600:	605a      	str	r2, [r3, #4]
  return 0;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <_isatty>:

int _isatty(int file)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001618:	2301      	movs	r3, #1
}
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001626:	b480      	push	{r7}
 8001628:	b085      	sub	sp, #20
 800162a:	af00      	add	r7, sp, #0
 800162c:	60f8      	str	r0, [r7, #12]
 800162e:	60b9      	str	r1, [r7, #8]
 8001630:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	3714      	adds	r7, #20
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001648:	4a14      	ldr	r2, [pc, #80]	@ (800169c <_sbrk+0x5c>)
 800164a:	4b15      	ldr	r3, [pc, #84]	@ (80016a0 <_sbrk+0x60>)
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001654:	4b13      	ldr	r3, [pc, #76]	@ (80016a4 <_sbrk+0x64>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d102      	bne.n	8001662 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800165c:	4b11      	ldr	r3, [pc, #68]	@ (80016a4 <_sbrk+0x64>)
 800165e:	4a12      	ldr	r2, [pc, #72]	@ (80016a8 <_sbrk+0x68>)
 8001660:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001662:	4b10      	ldr	r3, [pc, #64]	@ (80016a4 <_sbrk+0x64>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4413      	add	r3, r2
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	429a      	cmp	r2, r3
 800166e:	d207      	bcs.n	8001680 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001670:	f002 fec4 	bl	80043fc <__errno>
 8001674:	4603      	mov	r3, r0
 8001676:	220c      	movs	r2, #12
 8001678:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800167a:	f04f 33ff 	mov.w	r3, #4294967295
 800167e:	e009      	b.n	8001694 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001680:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <_sbrk+0x64>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001686:	4b07      	ldr	r3, [pc, #28]	@ (80016a4 <_sbrk+0x64>)
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4413      	add	r3, r2
 800168e:	4a05      	ldr	r2, [pc, #20]	@ (80016a4 <_sbrk+0x64>)
 8001690:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001692:	68fb      	ldr	r3, [r7, #12]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20020000 	.word	0x20020000
 80016a0:	00000400 	.word	0x00000400
 80016a4:	200001d8 	.word	0x200001d8
 80016a8:	20000330 	.word	0x20000330

080016ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016b0:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <SystemInit+0x20>)
 80016b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016b6:	4a05      	ldr	r2, [pc, #20]	@ (80016cc <SystemInit+0x20>)
 80016b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	e000ed00 	.word	0xe000ed00

080016d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80016d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001708 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016d4:	f7ff ffea 	bl	80016ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016d8:	480c      	ldr	r0, [pc, #48]	@ (800170c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016da:	490d      	ldr	r1, [pc, #52]	@ (8001710 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001714 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016e0:	e002      	b.n	80016e8 <LoopCopyDataInit>

080016e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016e6:	3304      	adds	r3, #4

080016e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016ec:	d3f9      	bcc.n	80016e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001718 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016f0:	4c0a      	ldr	r4, [pc, #40]	@ (800171c <LoopFillZerobss+0x22>)
  movs r3, #0
 80016f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016f4:	e001      	b.n	80016fa <LoopFillZerobss>

080016f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016f8:	3204      	adds	r2, #4

080016fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016fc:	d3fb      	bcc.n	80016f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016fe:	f002 fe83 	bl	8004408 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001702:	f7ff fb63 	bl	8000dcc <main>
  bx  lr    
 8001706:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001708:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800170c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001710:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8001714:	080055d0 	.word	0x080055d0
  ldr r2, =_sbss
 8001718:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 800171c:	2000032c 	.word	0x2000032c

08001720 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001720:	e7fe      	b.n	8001720 <ADC_IRQHandler>
	...

08001724 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001728:	4b0e      	ldr	r3, [pc, #56]	@ (8001764 <HAL_Init+0x40>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a0d      	ldr	r2, [pc, #52]	@ (8001764 <HAL_Init+0x40>)
 800172e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001732:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001734:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <HAL_Init+0x40>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a0a      	ldr	r2, [pc, #40]	@ (8001764 <HAL_Init+0x40>)
 800173a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800173e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001740:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <HAL_Init+0x40>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a07      	ldr	r2, [pc, #28]	@ (8001764 <HAL_Init+0x40>)
 8001746:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800174a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800174c:	2003      	movs	r0, #3
 800174e:	f000 fd0d 	bl	800216c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001752:	2000      	movs	r0, #0
 8001754:	f000 f808 	bl	8001768 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001758:	f7ff fda6 	bl	80012a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40023c00 	.word	0x40023c00

08001768 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001770:	4b12      	ldr	r3, [pc, #72]	@ (80017bc <HAL_InitTick+0x54>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <HAL_InitTick+0x58>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	4619      	mov	r1, r3
 800177a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800177e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001782:	fbb2 f3f3 	udiv	r3, r2, r3
 8001786:	4618      	mov	r0, r3
 8001788:	f000 fd25 	bl	80021d6 <HAL_SYSTICK_Config>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e00e      	b.n	80017b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2b0f      	cmp	r3, #15
 800179a:	d80a      	bhi.n	80017b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800179c:	2200      	movs	r2, #0
 800179e:	6879      	ldr	r1, [r7, #4]
 80017a0:	f04f 30ff 	mov.w	r0, #4294967295
 80017a4:	f000 fced 	bl	8002182 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017a8:	4a06      	ldr	r2, [pc, #24]	@ (80017c4 <HAL_InitTick+0x5c>)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017ae:	2300      	movs	r3, #0
 80017b0:	e000      	b.n	80017b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20000038 	.word	0x20000038
 80017c0:	20000040 	.word	0x20000040
 80017c4:	2000003c 	.word	0x2000003c

080017c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017cc:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <HAL_IncTick+0x20>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <HAL_IncTick+0x24>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4413      	add	r3, r2
 80017d8:	4a04      	ldr	r2, [pc, #16]	@ (80017ec <HAL_IncTick+0x24>)
 80017da:	6013      	str	r3, [r2, #0]
}
 80017dc:	bf00      	nop
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	20000040 	.word	0x20000040
 80017ec:	200001dc 	.word	0x200001dc

080017f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  return uwTick;
 80017f4:	4b03      	ldr	r3, [pc, #12]	@ (8001804 <HAL_GetTick+0x14>)
 80017f6:	681b      	ldr	r3, [r3, #0]
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	200001dc 	.word	0x200001dc

08001808 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001810:	f7ff ffee 	bl	80017f0 <HAL_GetTick>
 8001814:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001820:	d005      	beq.n	800182e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <HAL_Delay+0x44>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	461a      	mov	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	4413      	add	r3, r2
 800182c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800182e:	bf00      	nop
 8001830:	f7ff ffde 	bl	80017f0 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	429a      	cmp	r2, r3
 800183e:	d8f7      	bhi.n	8001830 <HAL_Delay+0x28>
  {
  }
}
 8001840:	bf00      	nop
 8001842:	bf00      	nop
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20000040 	.word	0x20000040

08001850 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001858:	2300      	movs	r3, #0
 800185a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e033      	b.n	80018ce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186a:	2b00      	cmp	r3, #0
 800186c:	d109      	bne.n	8001882 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f7ff fd42 	bl	80012f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001886:	f003 0310 	and.w	r3, r3, #16
 800188a:	2b00      	cmp	r3, #0
 800188c:	d118      	bne.n	80018c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001892:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001896:	f023 0302 	bic.w	r3, r3, #2
 800189a:	f043 0202 	orr.w	r2, r3, #2
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f000 fa96 	bl	8001dd4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2200      	movs	r2, #0
 80018ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	f023 0303 	bic.w	r3, r3, #3
 80018b6:	f043 0201 	orr.w	r2, r3, #1
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80018be:	e001      	b.n	80018c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d101      	bne.n	80018f2 <HAL_ADC_Start+0x1a>
 80018ee:	2302      	movs	r3, #2
 80018f0:	e097      	b.n	8001a22 <HAL_ADC_Start+0x14a>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2201      	movs	r2, #1
 80018f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	2b01      	cmp	r3, #1
 8001906:	d018      	beq.n	800193a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	689a      	ldr	r2, [r3, #8]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f042 0201 	orr.w	r2, r2, #1
 8001916:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001918:	4b45      	ldr	r3, [pc, #276]	@ (8001a30 <HAL_ADC_Start+0x158>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a45      	ldr	r2, [pc, #276]	@ (8001a34 <HAL_ADC_Start+0x15c>)
 800191e:	fba2 2303 	umull	r2, r3, r2, r3
 8001922:	0c9a      	lsrs	r2, r3, #18
 8001924:	4613      	mov	r3, r2
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	4413      	add	r3, r2
 800192a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800192c:	e002      	b.n	8001934 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	3b01      	subs	r3, #1
 8001932:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d1f9      	bne.n	800192e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	2b01      	cmp	r3, #1
 8001946:	d15f      	bne.n	8001a08 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001950:	f023 0301 	bic.w	r3, r3, #1
 8001954:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001966:	2b00      	cmp	r3, #0
 8001968:	d007      	beq.n	800197a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001972:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001982:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001986:	d106      	bne.n	8001996 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198c:	f023 0206 	bic.w	r2, r3, #6
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	645a      	str	r2, [r3, #68]	@ 0x44
 8001994:	e002      	b.n	800199c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2200      	movs	r2, #0
 80019a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019a4:	4b24      	ldr	r3, [pc, #144]	@ (8001a38 <HAL_ADC_Start+0x160>)
 80019a6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80019b0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f003 031f 	and.w	r3, r3, #31
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d10f      	bne.n	80019de <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d129      	bne.n	8001a20 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	689a      	ldr	r2, [r3, #8]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	e020      	b.n	8001a20 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a16      	ldr	r2, [pc, #88]	@ (8001a3c <HAL_ADC_Start+0x164>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d11b      	bne.n	8001a20 <HAL_ADC_Start+0x148>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d114      	bne.n	8001a20 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001a04:	609a      	str	r2, [r3, #8]
 8001a06:	e00b      	b.n	8001a20 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0c:	f043 0210 	orr.w	r2, r3, #16
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a18:	f043 0201 	orr.w	r2, r3, #1
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3714      	adds	r7, #20
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	20000038 	.word	0x20000038
 8001a34:	431bde83 	.word	0x431bde83
 8001a38:	40012300 	.word	0x40012300
 8001a3c:	40012000 	.word	0x40012000

08001a40 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a5c:	d113      	bne.n	8001a86 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001a68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a6c:	d10b      	bne.n	8001a86 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a72:	f043 0220 	orr.w	r2, r3, #32
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e063      	b.n	8001b4e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a86:	f7ff feb3 	bl	80017f0 <HAL_GetTick>
 8001a8a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001a8c:	e021      	b.n	8001ad2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a94:	d01d      	beq.n	8001ad2 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d007      	beq.n	8001aac <HAL_ADC_PollForConversion+0x6c>
 8001a9c:	f7ff fea8 	bl	80017f0 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	683a      	ldr	r2, [r7, #0]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d212      	bcs.n	8001ad2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d00b      	beq.n	8001ad2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abe:	f043 0204 	orr.w	r2, r3, #4
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e03d      	b.n	8001b4e <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d1d6      	bne.n	8001a8e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f06f 0212 	mvn.w	r2, #18
 8001ae8:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d123      	bne.n	8001b4c <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d11f      	bne.n	8001b4c <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b12:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d006      	beq.n	8001b28 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d111      	bne.n	8001b4c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d105      	bne.n	8001b4c <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b44:	f043 0201 	orr.w	r2, r3, #1
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d101      	bne.n	8001b8c <HAL_ADC_ConfigChannel+0x1c>
 8001b88:	2302      	movs	r3, #2
 8001b8a:	e113      	b.n	8001db4 <HAL_ADC_ConfigChannel+0x244>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b09      	cmp	r3, #9
 8001b9a:	d925      	bls.n	8001be8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68d9      	ldr	r1, [r3, #12]
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	b29b      	uxth	r3, r3
 8001ba8:	461a      	mov	r2, r3
 8001baa:	4613      	mov	r3, r2
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	4413      	add	r3, r2
 8001bb0:	3b1e      	subs	r3, #30
 8001bb2:	2207      	movs	r2, #7
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	43da      	mvns	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	400a      	ands	r2, r1
 8001bc0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	68d9      	ldr	r1, [r3, #12]
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	689a      	ldr	r2, [r3, #8]
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	4403      	add	r3, r0
 8001bda:	3b1e      	subs	r3, #30
 8001bdc:	409a      	lsls	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	430a      	orrs	r2, r1
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	e022      	b.n	8001c2e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6919      	ldr	r1, [r3, #16]
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	2207      	movs	r2, #7
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43da      	mvns	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	400a      	ands	r2, r1
 8001c0a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	6919      	ldr	r1, [r3, #16]
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	689a      	ldr	r2, [r3, #8]
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	4603      	mov	r3, r0
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	4403      	add	r3, r0
 8001c24:	409a      	lsls	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b06      	cmp	r3, #6
 8001c34:	d824      	bhi.n	8001c80 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685a      	ldr	r2, [r3, #4]
 8001c40:	4613      	mov	r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	4413      	add	r3, r2
 8001c46:	3b05      	subs	r3, #5
 8001c48:	221f      	movs	r2, #31
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43da      	mvns	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	400a      	ands	r2, r1
 8001c56:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	4618      	mov	r0, r3
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685a      	ldr	r2, [r3, #4]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	4413      	add	r3, r2
 8001c70:	3b05      	subs	r3, #5
 8001c72:	fa00 f203 	lsl.w	r2, r0, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c7e:	e04c      	b.n	8001d1a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	2b0c      	cmp	r3, #12
 8001c86:	d824      	bhi.n	8001cd2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685a      	ldr	r2, [r3, #4]
 8001c92:	4613      	mov	r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	3b23      	subs	r3, #35	@ 0x23
 8001c9a:	221f      	movs	r2, #31
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	43da      	mvns	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	400a      	ands	r2, r1
 8001ca8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685a      	ldr	r2, [r3, #4]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	3b23      	subs	r3, #35	@ 0x23
 8001cc4:	fa00 f203 	lsl.w	r2, r0, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cd0:	e023      	b.n	8001d1a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685a      	ldr	r2, [r3, #4]
 8001cdc:	4613      	mov	r3, r2
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	4413      	add	r3, r2
 8001ce2:	3b41      	subs	r3, #65	@ 0x41
 8001ce4:	221f      	movs	r2, #31
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	43da      	mvns	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	400a      	ands	r2, r1
 8001cf2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	4618      	mov	r0, r3
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685a      	ldr	r2, [r3, #4]
 8001d06:	4613      	mov	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	4413      	add	r3, r2
 8001d0c:	3b41      	subs	r3, #65	@ 0x41
 8001d0e:	fa00 f203 	lsl.w	r2, r0, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	430a      	orrs	r2, r1
 8001d18:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d1a:	4b29      	ldr	r3, [pc, #164]	@ (8001dc0 <HAL_ADC_ConfigChannel+0x250>)
 8001d1c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a28      	ldr	r2, [pc, #160]	@ (8001dc4 <HAL_ADC_ConfigChannel+0x254>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d10f      	bne.n	8001d48 <HAL_ADC_ConfigChannel+0x1d8>
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b12      	cmp	r3, #18
 8001d2e:	d10b      	bne.n	8001d48 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8001dc4 <HAL_ADC_ConfigChannel+0x254>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d12b      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x23a>
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a1c      	ldr	r2, [pc, #112]	@ (8001dc8 <HAL_ADC_ConfigChannel+0x258>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d003      	beq.n	8001d64 <HAL_ADC_ConfigChannel+0x1f4>
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2b11      	cmp	r3, #17
 8001d62:	d122      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a11      	ldr	r2, [pc, #68]	@ (8001dc8 <HAL_ADC_ConfigChannel+0x258>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d111      	bne.n	8001daa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001d86:	4b11      	ldr	r3, [pc, #68]	@ (8001dcc <HAL_ADC_ConfigChannel+0x25c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a11      	ldr	r2, [pc, #68]	@ (8001dd0 <HAL_ADC_ConfigChannel+0x260>)
 8001d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d90:	0c9a      	lsrs	r2, r3, #18
 8001d92:	4613      	mov	r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	4413      	add	r3, r2
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001d9c:	e002      	b.n	8001da4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	3b01      	subs	r3, #1
 8001da2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1f9      	bne.n	8001d9e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001db2:	2300      	movs	r3, #0
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	40012300 	.word	0x40012300
 8001dc4:	40012000 	.word	0x40012000
 8001dc8:	10000012 	.word	0x10000012
 8001dcc:	20000038 	.word	0x20000038
 8001dd0:	431bde83 	.word	0x431bde83

08001dd4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ddc:	4b79      	ldr	r3, [pc, #484]	@ (8001fc4 <ADC_Init+0x1f0>)
 8001dde:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	431a      	orrs	r2, r3
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	685a      	ldr	r2, [r3, #4]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	6859      	ldr	r1, [r3, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	691b      	ldr	r3, [r3, #16]
 8001e14:	021a      	lsls	r2, r3, #8
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001e2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6859      	ldr	r1, [r3, #4]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689a      	ldr	r2, [r3, #8]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e4e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6899      	ldr	r1, [r3, #8]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	68da      	ldr	r2, [r3, #12]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e66:	4a58      	ldr	r2, [pc, #352]	@ (8001fc8 <ADC_Init+0x1f4>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d022      	beq.n	8001eb2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689a      	ldr	r2, [r3, #8]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e7a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	6899      	ldr	r1, [r3, #8]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001e9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	6899      	ldr	r1, [r3, #8]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	430a      	orrs	r2, r1
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	e00f      	b.n	8001ed2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	689a      	ldr	r2, [r3, #8]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ec0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	689a      	ldr	r2, [r3, #8]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ed0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	689a      	ldr	r2, [r3, #8]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f022 0202 	bic.w	r2, r2, #2
 8001ee0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	6899      	ldr	r1, [r3, #8]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	7e1b      	ldrb	r3, [r3, #24]
 8001eec:	005a      	lsls	r2, r3, #1
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d01b      	beq.n	8001f38 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f0e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	685a      	ldr	r2, [r3, #4]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001f1e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	6859      	ldr	r1, [r3, #4]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	035a      	lsls	r2, r3, #13
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	430a      	orrs	r2, r1
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	e007      	b.n	8001f48 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	685a      	ldr	r2, [r3, #4]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f46:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001f56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	69db      	ldr	r3, [r3, #28]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	051a      	lsls	r2, r3, #20
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001f7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6899      	ldr	r1, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001f8a:	025a      	lsls	r2, r3, #9
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	430a      	orrs	r2, r1
 8001f92:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689a      	ldr	r2, [r3, #8]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001fa2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6899      	ldr	r1, [r3, #8]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	029a      	lsls	r2, r3, #10
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	609a      	str	r2, [r3, #8]
}
 8001fb8:	bf00      	nop
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	40012300 	.word	0x40012300
 8001fc8:	0f000001 	.word	0x0f000001

08001fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <__NVIC_SetPriorityGrouping+0x44>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ff8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ffe:	4a04      	ldr	r2, [pc, #16]	@ (8002010 <__NVIC_SetPriorityGrouping+0x44>)
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	60d3      	str	r3, [r2, #12]
}
 8002004:	bf00      	nop
 8002006:	3714      	adds	r7, #20
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002018:	4b04      	ldr	r3, [pc, #16]	@ (800202c <__NVIC_GetPriorityGrouping+0x18>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	0a1b      	lsrs	r3, r3, #8
 800201e:	f003 0307 	and.w	r3, r3, #7
}
 8002022:	4618      	mov	r0, r3
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203e:	2b00      	cmp	r3, #0
 8002040:	db0b      	blt.n	800205a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	f003 021f 	and.w	r2, r3, #31
 8002048:	4907      	ldr	r1, [pc, #28]	@ (8002068 <__NVIC_EnableIRQ+0x38>)
 800204a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204e:	095b      	lsrs	r3, r3, #5
 8002050:	2001      	movs	r0, #1
 8002052:	fa00 f202 	lsl.w	r2, r0, r2
 8002056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	e000e100 	.word	0xe000e100

0800206c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	6039      	str	r1, [r7, #0]
 8002076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207c:	2b00      	cmp	r3, #0
 800207e:	db0a      	blt.n	8002096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	b2da      	uxtb	r2, r3
 8002084:	490c      	ldr	r1, [pc, #48]	@ (80020b8 <__NVIC_SetPriority+0x4c>)
 8002086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208a:	0112      	lsls	r2, r2, #4
 800208c:	b2d2      	uxtb	r2, r2
 800208e:	440b      	add	r3, r1
 8002090:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002094:	e00a      	b.n	80020ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4908      	ldr	r1, [pc, #32]	@ (80020bc <__NVIC_SetPriority+0x50>)
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	3b04      	subs	r3, #4
 80020a4:	0112      	lsls	r2, r2, #4
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	440b      	add	r3, r1
 80020aa:	761a      	strb	r2, [r3, #24]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	e000e100 	.word	0xe000e100
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b089      	sub	sp, #36	@ 0x24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f1c3 0307 	rsb	r3, r3, #7
 80020da:	2b04      	cmp	r3, #4
 80020dc:	bf28      	it	cs
 80020de:	2304      	movcs	r3, #4
 80020e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	3304      	adds	r3, #4
 80020e6:	2b06      	cmp	r3, #6
 80020e8:	d902      	bls.n	80020f0 <NVIC_EncodePriority+0x30>
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	3b03      	subs	r3, #3
 80020ee:	e000      	b.n	80020f2 <NVIC_EncodePriority+0x32>
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f4:	f04f 32ff 	mov.w	r2, #4294967295
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43da      	mvns	r2, r3
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	401a      	ands	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002108:	f04f 31ff 	mov.w	r1, #4294967295
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	fa01 f303 	lsl.w	r3, r1, r3
 8002112:	43d9      	mvns	r1, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002118:	4313      	orrs	r3, r2
         );
}
 800211a:	4618      	mov	r0, r3
 800211c:	3724      	adds	r7, #36	@ 0x24
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
	...

08002128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	3b01      	subs	r3, #1
 8002134:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002138:	d301      	bcc.n	800213e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800213a:	2301      	movs	r3, #1
 800213c:	e00f      	b.n	800215e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800213e:	4a0a      	ldr	r2, [pc, #40]	@ (8002168 <SysTick_Config+0x40>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3b01      	subs	r3, #1
 8002144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002146:	210f      	movs	r1, #15
 8002148:	f04f 30ff 	mov.w	r0, #4294967295
 800214c:	f7ff ff8e 	bl	800206c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002150:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <SysTick_Config+0x40>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002156:	4b04      	ldr	r3, [pc, #16]	@ (8002168 <SysTick_Config+0x40>)
 8002158:	2207      	movs	r2, #7
 800215a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	e000e010 	.word	0xe000e010

0800216c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff ff29 	bl	8001fcc <__NVIC_SetPriorityGrouping>
}
 800217a:	bf00      	nop
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002182:	b580      	push	{r7, lr}
 8002184:	b086      	sub	sp, #24
 8002186:	af00      	add	r7, sp, #0
 8002188:	4603      	mov	r3, r0
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
 800218e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002194:	f7ff ff3e 	bl	8002014 <__NVIC_GetPriorityGrouping>
 8002198:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	68b9      	ldr	r1, [r7, #8]
 800219e:	6978      	ldr	r0, [r7, #20]
 80021a0:	f7ff ff8e 	bl	80020c0 <NVIC_EncodePriority>
 80021a4:	4602      	mov	r2, r0
 80021a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021aa:	4611      	mov	r1, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff ff5d 	bl	800206c <__NVIC_SetPriority>
}
 80021b2:	bf00      	nop
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b082      	sub	sp, #8
 80021be:	af00      	add	r7, sp, #0
 80021c0:	4603      	mov	r3, r0
 80021c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff31 	bl	8002030 <__NVIC_EnableIRQ>
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7ff ffa2 	bl	8002128 <SysTick_Config>
 80021e4:	4603      	mov	r3, r0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b089      	sub	sp, #36	@ 0x24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021fa:	2300      	movs	r3, #0
 80021fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002202:	2300      	movs	r3, #0
 8002204:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
 800220a:	e159      	b.n	80024c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800220c:	2201      	movs	r2, #1
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	697a      	ldr	r2, [r7, #20]
 800221c:	4013      	ands	r3, r2
 800221e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	429a      	cmp	r2, r3
 8002226:	f040 8148 	bne.w	80024ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f003 0303 	and.w	r3, r3, #3
 8002232:	2b01      	cmp	r3, #1
 8002234:	d005      	beq.n	8002242 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800223e:	2b02      	cmp	r3, #2
 8002240:	d130      	bne.n	80022a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	2203      	movs	r2, #3
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	43db      	mvns	r3, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	4013      	ands	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	68da      	ldr	r2, [r3, #12]
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	4313      	orrs	r3, r2
 800226a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002278:	2201      	movs	r2, #1
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4013      	ands	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	091b      	lsrs	r3, r3, #4
 800228e:	f003 0201 	and.w	r2, r3, #1
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	4313      	orrs	r3, r2
 800229c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f003 0303 	and.w	r3, r3, #3
 80022ac:	2b03      	cmp	r3, #3
 80022ae:	d017      	beq.n	80022e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	2203      	movs	r2, #3
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4013      	ands	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f003 0303 	and.w	r3, r3, #3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d123      	bne.n	8002334 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	08da      	lsrs	r2, r3, #3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	3208      	adds	r2, #8
 80022f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	220f      	movs	r2, #15
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	43db      	mvns	r3, r3
 800230a:	69ba      	ldr	r2, [r7, #24]
 800230c:	4013      	ands	r3, r2
 800230e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	691a      	ldr	r2, [r3, #16]
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	4313      	orrs	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	08da      	lsrs	r2, r3, #3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	3208      	adds	r2, #8
 800232e:	69b9      	ldr	r1, [r7, #24]
 8002330:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	2203      	movs	r2, #3
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f003 0203 	and.w	r2, r3, #3
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4313      	orrs	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002370:	2b00      	cmp	r3, #0
 8002372:	f000 80a2 	beq.w	80024ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	60fb      	str	r3, [r7, #12]
 800237a:	4b57      	ldr	r3, [pc, #348]	@ (80024d8 <HAL_GPIO_Init+0x2e8>)
 800237c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237e:	4a56      	ldr	r2, [pc, #344]	@ (80024d8 <HAL_GPIO_Init+0x2e8>)
 8002380:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002384:	6453      	str	r3, [r2, #68]	@ 0x44
 8002386:	4b54      	ldr	r3, [pc, #336]	@ (80024d8 <HAL_GPIO_Init+0x2e8>)
 8002388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800238a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800238e:	60fb      	str	r3, [r7, #12]
 8002390:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002392:	4a52      	ldr	r2, [pc, #328]	@ (80024dc <HAL_GPIO_Init+0x2ec>)
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	089b      	lsrs	r3, r3, #2
 8002398:	3302      	adds	r3, #2
 800239a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800239e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	f003 0303 	and.w	r3, r3, #3
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	220f      	movs	r2, #15
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	43db      	mvns	r3, r3
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	4013      	ands	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a49      	ldr	r2, [pc, #292]	@ (80024e0 <HAL_GPIO_Init+0x2f0>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d019      	beq.n	80023f2 <HAL_GPIO_Init+0x202>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a48      	ldr	r2, [pc, #288]	@ (80024e4 <HAL_GPIO_Init+0x2f4>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d013      	beq.n	80023ee <HAL_GPIO_Init+0x1fe>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a47      	ldr	r2, [pc, #284]	@ (80024e8 <HAL_GPIO_Init+0x2f8>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d00d      	beq.n	80023ea <HAL_GPIO_Init+0x1fa>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a46      	ldr	r2, [pc, #280]	@ (80024ec <HAL_GPIO_Init+0x2fc>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d007      	beq.n	80023e6 <HAL_GPIO_Init+0x1f6>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a45      	ldr	r2, [pc, #276]	@ (80024f0 <HAL_GPIO_Init+0x300>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d101      	bne.n	80023e2 <HAL_GPIO_Init+0x1f2>
 80023de:	2304      	movs	r3, #4
 80023e0:	e008      	b.n	80023f4 <HAL_GPIO_Init+0x204>
 80023e2:	2307      	movs	r3, #7
 80023e4:	e006      	b.n	80023f4 <HAL_GPIO_Init+0x204>
 80023e6:	2303      	movs	r3, #3
 80023e8:	e004      	b.n	80023f4 <HAL_GPIO_Init+0x204>
 80023ea:	2302      	movs	r3, #2
 80023ec:	e002      	b.n	80023f4 <HAL_GPIO_Init+0x204>
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <HAL_GPIO_Init+0x204>
 80023f2:	2300      	movs	r3, #0
 80023f4:	69fa      	ldr	r2, [r7, #28]
 80023f6:	f002 0203 	and.w	r2, r2, #3
 80023fa:	0092      	lsls	r2, r2, #2
 80023fc:	4093      	lsls	r3, r2
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	4313      	orrs	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002404:	4935      	ldr	r1, [pc, #212]	@ (80024dc <HAL_GPIO_Init+0x2ec>)
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	089b      	lsrs	r3, r3, #2
 800240a:	3302      	adds	r3, #2
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002412:	4b38      	ldr	r3, [pc, #224]	@ (80024f4 <HAL_GPIO_Init+0x304>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	43db      	mvns	r3, r3
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	4013      	ands	r3, r2
 8002420:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d003      	beq.n	8002436 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800242e:	69ba      	ldr	r2, [r7, #24]
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	4313      	orrs	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002436:	4a2f      	ldr	r2, [pc, #188]	@ (80024f4 <HAL_GPIO_Init+0x304>)
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800243c:	4b2d      	ldr	r3, [pc, #180]	@ (80024f4 <HAL_GPIO_Init+0x304>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	43db      	mvns	r3, r3
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	4013      	ands	r3, r2
 800244a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d003      	beq.n	8002460 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	4313      	orrs	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002460:	4a24      	ldr	r2, [pc, #144]	@ (80024f4 <HAL_GPIO_Init+0x304>)
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002466:	4b23      	ldr	r3, [pc, #140]	@ (80024f4 <HAL_GPIO_Init+0x304>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	43db      	mvns	r3, r3
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	4013      	ands	r3, r2
 8002474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d003      	beq.n	800248a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	4313      	orrs	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800248a:	4a1a      	ldr	r2, [pc, #104]	@ (80024f4 <HAL_GPIO_Init+0x304>)
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002490:	4b18      	ldr	r3, [pc, #96]	@ (80024f4 <HAL_GPIO_Init+0x304>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	43db      	mvns	r3, r3
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	4013      	ands	r3, r2
 800249e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d003      	beq.n	80024b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024b4:	4a0f      	ldr	r2, [pc, #60]	@ (80024f4 <HAL_GPIO_Init+0x304>)
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	3301      	adds	r3, #1
 80024be:	61fb      	str	r3, [r7, #28]
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	2b0f      	cmp	r3, #15
 80024c4:	f67f aea2 	bls.w	800220c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024c8:	bf00      	nop
 80024ca:	bf00      	nop
 80024cc:	3724      	adds	r7, #36	@ 0x24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	40023800 	.word	0x40023800
 80024dc:	40013800 	.word	0x40013800
 80024e0:	40020000 	.word	0x40020000
 80024e4:	40020400 	.word	0x40020400
 80024e8:	40020800 	.word	0x40020800
 80024ec:	40020c00 	.word	0x40020c00
 80024f0:	40021000 	.word	0x40021000
 80024f4:	40013c00 	.word	0x40013c00

080024f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	460b      	mov	r3, r1
 8002502:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	691a      	ldr	r2, [r3, #16]
 8002508:	887b      	ldrh	r3, [r7, #2]
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d002      	beq.n	8002516 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002510:	2301      	movs	r3, #1
 8002512:	73fb      	strb	r3, [r7, #15]
 8002514:	e001      	b.n	800251a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002516:	2300      	movs	r3, #0
 8002518:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800251a:	7bfb      	ldrb	r3, [r7, #15]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	807b      	strh	r3, [r7, #2]
 8002534:	4613      	mov	r3, r2
 8002536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002538:	787b      	ldrb	r3, [r7, #1]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800253e:	887a      	ldrh	r2, [r7, #2]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002544:	e003      	b.n	800254e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002546:	887b      	ldrh	r3, [r7, #2]
 8002548:	041a      	lsls	r2, r3, #16
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	619a      	str	r2, [r3, #24]
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
	...

0800255c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	4603      	mov	r3, r0
 8002564:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002566:	4b08      	ldr	r3, [pc, #32]	@ (8002588 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002568:	695a      	ldr	r2, [r3, #20]
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	4013      	ands	r3, r2
 800256e:	2b00      	cmp	r3, #0
 8002570:	d006      	beq.n	8002580 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002572:	4a05      	ldr	r2, [pc, #20]	@ (8002588 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002574:	88fb      	ldrh	r3, [r7, #6]
 8002576:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	4618      	mov	r0, r3
 800257c:	f7fe fe58 	bl	8001230 <HAL_GPIO_EXTI_Callback>
  }
}
 8002580:	bf00      	nop
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40013c00 	.word	0x40013c00

0800258c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e12b      	b.n	80027f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d106      	bne.n	80025b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7fe ff00 	bl	80013b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2224      	movs	r2, #36	@ 0x24
 80025bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0201 	bic.w	r2, r2, #1
 80025ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025f0:	f001 f8da 	bl	80037a8 <HAL_RCC_GetPCLK1Freq>
 80025f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	4a81      	ldr	r2, [pc, #516]	@ (8002800 <HAL_I2C_Init+0x274>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d807      	bhi.n	8002610 <HAL_I2C_Init+0x84>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	4a80      	ldr	r2, [pc, #512]	@ (8002804 <HAL_I2C_Init+0x278>)
 8002604:	4293      	cmp	r3, r2
 8002606:	bf94      	ite	ls
 8002608:	2301      	movls	r3, #1
 800260a:	2300      	movhi	r3, #0
 800260c:	b2db      	uxtb	r3, r3
 800260e:	e006      	b.n	800261e <HAL_I2C_Init+0x92>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	4a7d      	ldr	r2, [pc, #500]	@ (8002808 <HAL_I2C_Init+0x27c>)
 8002614:	4293      	cmp	r3, r2
 8002616:	bf94      	ite	ls
 8002618:	2301      	movls	r3, #1
 800261a:	2300      	movhi	r3, #0
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e0e7      	b.n	80027f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	4a78      	ldr	r2, [pc, #480]	@ (800280c <HAL_I2C_Init+0x280>)
 800262a:	fba2 2303 	umull	r2, r3, r2, r3
 800262e:	0c9b      	lsrs	r3, r3, #18
 8002630:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68ba      	ldr	r2, [r7, #8]
 8002642:	430a      	orrs	r2, r1
 8002644:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	4a6a      	ldr	r2, [pc, #424]	@ (8002800 <HAL_I2C_Init+0x274>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d802      	bhi.n	8002660 <HAL_I2C_Init+0xd4>
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	3301      	adds	r3, #1
 800265e:	e009      	b.n	8002674 <HAL_I2C_Init+0xe8>
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002666:	fb02 f303 	mul.w	r3, r2, r3
 800266a:	4a69      	ldr	r2, [pc, #420]	@ (8002810 <HAL_I2C_Init+0x284>)
 800266c:	fba2 2303 	umull	r2, r3, r2, r3
 8002670:	099b      	lsrs	r3, r3, #6
 8002672:	3301      	adds	r3, #1
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	430b      	orrs	r3, r1
 800267a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002686:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	495c      	ldr	r1, [pc, #368]	@ (8002800 <HAL_I2C_Init+0x274>)
 8002690:	428b      	cmp	r3, r1
 8002692:	d819      	bhi.n	80026c8 <HAL_I2C_Init+0x13c>
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	1e59      	subs	r1, r3, #1
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	fbb1 f3f3 	udiv	r3, r1, r3
 80026a2:	1c59      	adds	r1, r3, #1
 80026a4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80026a8:	400b      	ands	r3, r1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00a      	beq.n	80026c4 <HAL_I2C_Init+0x138>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	1e59      	subs	r1, r3, #1
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80026bc:	3301      	adds	r3, #1
 80026be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026c2:	e051      	b.n	8002768 <HAL_I2C_Init+0x1dc>
 80026c4:	2304      	movs	r3, #4
 80026c6:	e04f      	b.n	8002768 <HAL_I2C_Init+0x1dc>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d111      	bne.n	80026f4 <HAL_I2C_Init+0x168>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	1e58      	subs	r0, r3, #1
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6859      	ldr	r1, [r3, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	440b      	add	r3, r1
 80026de:	fbb0 f3f3 	udiv	r3, r0, r3
 80026e2:	3301      	adds	r3, #1
 80026e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	bf0c      	ite	eq
 80026ec:	2301      	moveq	r3, #1
 80026ee:	2300      	movne	r3, #0
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	e012      	b.n	800271a <HAL_I2C_Init+0x18e>
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	1e58      	subs	r0, r3, #1
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6859      	ldr	r1, [r3, #4]
 80026fc:	460b      	mov	r3, r1
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	440b      	add	r3, r1
 8002702:	0099      	lsls	r1, r3, #2
 8002704:	440b      	add	r3, r1
 8002706:	fbb0 f3f3 	udiv	r3, r0, r3
 800270a:	3301      	adds	r3, #1
 800270c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002710:	2b00      	cmp	r3, #0
 8002712:	bf0c      	ite	eq
 8002714:	2301      	moveq	r3, #1
 8002716:	2300      	movne	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <HAL_I2C_Init+0x196>
 800271e:	2301      	movs	r3, #1
 8002720:	e022      	b.n	8002768 <HAL_I2C_Init+0x1dc>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d10e      	bne.n	8002748 <HAL_I2C_Init+0x1bc>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	1e58      	subs	r0, r3, #1
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6859      	ldr	r1, [r3, #4]
 8002732:	460b      	mov	r3, r1
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	440b      	add	r3, r1
 8002738:	fbb0 f3f3 	udiv	r3, r0, r3
 800273c:	3301      	adds	r3, #1
 800273e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002742:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002746:	e00f      	b.n	8002768 <HAL_I2C_Init+0x1dc>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1e58      	subs	r0, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6859      	ldr	r1, [r3, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	0099      	lsls	r1, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	fbb0 f3f3 	udiv	r3, r0, r3
 800275e:	3301      	adds	r3, #1
 8002760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002764:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002768:	6879      	ldr	r1, [r7, #4]
 800276a:	6809      	ldr	r1, [r1, #0]
 800276c:	4313      	orrs	r3, r2
 800276e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69da      	ldr	r2, [r3, #28]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	430a      	orrs	r2, r1
 800278a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002796:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	6911      	ldr	r1, [r2, #16]
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	68d2      	ldr	r2, [r2, #12]
 80027a2:	4311      	orrs	r1, r2
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	6812      	ldr	r2, [r2, #0]
 80027a8:	430b      	orrs	r3, r1
 80027aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	695a      	ldr	r2, [r3, #20]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	431a      	orrs	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	430a      	orrs	r2, r1
 80027c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f042 0201 	orr.w	r2, r2, #1
 80027d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2220      	movs	r2, #32
 80027e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	000186a0 	.word	0x000186a0
 8002804:	001e847f 	.word	0x001e847f
 8002808:	003d08ff 	.word	0x003d08ff
 800280c:	431bde83 	.word	0x431bde83
 8002810:	10624dd3 	.word	0x10624dd3

08002814 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b088      	sub	sp, #32
 8002818:	af02      	add	r7, sp, #8
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	607a      	str	r2, [r7, #4]
 800281e:	461a      	mov	r2, r3
 8002820:	460b      	mov	r3, r1
 8002822:	817b      	strh	r3, [r7, #10]
 8002824:	4613      	mov	r3, r2
 8002826:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002828:	f7fe ffe2 	bl	80017f0 <HAL_GetTick>
 800282c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b20      	cmp	r3, #32
 8002838:	f040 80e0 	bne.w	80029fc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	9300      	str	r3, [sp, #0]
 8002840:	2319      	movs	r3, #25
 8002842:	2201      	movs	r2, #1
 8002844:	4970      	ldr	r1, [pc, #448]	@ (8002a08 <HAL_I2C_Master_Transmit+0x1f4>)
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	f000 f964 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002852:	2302      	movs	r3, #2
 8002854:	e0d3      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800285c:	2b01      	cmp	r3, #1
 800285e:	d101      	bne.n	8002864 <HAL_I2C_Master_Transmit+0x50>
 8002860:	2302      	movs	r3, #2
 8002862:	e0cc      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b01      	cmp	r3, #1
 8002878:	d007      	beq.n	800288a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f042 0201 	orr.w	r2, r2, #1
 8002888:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002898:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2221      	movs	r2, #33	@ 0x21
 800289e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2210      	movs	r2, #16
 80028a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2200      	movs	r2, #0
 80028ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	893a      	ldrh	r2, [r7, #8]
 80028ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	4a50      	ldr	r2, [pc, #320]	@ (8002a0c <HAL_I2C_Master_Transmit+0x1f8>)
 80028ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80028cc:	8979      	ldrh	r1, [r7, #10]
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	6a3a      	ldr	r2, [r7, #32]
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 f89c 	bl	8002a10 <I2C_MasterRequestWrite>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e08d      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028e2:	2300      	movs	r3, #0
 80028e4:	613b      	str	r3, [r7, #16]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	613b      	str	r3, [r7, #16]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	613b      	str	r3, [r7, #16]
 80028f6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80028f8:	e066      	b.n	80029c8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	6a39      	ldr	r1, [r7, #32]
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f000 fa22 	bl	8002d48 <I2C_WaitOnTXEFlagUntilTimeout>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00d      	beq.n	8002926 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290e:	2b04      	cmp	r3, #4
 8002910:	d107      	bne.n	8002922 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002920:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e06b      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800292a:	781a      	ldrb	r2, [r3, #0]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002936:	1c5a      	adds	r2, r3, #1
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002940:	b29b      	uxth	r3, r3
 8002942:	3b01      	subs	r3, #1
 8002944:	b29a      	uxth	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800294e:	3b01      	subs	r3, #1
 8002950:	b29a      	uxth	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	695b      	ldr	r3, [r3, #20]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b04      	cmp	r3, #4
 8002962:	d11b      	bne.n	800299c <HAL_I2C_Master_Transmit+0x188>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002968:	2b00      	cmp	r3, #0
 800296a:	d017      	beq.n	800299c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002970:	781a      	ldrb	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297c:	1c5a      	adds	r2, r3, #1
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002986:	b29b      	uxth	r3, r3
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800299c:	697a      	ldr	r2, [r7, #20]
 800299e:	6a39      	ldr	r1, [r7, #32]
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 fa19 	bl	8002dd8 <I2C_WaitOnBTFFlagUntilTimeout>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00d      	beq.n	80029c8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b0:	2b04      	cmp	r3, #4
 80029b2:	d107      	bne.n	80029c4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029c2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e01a      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d194      	bne.n	80028fa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2220      	movs	r2, #32
 80029e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029f8:	2300      	movs	r3, #0
 80029fa:	e000      	b.n	80029fe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80029fc:	2302      	movs	r3, #2
  }
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	00100002 	.word	0x00100002
 8002a0c:	ffff0000 	.word	0xffff0000

08002a10 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af02      	add	r7, sp, #8
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	607a      	str	r2, [r7, #4]
 8002a1a:	603b      	str	r3, [r7, #0]
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a24:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2b08      	cmp	r3, #8
 8002a2a:	d006      	beq.n	8002a3a <I2C_MasterRequestWrite+0x2a>
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d003      	beq.n	8002a3a <I2C_MasterRequestWrite+0x2a>
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a38:	d108      	bne.n	8002a4c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	e00b      	b.n	8002a64 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a50:	2b12      	cmp	r3, #18
 8002a52:	d107      	bne.n	8002a64 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 f84f 	bl	8002b14 <I2C_WaitOnFlagUntilTimeout>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d00d      	beq.n	8002a98 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a8a:	d103      	bne.n	8002a94 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a92:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002a94:	2303      	movs	r3, #3
 8002a96:	e035      	b.n	8002b04 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002aa0:	d108      	bne.n	8002ab4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002aa2:	897b      	ldrh	r3, [r7, #10]
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ab0:	611a      	str	r2, [r3, #16]
 8002ab2:	e01b      	b.n	8002aec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002ab4:	897b      	ldrh	r3, [r7, #10]
 8002ab6:	11db      	asrs	r3, r3, #7
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	f003 0306 	and.w	r3, r3, #6
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	f063 030f 	orn	r3, r3, #15
 8002ac4:	b2da      	uxtb	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	490e      	ldr	r1, [pc, #56]	@ (8002b0c <I2C_MasterRequestWrite+0xfc>)
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 f898 	bl	8002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e010      	b.n	8002b04 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002ae2:	897b      	ldrh	r3, [r7, #10]
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	4907      	ldr	r1, [pc, #28]	@ (8002b10 <I2C_MasterRequestWrite+0x100>)
 8002af2:	68f8      	ldr	r0, [r7, #12]
 8002af4:	f000 f888 	bl	8002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e000      	b.n	8002b04 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3718      	adds	r7, #24
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	00010008 	.word	0x00010008
 8002b10:	00010002 	.word	0x00010002

08002b14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	603b      	str	r3, [r7, #0]
 8002b20:	4613      	mov	r3, r2
 8002b22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b24:	e048      	b.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2c:	d044      	beq.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b2e:	f7fe fe5f 	bl	80017f0 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d302      	bcc.n	8002b44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d139      	bne.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	0c1b      	lsrs	r3, r3, #16
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d10d      	bne.n	8002b6a <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	695b      	ldr	r3, [r3, #20]
 8002b54:	43da      	mvns	r2, r3
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	bf0c      	ite	eq
 8002b60:	2301      	moveq	r3, #1
 8002b62:	2300      	movne	r3, #0
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	461a      	mov	r2, r3
 8002b68:	e00c      	b.n	8002b84 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	43da      	mvns	r2, r3
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	4013      	ands	r3, r2
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	bf0c      	ite	eq
 8002b7c:	2301      	moveq	r3, #1
 8002b7e:	2300      	movne	r3, #0
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	461a      	mov	r2, r3
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d116      	bne.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2220      	movs	r2, #32
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba4:	f043 0220 	orr.w	r2, r3, #32
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e023      	b.n	8002c00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	0c1b      	lsrs	r3, r3, #16
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d10d      	bne.n	8002bde <I2C_WaitOnFlagUntilTimeout+0xca>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	43da      	mvns	r2, r3
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	bf0c      	ite	eq
 8002bd4:	2301      	moveq	r3, #1
 8002bd6:	2300      	movne	r3, #0
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	461a      	mov	r2, r3
 8002bdc:	e00c      	b.n	8002bf8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	43da      	mvns	r2, r3
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	4013      	ands	r3, r2
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d093      	beq.n	8002b26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
 8002c14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c16:	e071      	b.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c26:	d123      	bne.n	8002c70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5c:	f043 0204 	orr.w	r2, r3, #4
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e067      	b.n	8002d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c76:	d041      	beq.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c78:	f7fe fdba 	bl	80017f0 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d302      	bcc.n	8002c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d136      	bne.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	0c1b      	lsrs	r3, r3, #16
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d10c      	bne.n	8002cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	bf14      	ite	ne
 8002caa:	2301      	movne	r3, #1
 8002cac:	2300      	moveq	r3, #0
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	e00b      	b.n	8002cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	43da      	mvns	r2, r3
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bf14      	ite	ne
 8002cc4:	2301      	movne	r3, #1
 8002cc6:	2300      	moveq	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d016      	beq.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce8:	f043 0220 	orr.w	r2, r3, #32
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e021      	b.n	8002d40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	0c1b      	lsrs	r3, r3, #16
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d10c      	bne.n	8002d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	43da      	mvns	r2, r3
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	4013      	ands	r3, r2
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	bf14      	ite	ne
 8002d18:	2301      	movne	r3, #1
 8002d1a:	2300      	moveq	r3, #0
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	e00b      	b.n	8002d38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	43da      	mvns	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	bf14      	ite	ne
 8002d32:	2301      	movne	r3, #1
 8002d34:	2300      	moveq	r3, #0
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f47f af6d 	bne.w	8002c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3710      	adds	r7, #16
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d54:	e034      	b.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f000 f886 	bl	8002e68 <I2C_IsAcknowledgeFailed>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e034      	b.n	8002dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6c:	d028      	beq.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d6e:	f7fe fd3f 	bl	80017f0 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d302      	bcc.n	8002d84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d11d      	bne.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d8e:	2b80      	cmp	r3, #128	@ 0x80
 8002d90:	d016      	beq.n	8002dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dac:	f043 0220 	orr.w	r2, r3, #32
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e007      	b.n	8002dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dca:	2b80      	cmp	r3, #128	@ 0x80
 8002dcc:	d1c3      	bne.n	8002d56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002de4:	e034      	b.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f000 f83e 	bl	8002e68 <I2C_IsAcknowledgeFailed>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e034      	b.n	8002e60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dfc:	d028      	beq.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dfe:	f7fe fcf7 	bl	80017f0 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d302      	bcc.n	8002e14 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d11d      	bne.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	f003 0304 	and.w	r3, r3, #4
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	d016      	beq.n	8002e50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3c:	f043 0220 	orr.w	r2, r3, #32
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e007      	b.n	8002e60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	d1c3      	bne.n	8002de6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e7e:	d11b      	bne.n	8002eb8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e88:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2220      	movs	r2, #32
 8002e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea4:	f043 0204 	orr.w	r2, r3, #4
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e000      	b.n	8002eba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
	...

08002ec8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b086      	sub	sp, #24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e267      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d075      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ee6:	4b88      	ldr	r3, [pc, #544]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	f003 030c 	and.w	r3, r3, #12
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d00c      	beq.n	8002f0c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ef2:	4b85      	ldr	r3, [pc, #532]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002efa:	2b08      	cmp	r3, #8
 8002efc:	d112      	bne.n	8002f24 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002efe:	4b82      	ldr	r3, [pc, #520]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f0a:	d10b      	bne.n	8002f24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f0c:	4b7e      	ldr	r3, [pc, #504]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d05b      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x108>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d157      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e242      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f2c:	d106      	bne.n	8002f3c <HAL_RCC_OscConfig+0x74>
 8002f2e:	4b76      	ldr	r3, [pc, #472]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a75      	ldr	r2, [pc, #468]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f38:	6013      	str	r3, [r2, #0]
 8002f3a:	e01d      	b.n	8002f78 <HAL_RCC_OscConfig+0xb0>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f44:	d10c      	bne.n	8002f60 <HAL_RCC_OscConfig+0x98>
 8002f46:	4b70      	ldr	r3, [pc, #448]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a6f      	ldr	r2, [pc, #444]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f50:	6013      	str	r3, [r2, #0]
 8002f52:	4b6d      	ldr	r3, [pc, #436]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a6c      	ldr	r2, [pc, #432]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f5c:	6013      	str	r3, [r2, #0]
 8002f5e:	e00b      	b.n	8002f78 <HAL_RCC_OscConfig+0xb0>
 8002f60:	4b69      	ldr	r3, [pc, #420]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a68      	ldr	r2, [pc, #416]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f6a:	6013      	str	r3, [r2, #0]
 8002f6c:	4b66      	ldr	r3, [pc, #408]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a65      	ldr	r2, [pc, #404]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d013      	beq.n	8002fa8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f80:	f7fe fc36 	bl	80017f0 <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f86:	e008      	b.n	8002f9a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f88:	f7fe fc32 	bl	80017f0 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b64      	cmp	r3, #100	@ 0x64
 8002f94:	d901      	bls.n	8002f9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e207      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9a:	4b5b      	ldr	r3, [pc, #364]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d0f0      	beq.n	8002f88 <HAL_RCC_OscConfig+0xc0>
 8002fa6:	e014      	b.n	8002fd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa8:	f7fe fc22 	bl	80017f0 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fb0:	f7fe fc1e 	bl	80017f0 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b64      	cmp	r3, #100	@ 0x64
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e1f3      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fc2:	4b51      	ldr	r3, [pc, #324]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f0      	bne.n	8002fb0 <HAL_RCC_OscConfig+0xe8>
 8002fce:	e000      	b.n	8002fd2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d063      	beq.n	80030a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002fde:	4b4a      	ldr	r3, [pc, #296]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	f003 030c 	and.w	r3, r3, #12
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00b      	beq.n	8003002 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fea:	4b47      	ldr	r3, [pc, #284]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	d11c      	bne.n	8003030 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ff6:	4b44      	ldr	r3, [pc, #272]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d116      	bne.n	8003030 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003002:	4b41      	ldr	r3, [pc, #260]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d005      	beq.n	800301a <HAL_RCC_OscConfig+0x152>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d001      	beq.n	800301a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e1c7      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800301a:	4b3b      	ldr	r3, [pc, #236]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	00db      	lsls	r3, r3, #3
 8003028:	4937      	ldr	r1, [pc, #220]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 800302a:	4313      	orrs	r3, r2
 800302c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800302e:	e03a      	b.n	80030a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d020      	beq.n	800307a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003038:	4b34      	ldr	r3, [pc, #208]	@ (800310c <HAL_RCC_OscConfig+0x244>)
 800303a:	2201      	movs	r2, #1
 800303c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303e:	f7fe fbd7 	bl	80017f0 <HAL_GetTick>
 8003042:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003046:	f7fe fbd3 	bl	80017f0 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e1a8      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003058:	4b2b      	ldr	r3, [pc, #172]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d0f0      	beq.n	8003046 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003064:	4b28      	ldr	r3, [pc, #160]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	00db      	lsls	r3, r3, #3
 8003072:	4925      	ldr	r1, [pc, #148]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 8003074:	4313      	orrs	r3, r2
 8003076:	600b      	str	r3, [r1, #0]
 8003078:	e015      	b.n	80030a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800307a:	4b24      	ldr	r3, [pc, #144]	@ (800310c <HAL_RCC_OscConfig+0x244>)
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003080:	f7fe fbb6 	bl	80017f0 <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003088:	f7fe fbb2 	bl	80017f0 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e187      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800309a:	4b1b      	ldr	r3, [pc, #108]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1f0      	bne.n	8003088 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d036      	beq.n	8003120 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d016      	beq.n	80030e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ba:	4b15      	ldr	r3, [pc, #84]	@ (8003110 <HAL_RCC_OscConfig+0x248>)
 80030bc:	2201      	movs	r2, #1
 80030be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c0:	f7fe fb96 	bl	80017f0 <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030c6:	e008      	b.n	80030da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030c8:	f7fe fb92 	bl	80017f0 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e167      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030da:	4b0b      	ldr	r3, [pc, #44]	@ (8003108 <HAL_RCC_OscConfig+0x240>)
 80030dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d0f0      	beq.n	80030c8 <HAL_RCC_OscConfig+0x200>
 80030e6:	e01b      	b.n	8003120 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030e8:	4b09      	ldr	r3, [pc, #36]	@ (8003110 <HAL_RCC_OscConfig+0x248>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ee:	f7fe fb7f 	bl	80017f0 <HAL_GetTick>
 80030f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f4:	e00e      	b.n	8003114 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030f6:	f7fe fb7b 	bl	80017f0 <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d907      	bls.n	8003114 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e150      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
 8003108:	40023800 	.word	0x40023800
 800310c:	42470000 	.word	0x42470000
 8003110:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003114:	4b88      	ldr	r3, [pc, #544]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003116:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d1ea      	bne.n	80030f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0304 	and.w	r3, r3, #4
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 8097 	beq.w	800325c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800312e:	2300      	movs	r3, #0
 8003130:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003132:	4b81      	ldr	r3, [pc, #516]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10f      	bne.n	800315e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	60bb      	str	r3, [r7, #8]
 8003142:	4b7d      	ldr	r3, [pc, #500]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003146:	4a7c      	ldr	r2, [pc, #496]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003148:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800314c:	6413      	str	r3, [r2, #64]	@ 0x40
 800314e:	4b7a      	ldr	r3, [pc, #488]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003152:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003156:	60bb      	str	r3, [r7, #8]
 8003158:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800315a:	2301      	movs	r3, #1
 800315c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800315e:	4b77      	ldr	r3, [pc, #476]	@ (800333c <HAL_RCC_OscConfig+0x474>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003166:	2b00      	cmp	r3, #0
 8003168:	d118      	bne.n	800319c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800316a:	4b74      	ldr	r3, [pc, #464]	@ (800333c <HAL_RCC_OscConfig+0x474>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a73      	ldr	r2, [pc, #460]	@ (800333c <HAL_RCC_OscConfig+0x474>)
 8003170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003174:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003176:	f7fe fb3b 	bl	80017f0 <HAL_GetTick>
 800317a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800317c:	e008      	b.n	8003190 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800317e:	f7fe fb37 	bl	80017f0 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e10c      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003190:	4b6a      	ldr	r3, [pc, #424]	@ (800333c <HAL_RCC_OscConfig+0x474>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003198:	2b00      	cmp	r3, #0
 800319a:	d0f0      	beq.n	800317e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d106      	bne.n	80031b2 <HAL_RCC_OscConfig+0x2ea>
 80031a4:	4b64      	ldr	r3, [pc, #400]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80031a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a8:	4a63      	ldr	r2, [pc, #396]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80031aa:	f043 0301 	orr.w	r3, r3, #1
 80031ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80031b0:	e01c      	b.n	80031ec <HAL_RCC_OscConfig+0x324>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	2b05      	cmp	r3, #5
 80031b8:	d10c      	bne.n	80031d4 <HAL_RCC_OscConfig+0x30c>
 80031ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80031bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031be:	4a5e      	ldr	r2, [pc, #376]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80031c0:	f043 0304 	orr.w	r3, r3, #4
 80031c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80031c6:	4b5c      	ldr	r3, [pc, #368]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80031c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ca:	4a5b      	ldr	r2, [pc, #364]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80031cc:	f043 0301 	orr.w	r3, r3, #1
 80031d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80031d2:	e00b      	b.n	80031ec <HAL_RCC_OscConfig+0x324>
 80031d4:	4b58      	ldr	r3, [pc, #352]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80031d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031d8:	4a57      	ldr	r2, [pc, #348]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80031da:	f023 0301 	bic.w	r3, r3, #1
 80031de:	6713      	str	r3, [r2, #112]	@ 0x70
 80031e0:	4b55      	ldr	r3, [pc, #340]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80031e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e4:	4a54      	ldr	r2, [pc, #336]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80031e6:	f023 0304 	bic.w	r3, r3, #4
 80031ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d015      	beq.n	8003220 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031f4:	f7fe fafc 	bl	80017f0 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031fa:	e00a      	b.n	8003212 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031fc:	f7fe faf8 	bl	80017f0 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	f241 3288 	movw	r2, #5000	@ 0x1388
 800320a:	4293      	cmp	r3, r2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e0cb      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003212:	4b49      	ldr	r3, [pc, #292]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d0ee      	beq.n	80031fc <HAL_RCC_OscConfig+0x334>
 800321e:	e014      	b.n	800324a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003220:	f7fe fae6 	bl	80017f0 <HAL_GetTick>
 8003224:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003226:	e00a      	b.n	800323e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003228:	f7fe fae2 	bl	80017f0 <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003236:	4293      	cmp	r3, r2
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e0b5      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800323e:	4b3e      	ldr	r3, [pc, #248]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1ee      	bne.n	8003228 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800324a:	7dfb      	ldrb	r3, [r7, #23]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d105      	bne.n	800325c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003250:	4b39      	ldr	r3, [pc, #228]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003254:	4a38      	ldr	r2, [pc, #224]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003256:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800325a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	699b      	ldr	r3, [r3, #24]
 8003260:	2b00      	cmp	r3, #0
 8003262:	f000 80a1 	beq.w	80033a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003266:	4b34      	ldr	r3, [pc, #208]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f003 030c 	and.w	r3, r3, #12
 800326e:	2b08      	cmp	r3, #8
 8003270:	d05c      	beq.n	800332c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	2b02      	cmp	r3, #2
 8003278:	d141      	bne.n	80032fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800327a:	4b31      	ldr	r3, [pc, #196]	@ (8003340 <HAL_RCC_OscConfig+0x478>)
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003280:	f7fe fab6 	bl	80017f0 <HAL_GetTick>
 8003284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003286:	e008      	b.n	800329a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003288:	f7fe fab2 	bl	80017f0 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	2b02      	cmp	r3, #2
 8003294:	d901      	bls.n	800329a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e087      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800329a:	4b27      	ldr	r3, [pc, #156]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1f0      	bne.n	8003288 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69da      	ldr	r2, [r3, #28]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	431a      	orrs	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b4:	019b      	lsls	r3, r3, #6
 80032b6:	431a      	orrs	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032bc:	085b      	lsrs	r3, r3, #1
 80032be:	3b01      	subs	r3, #1
 80032c0:	041b      	lsls	r3, r3, #16
 80032c2:	431a      	orrs	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032c8:	061b      	lsls	r3, r3, #24
 80032ca:	491b      	ldr	r1, [pc, #108]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003340 <HAL_RCC_OscConfig+0x478>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d6:	f7fe fa8b 	bl	80017f0 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032de:	f7fe fa87 	bl	80017f0 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e05c      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032f0:	4b11      	ldr	r3, [pc, #68]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0f0      	beq.n	80032de <HAL_RCC_OscConfig+0x416>
 80032fc:	e054      	b.n	80033a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032fe:	4b10      	ldr	r3, [pc, #64]	@ (8003340 <HAL_RCC_OscConfig+0x478>)
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003304:	f7fe fa74 	bl	80017f0 <HAL_GetTick>
 8003308:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800330a:	e008      	b.n	800331e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330c:	f7fe fa70 	bl	80017f0 <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	2b02      	cmp	r3, #2
 8003318:	d901      	bls.n	800331e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e045      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800331e:	4b06      	ldr	r3, [pc, #24]	@ (8003338 <HAL_RCC_OscConfig+0x470>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1f0      	bne.n	800330c <HAL_RCC_OscConfig+0x444>
 800332a:	e03d      	b.n	80033a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d107      	bne.n	8003344 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e038      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
 8003338:	40023800 	.word	0x40023800
 800333c:	40007000 	.word	0x40007000
 8003340:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003344:	4b1b      	ldr	r3, [pc, #108]	@ (80033b4 <HAL_RCC_OscConfig+0x4ec>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d028      	beq.n	80033a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800335c:	429a      	cmp	r2, r3
 800335e:	d121      	bne.n	80033a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800336a:	429a      	cmp	r2, r3
 800336c:	d11a      	bne.n	80033a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003374:	4013      	ands	r3, r2
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800337a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800337c:	4293      	cmp	r3, r2
 800337e:	d111      	bne.n	80033a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338a:	085b      	lsrs	r3, r3, #1
 800338c:	3b01      	subs	r3, #1
 800338e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003390:	429a      	cmp	r2, r3
 8003392:	d107      	bne.n	80033a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d001      	beq.n	80033a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e000      	b.n	80033aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3718      	adds	r7, #24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	40023800 	.word	0x40023800

080033b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e0cc      	b.n	8003566 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033cc:	4b68      	ldr	r3, [pc, #416]	@ (8003570 <HAL_RCC_ClockConfig+0x1b8>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d90c      	bls.n	80033f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033da:	4b65      	ldr	r3, [pc, #404]	@ (8003570 <HAL_RCC_ClockConfig+0x1b8>)
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	b2d2      	uxtb	r2, r2
 80033e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033e2:	4b63      	ldr	r3, [pc, #396]	@ (8003570 <HAL_RCC_ClockConfig+0x1b8>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d001      	beq.n	80033f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e0b8      	b.n	8003566 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d020      	beq.n	8003442 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d005      	beq.n	8003418 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800340c:	4b59      	ldr	r3, [pc, #356]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	4a58      	ldr	r2, [pc, #352]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 8003412:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003416:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0308 	and.w	r3, r3, #8
 8003420:	2b00      	cmp	r3, #0
 8003422:	d005      	beq.n	8003430 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003424:	4b53      	ldr	r3, [pc, #332]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	4a52      	ldr	r2, [pc, #328]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 800342a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800342e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003430:	4b50      	ldr	r3, [pc, #320]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	494d      	ldr	r1, [pc, #308]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 800343e:	4313      	orrs	r3, r2
 8003440:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d044      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d107      	bne.n	8003466 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003456:	4b47      	ldr	r3, [pc, #284]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d119      	bne.n	8003496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e07f      	b.n	8003566 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2b02      	cmp	r3, #2
 800346c:	d003      	beq.n	8003476 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003472:	2b03      	cmp	r3, #3
 8003474:	d107      	bne.n	8003486 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003476:	4b3f      	ldr	r3, [pc, #252]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d109      	bne.n	8003496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e06f      	b.n	8003566 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003486:	4b3b      	ldr	r3, [pc, #236]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e067      	b.n	8003566 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003496:	4b37      	ldr	r3, [pc, #220]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f023 0203 	bic.w	r2, r3, #3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	4934      	ldr	r1, [pc, #208]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034a8:	f7fe f9a2 	bl	80017f0 <HAL_GetTick>
 80034ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ae:	e00a      	b.n	80034c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b0:	f7fe f99e 	bl	80017f0 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034be:	4293      	cmp	r3, r2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e04f      	b.n	8003566 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034c6:	4b2b      	ldr	r3, [pc, #172]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f003 020c 	and.w	r2, r3, #12
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d1eb      	bne.n	80034b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034d8:	4b25      	ldr	r3, [pc, #148]	@ (8003570 <HAL_RCC_ClockConfig+0x1b8>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d20c      	bcs.n	8003500 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034e6:	4b22      	ldr	r3, [pc, #136]	@ (8003570 <HAL_RCC_ClockConfig+0x1b8>)
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	b2d2      	uxtb	r2, r2
 80034ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ee:	4b20      	ldr	r3, [pc, #128]	@ (8003570 <HAL_RCC_ClockConfig+0x1b8>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0307 	and.w	r3, r3, #7
 80034f6:	683a      	ldr	r2, [r7, #0]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d001      	beq.n	8003500 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e032      	b.n	8003566 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0304 	and.w	r3, r3, #4
 8003508:	2b00      	cmp	r3, #0
 800350a:	d008      	beq.n	800351e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800350c:	4b19      	ldr	r3, [pc, #100]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	4916      	ldr	r1, [pc, #88]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 800351a:	4313      	orrs	r3, r2
 800351c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0308 	and.w	r3, r3, #8
 8003526:	2b00      	cmp	r3, #0
 8003528:	d009      	beq.n	800353e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800352a:	4b12      	ldr	r3, [pc, #72]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	490e      	ldr	r1, [pc, #56]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 800353a:	4313      	orrs	r3, r2
 800353c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800353e:	f000 f821 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8003542:	4602      	mov	r2, r0
 8003544:	4b0b      	ldr	r3, [pc, #44]	@ (8003574 <HAL_RCC_ClockConfig+0x1bc>)
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	091b      	lsrs	r3, r3, #4
 800354a:	f003 030f 	and.w	r3, r3, #15
 800354e:	490a      	ldr	r1, [pc, #40]	@ (8003578 <HAL_RCC_ClockConfig+0x1c0>)
 8003550:	5ccb      	ldrb	r3, [r1, r3]
 8003552:	fa22 f303 	lsr.w	r3, r2, r3
 8003556:	4a09      	ldr	r2, [pc, #36]	@ (800357c <HAL_RCC_ClockConfig+0x1c4>)
 8003558:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800355a:	4b09      	ldr	r3, [pc, #36]	@ (8003580 <HAL_RCC_ClockConfig+0x1c8>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f7fe f902 	bl	8001768 <HAL_InitTick>

  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	40023c00 	.word	0x40023c00
 8003574:	40023800 	.word	0x40023800
 8003578:	080054c8 	.word	0x080054c8
 800357c:	20000038 	.word	0x20000038
 8003580:	2000003c 	.word	0x2000003c

08003584 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003584:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003588:	b094      	sub	sp, #80	@ 0x50
 800358a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003594:	2300      	movs	r3, #0
 8003596:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003598:	2300      	movs	r3, #0
 800359a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800359c:	4b79      	ldr	r3, [pc, #484]	@ (8003784 <HAL_RCC_GetSysClockFreq+0x200>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f003 030c 	and.w	r3, r3, #12
 80035a4:	2b08      	cmp	r3, #8
 80035a6:	d00d      	beq.n	80035c4 <HAL_RCC_GetSysClockFreq+0x40>
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	f200 80e1 	bhi.w	8003770 <HAL_RCC_GetSysClockFreq+0x1ec>
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d002      	beq.n	80035b8 <HAL_RCC_GetSysClockFreq+0x34>
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d003      	beq.n	80035be <HAL_RCC_GetSysClockFreq+0x3a>
 80035b6:	e0db      	b.n	8003770 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035b8:	4b73      	ldr	r3, [pc, #460]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x204>)
 80035ba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035bc:	e0db      	b.n	8003776 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035be:	4b73      	ldr	r3, [pc, #460]	@ (800378c <HAL_RCC_GetSysClockFreq+0x208>)
 80035c0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035c2:	e0d8      	b.n	8003776 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035c4:	4b6f      	ldr	r3, [pc, #444]	@ (8003784 <HAL_RCC_GetSysClockFreq+0x200>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035cc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035ce:	4b6d      	ldr	r3, [pc, #436]	@ (8003784 <HAL_RCC_GetSysClockFreq+0x200>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d063      	beq.n	80036a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035da:	4b6a      	ldr	r3, [pc, #424]	@ (8003784 <HAL_RCC_GetSysClockFreq+0x200>)
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	099b      	lsrs	r3, r3, #6
 80035e0:	2200      	movs	r2, #0
 80035e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80035e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80035ee:	2300      	movs	r3, #0
 80035f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80035f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80035f6:	4622      	mov	r2, r4
 80035f8:	462b      	mov	r3, r5
 80035fa:	f04f 0000 	mov.w	r0, #0
 80035fe:	f04f 0100 	mov.w	r1, #0
 8003602:	0159      	lsls	r1, r3, #5
 8003604:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003608:	0150      	lsls	r0, r2, #5
 800360a:	4602      	mov	r2, r0
 800360c:	460b      	mov	r3, r1
 800360e:	4621      	mov	r1, r4
 8003610:	1a51      	subs	r1, r2, r1
 8003612:	6139      	str	r1, [r7, #16]
 8003614:	4629      	mov	r1, r5
 8003616:	eb63 0301 	sbc.w	r3, r3, r1
 800361a:	617b      	str	r3, [r7, #20]
 800361c:	f04f 0200 	mov.w	r2, #0
 8003620:	f04f 0300 	mov.w	r3, #0
 8003624:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003628:	4659      	mov	r1, fp
 800362a:	018b      	lsls	r3, r1, #6
 800362c:	4651      	mov	r1, sl
 800362e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003632:	4651      	mov	r1, sl
 8003634:	018a      	lsls	r2, r1, #6
 8003636:	4651      	mov	r1, sl
 8003638:	ebb2 0801 	subs.w	r8, r2, r1
 800363c:	4659      	mov	r1, fp
 800363e:	eb63 0901 	sbc.w	r9, r3, r1
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	f04f 0300 	mov.w	r3, #0
 800364a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800364e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003652:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003656:	4690      	mov	r8, r2
 8003658:	4699      	mov	r9, r3
 800365a:	4623      	mov	r3, r4
 800365c:	eb18 0303 	adds.w	r3, r8, r3
 8003660:	60bb      	str	r3, [r7, #8]
 8003662:	462b      	mov	r3, r5
 8003664:	eb49 0303 	adc.w	r3, r9, r3
 8003668:	60fb      	str	r3, [r7, #12]
 800366a:	f04f 0200 	mov.w	r2, #0
 800366e:	f04f 0300 	mov.w	r3, #0
 8003672:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003676:	4629      	mov	r1, r5
 8003678:	024b      	lsls	r3, r1, #9
 800367a:	4621      	mov	r1, r4
 800367c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003680:	4621      	mov	r1, r4
 8003682:	024a      	lsls	r2, r1, #9
 8003684:	4610      	mov	r0, r2
 8003686:	4619      	mov	r1, r3
 8003688:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800368a:	2200      	movs	r2, #0
 800368c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800368e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003690:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003694:	f7fc fdf4 	bl	8000280 <__aeabi_uldivmod>
 8003698:	4602      	mov	r2, r0
 800369a:	460b      	mov	r3, r1
 800369c:	4613      	mov	r3, r2
 800369e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036a0:	e058      	b.n	8003754 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036a2:	4b38      	ldr	r3, [pc, #224]	@ (8003784 <HAL_RCC_GetSysClockFreq+0x200>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	099b      	lsrs	r3, r3, #6
 80036a8:	2200      	movs	r2, #0
 80036aa:	4618      	mov	r0, r3
 80036ac:	4611      	mov	r1, r2
 80036ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80036b2:	623b      	str	r3, [r7, #32]
 80036b4:	2300      	movs	r3, #0
 80036b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80036b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80036bc:	4642      	mov	r2, r8
 80036be:	464b      	mov	r3, r9
 80036c0:	f04f 0000 	mov.w	r0, #0
 80036c4:	f04f 0100 	mov.w	r1, #0
 80036c8:	0159      	lsls	r1, r3, #5
 80036ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036ce:	0150      	lsls	r0, r2, #5
 80036d0:	4602      	mov	r2, r0
 80036d2:	460b      	mov	r3, r1
 80036d4:	4641      	mov	r1, r8
 80036d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80036da:	4649      	mov	r1, r9
 80036dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80036e0:	f04f 0200 	mov.w	r2, #0
 80036e4:	f04f 0300 	mov.w	r3, #0
 80036e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80036ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80036f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80036f4:	ebb2 040a 	subs.w	r4, r2, sl
 80036f8:	eb63 050b 	sbc.w	r5, r3, fp
 80036fc:	f04f 0200 	mov.w	r2, #0
 8003700:	f04f 0300 	mov.w	r3, #0
 8003704:	00eb      	lsls	r3, r5, #3
 8003706:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800370a:	00e2      	lsls	r2, r4, #3
 800370c:	4614      	mov	r4, r2
 800370e:	461d      	mov	r5, r3
 8003710:	4643      	mov	r3, r8
 8003712:	18e3      	adds	r3, r4, r3
 8003714:	603b      	str	r3, [r7, #0]
 8003716:	464b      	mov	r3, r9
 8003718:	eb45 0303 	adc.w	r3, r5, r3
 800371c:	607b      	str	r3, [r7, #4]
 800371e:	f04f 0200 	mov.w	r2, #0
 8003722:	f04f 0300 	mov.w	r3, #0
 8003726:	e9d7 4500 	ldrd	r4, r5, [r7]
 800372a:	4629      	mov	r1, r5
 800372c:	028b      	lsls	r3, r1, #10
 800372e:	4621      	mov	r1, r4
 8003730:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003734:	4621      	mov	r1, r4
 8003736:	028a      	lsls	r2, r1, #10
 8003738:	4610      	mov	r0, r2
 800373a:	4619      	mov	r1, r3
 800373c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800373e:	2200      	movs	r2, #0
 8003740:	61bb      	str	r3, [r7, #24]
 8003742:	61fa      	str	r2, [r7, #28]
 8003744:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003748:	f7fc fd9a 	bl	8000280 <__aeabi_uldivmod>
 800374c:	4602      	mov	r2, r0
 800374e:	460b      	mov	r3, r1
 8003750:	4613      	mov	r3, r2
 8003752:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003754:	4b0b      	ldr	r3, [pc, #44]	@ (8003784 <HAL_RCC_GetSysClockFreq+0x200>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	0c1b      	lsrs	r3, r3, #16
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	3301      	adds	r3, #1
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003764:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003766:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003768:	fbb2 f3f3 	udiv	r3, r2, r3
 800376c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800376e:	e002      	b.n	8003776 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003770:	4b05      	ldr	r3, [pc, #20]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x204>)
 8003772:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003774:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003778:	4618      	mov	r0, r3
 800377a:	3750      	adds	r7, #80	@ 0x50
 800377c:	46bd      	mov	sp, r7
 800377e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003782:	bf00      	nop
 8003784:	40023800 	.word	0x40023800
 8003788:	00f42400 	.word	0x00f42400
 800378c:	007a1200 	.word	0x007a1200

08003790 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003794:	4b03      	ldr	r3, [pc, #12]	@ (80037a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003796:	681b      	ldr	r3, [r3, #0]
}
 8003798:	4618      	mov	r0, r3
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	20000038 	.word	0x20000038

080037a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80037ac:	f7ff fff0 	bl	8003790 <HAL_RCC_GetHCLKFreq>
 80037b0:	4602      	mov	r2, r0
 80037b2:	4b05      	ldr	r3, [pc, #20]	@ (80037c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	0a9b      	lsrs	r3, r3, #10
 80037b8:	f003 0307 	and.w	r3, r3, #7
 80037bc:	4903      	ldr	r1, [pc, #12]	@ (80037cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80037be:	5ccb      	ldrb	r3, [r1, r3]
 80037c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	40023800 	.word	0x40023800
 80037cc:	080054d8 	.word	0x080054d8

080037d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e041      	b.n	8003866 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d106      	bne.n	80037fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7fd fe26 	bl	8001448 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2202      	movs	r2, #2
 8003800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3304      	adds	r3, #4
 800380c:	4619      	mov	r1, r3
 800380e:	4610      	mov	r0, r2
 8003810:	f000 fa70 	bl	8003cf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
	...

08003870 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b01      	cmp	r3, #1
 8003882:	d001      	beq.n	8003888 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e044      	b.n	8003912 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2202      	movs	r2, #2
 800388c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0201 	orr.w	r2, r2, #1
 800389e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a1e      	ldr	r2, [pc, #120]	@ (8003920 <HAL_TIM_Base_Start_IT+0xb0>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d018      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x6c>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038b2:	d013      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x6c>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a1a      	ldr	r2, [pc, #104]	@ (8003924 <HAL_TIM_Base_Start_IT+0xb4>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00e      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x6c>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a19      	ldr	r2, [pc, #100]	@ (8003928 <HAL_TIM_Base_Start_IT+0xb8>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d009      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x6c>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a17      	ldr	r2, [pc, #92]	@ (800392c <HAL_TIM_Base_Start_IT+0xbc>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d004      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x6c>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a16      	ldr	r2, [pc, #88]	@ (8003930 <HAL_TIM_Base_Start_IT+0xc0>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d111      	bne.n	8003900 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b06      	cmp	r3, #6
 80038ec:	d010      	beq.n	8003910 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f042 0201 	orr.w	r2, r2, #1
 80038fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038fe:	e007      	b.n	8003910 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	40010000 	.word	0x40010000
 8003924:	40000400 	.word	0x40000400
 8003928:	40000800 	.word	0x40000800
 800392c:	40000c00 	.word	0x40000c00
 8003930:	40014000 	.word	0x40014000

08003934 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d020      	beq.n	8003998 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f003 0302 	and.w	r3, r3, #2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01b      	beq.n	8003998 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f06f 0202 	mvn.w	r2, #2
 8003968:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	f003 0303 	and.w	r3, r3, #3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 f999 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 8003984:	e005      	b.n	8003992 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f98b 	bl	8003ca2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 f99c 	bl	8003cca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	f003 0304 	and.w	r3, r3, #4
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d020      	beq.n	80039e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d01b      	beq.n	80039e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f06f 0204 	mvn.w	r2, #4
 80039b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2202      	movs	r2, #2
 80039ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d003      	beq.n	80039d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f973 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 80039d0:	e005      	b.n	80039de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 f965 	bl	8003ca2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 f976 	bl	8003cca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	f003 0308 	and.w	r3, r3, #8
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d020      	beq.n	8003a30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f003 0308 	and.w	r3, r3, #8
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d01b      	beq.n	8003a30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f06f 0208 	mvn.w	r2, #8
 8003a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2204      	movs	r2, #4
 8003a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	f003 0303 	and.w	r3, r3, #3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 f94d 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 8003a1c:	e005      	b.n	8003a2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f000 f93f 	bl	8003ca2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 f950 	bl	8003cca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	f003 0310 	and.w	r3, r3, #16
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d020      	beq.n	8003a7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f003 0310 	and.w	r3, r3, #16
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d01b      	beq.n	8003a7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f06f 0210 	mvn.w	r2, #16
 8003a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2208      	movs	r2, #8
 8003a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	69db      	ldr	r3, [r3, #28]
 8003a5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 f927 	bl	8003cb6 <HAL_TIM_IC_CaptureCallback>
 8003a68:	e005      	b.n	8003a76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 f919 	bl	8003ca2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 f92a 	bl	8003cca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00c      	beq.n	8003aa0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d007      	beq.n	8003aa0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f06f 0201 	mvn.w	r2, #1
 8003a98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7fd fbb8 	bl	8001210 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00c      	beq.n	8003ac4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d007      	beq.n	8003ac4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 fab0 	bl	8004024 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00c      	beq.n	8003ae8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d007      	beq.n	8003ae8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f8fb 	bl	8003cde <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	f003 0320 	and.w	r3, r3, #32
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00c      	beq.n	8003b0c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f003 0320 	and.w	r3, r3, #32
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d007      	beq.n	8003b0c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f06f 0220 	mvn.w	r2, #32
 8003b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 fa82 	bl	8004010 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b0c:	bf00      	nop
 8003b0e:	3710      	adds	r7, #16
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d101      	bne.n	8003b30 <HAL_TIM_ConfigClockSource+0x1c>
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	e0b4      	b.n	8003c9a <HAL_TIM_ConfigClockSource+0x186>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68ba      	ldr	r2, [r7, #8]
 8003b5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b68:	d03e      	beq.n	8003be8 <HAL_TIM_ConfigClockSource+0xd4>
 8003b6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b6e:	f200 8087 	bhi.w	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003b72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b76:	f000 8086 	beq.w	8003c86 <HAL_TIM_ConfigClockSource+0x172>
 8003b7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b7e:	d87f      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003b80:	2b70      	cmp	r3, #112	@ 0x70
 8003b82:	d01a      	beq.n	8003bba <HAL_TIM_ConfigClockSource+0xa6>
 8003b84:	2b70      	cmp	r3, #112	@ 0x70
 8003b86:	d87b      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003b88:	2b60      	cmp	r3, #96	@ 0x60
 8003b8a:	d050      	beq.n	8003c2e <HAL_TIM_ConfigClockSource+0x11a>
 8003b8c:	2b60      	cmp	r3, #96	@ 0x60
 8003b8e:	d877      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003b90:	2b50      	cmp	r3, #80	@ 0x50
 8003b92:	d03c      	beq.n	8003c0e <HAL_TIM_ConfigClockSource+0xfa>
 8003b94:	2b50      	cmp	r3, #80	@ 0x50
 8003b96:	d873      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003b98:	2b40      	cmp	r3, #64	@ 0x40
 8003b9a:	d058      	beq.n	8003c4e <HAL_TIM_ConfigClockSource+0x13a>
 8003b9c:	2b40      	cmp	r3, #64	@ 0x40
 8003b9e:	d86f      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003ba0:	2b30      	cmp	r3, #48	@ 0x30
 8003ba2:	d064      	beq.n	8003c6e <HAL_TIM_ConfigClockSource+0x15a>
 8003ba4:	2b30      	cmp	r3, #48	@ 0x30
 8003ba6:	d86b      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003ba8:	2b20      	cmp	r3, #32
 8003baa:	d060      	beq.n	8003c6e <HAL_TIM_ConfigClockSource+0x15a>
 8003bac:	2b20      	cmp	r3, #32
 8003bae:	d867      	bhi.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d05c      	beq.n	8003c6e <HAL_TIM_ConfigClockSource+0x15a>
 8003bb4:	2b10      	cmp	r3, #16
 8003bb6:	d05a      	beq.n	8003c6e <HAL_TIM_ConfigClockSource+0x15a>
 8003bb8:	e062      	b.n	8003c80 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bca:	f000 f993 	bl	8003ef4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003bdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68ba      	ldr	r2, [r7, #8]
 8003be4:	609a      	str	r2, [r3, #8]
      break;
 8003be6:	e04f      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bf8:	f000 f97c 	bl	8003ef4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	689a      	ldr	r2, [r3, #8]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c0a:	609a      	str	r2, [r3, #8]
      break;
 8003c0c:	e03c      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	f000 f8f0 	bl	8003e00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2150      	movs	r1, #80	@ 0x50
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 f949 	bl	8003ebe <TIM_ITRx_SetConfig>
      break;
 8003c2c:	e02c      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	f000 f90f 	bl	8003e5e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2160      	movs	r1, #96	@ 0x60
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 f939 	bl	8003ebe <TIM_ITRx_SetConfig>
      break;
 8003c4c:	e01c      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	f000 f8d0 	bl	8003e00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2140      	movs	r1, #64	@ 0x40
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 f929 	bl	8003ebe <TIM_ITRx_SetConfig>
      break;
 8003c6c:	e00c      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4619      	mov	r1, r3
 8003c78:	4610      	mov	r0, r2
 8003c7a:	f000 f920 	bl	8003ebe <TIM_ITRx_SetConfig>
      break;
 8003c7e:	e003      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
      break;
 8003c84:	e000      	b.n	8003c88 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ca2:	b480      	push	{r7}
 8003ca4:	b083      	sub	sp, #12
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003caa:	bf00      	nop
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr

08003cb6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	b083      	sub	sp, #12
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cbe:	bf00      	nop
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr

08003cca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr

08003cde <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b083      	sub	sp, #12
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
	...

08003cf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4a37      	ldr	r2, [pc, #220]	@ (8003de4 <TIM_Base_SetConfig+0xf0>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d00f      	beq.n	8003d2c <TIM_Base_SetConfig+0x38>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d12:	d00b      	beq.n	8003d2c <TIM_Base_SetConfig+0x38>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a34      	ldr	r2, [pc, #208]	@ (8003de8 <TIM_Base_SetConfig+0xf4>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d007      	beq.n	8003d2c <TIM_Base_SetConfig+0x38>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a33      	ldr	r2, [pc, #204]	@ (8003dec <TIM_Base_SetConfig+0xf8>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d003      	beq.n	8003d2c <TIM_Base_SetConfig+0x38>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a32      	ldr	r2, [pc, #200]	@ (8003df0 <TIM_Base_SetConfig+0xfc>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d108      	bne.n	8003d3e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	68fa      	ldr	r2, [r7, #12]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a28      	ldr	r2, [pc, #160]	@ (8003de4 <TIM_Base_SetConfig+0xf0>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d01b      	beq.n	8003d7e <TIM_Base_SetConfig+0x8a>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d4c:	d017      	beq.n	8003d7e <TIM_Base_SetConfig+0x8a>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a25      	ldr	r2, [pc, #148]	@ (8003de8 <TIM_Base_SetConfig+0xf4>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d013      	beq.n	8003d7e <TIM_Base_SetConfig+0x8a>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a24      	ldr	r2, [pc, #144]	@ (8003dec <TIM_Base_SetConfig+0xf8>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d00f      	beq.n	8003d7e <TIM_Base_SetConfig+0x8a>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a23      	ldr	r2, [pc, #140]	@ (8003df0 <TIM_Base_SetConfig+0xfc>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d00b      	beq.n	8003d7e <TIM_Base_SetConfig+0x8a>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a22      	ldr	r2, [pc, #136]	@ (8003df4 <TIM_Base_SetConfig+0x100>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d007      	beq.n	8003d7e <TIM_Base_SetConfig+0x8a>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a21      	ldr	r2, [pc, #132]	@ (8003df8 <TIM_Base_SetConfig+0x104>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d003      	beq.n	8003d7e <TIM_Base_SetConfig+0x8a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a20      	ldr	r2, [pc, #128]	@ (8003dfc <TIM_Base_SetConfig+0x108>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d108      	bne.n	8003d90 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	68fa      	ldr	r2, [r7, #12]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a0c      	ldr	r2, [pc, #48]	@ (8003de4 <TIM_Base_SetConfig+0xf0>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d103      	bne.n	8003dbe <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	691a      	ldr	r2, [r3, #16]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f043 0204 	orr.w	r2, r3, #4
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68fa      	ldr	r2, [r7, #12]
 8003dd4:	601a      	str	r2, [r3, #0]
}
 8003dd6:	bf00      	nop
 8003dd8:	3714      	adds	r7, #20
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40010000 	.word	0x40010000
 8003de8:	40000400 	.word	0x40000400
 8003dec:	40000800 	.word	0x40000800
 8003df0:	40000c00 	.word	0x40000c00
 8003df4:	40014000 	.word	0x40014000
 8003df8:	40014400 	.word	0x40014400
 8003dfc:	40014800 	.word	0x40014800

08003e00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b087      	sub	sp, #28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	f023 0201 	bic.w	r2, r3, #1
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f023 030a 	bic.w	r3, r3, #10
 8003e3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	697a      	ldr	r2, [r7, #20]
 8003e50:	621a      	str	r2, [r3, #32]
}
 8003e52:	bf00      	nop
 8003e54:	371c      	adds	r7, #28
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b087      	sub	sp, #28
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	60f8      	str	r0, [r7, #12]
 8003e66:	60b9      	str	r1, [r7, #8]
 8003e68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	f023 0210 	bic.w	r2, r3, #16
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	031b      	lsls	r3, r3, #12
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e9a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	011b      	lsls	r3, r3, #4
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	693a      	ldr	r2, [r7, #16]
 8003eaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	621a      	str	r2, [r3, #32]
}
 8003eb2:	bf00      	nop
 8003eb4:	371c      	adds	r7, #28
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr

08003ebe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	b085      	sub	sp, #20
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
 8003ec6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ed4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	f043 0307 	orr.w	r3, r3, #7
 8003ee0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68fa      	ldr	r2, [r7, #12]
 8003ee6:	609a      	str	r2, [r3, #8]
}
 8003ee8:	bf00      	nop
 8003eea:	3714      	adds	r7, #20
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b087      	sub	sp, #28
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
 8003f00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	021a      	lsls	r2, r3, #8
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	431a      	orrs	r2, r3
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	609a      	str	r2, [r3, #8]
}
 8003f28:	bf00      	nop
 8003f2a:	371c      	adds	r7, #28
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr

08003f34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b085      	sub	sp, #20
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	e050      	b.n	8003fee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2202      	movs	r2, #2
 8003f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a1c      	ldr	r2, [pc, #112]	@ (8003ffc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d018      	beq.n	8003fc2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f98:	d013      	beq.n	8003fc2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a18      	ldr	r2, [pc, #96]	@ (8004000 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d00e      	beq.n	8003fc2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a16      	ldr	r2, [pc, #88]	@ (8004004 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d009      	beq.n	8003fc2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a15      	ldr	r2, [pc, #84]	@ (8004008 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d004      	beq.n	8003fc2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a13      	ldr	r2, [pc, #76]	@ (800400c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d10c      	bne.n	8003fdc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68ba      	ldr	r2, [r7, #8]
 8003fda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3714      	adds	r7, #20
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	40010000 	.word	0x40010000
 8004000:	40000400 	.word	0x40000400
 8004004:	40000800 	.word	0x40000800
 8004008:	40000c00 	.word	0x40000c00
 800400c:	40014000 	.word	0x40014000

08004010 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <srand>:
 8004038:	b538      	push	{r3, r4, r5, lr}
 800403a:	4b10      	ldr	r3, [pc, #64]	@ (800407c <srand+0x44>)
 800403c:	681d      	ldr	r5, [r3, #0]
 800403e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004040:	4604      	mov	r4, r0
 8004042:	b9b3      	cbnz	r3, 8004072 <srand+0x3a>
 8004044:	2018      	movs	r0, #24
 8004046:	f000 fa6f 	bl	8004528 <malloc>
 800404a:	4602      	mov	r2, r0
 800404c:	6328      	str	r0, [r5, #48]	@ 0x30
 800404e:	b920      	cbnz	r0, 800405a <srand+0x22>
 8004050:	4b0b      	ldr	r3, [pc, #44]	@ (8004080 <srand+0x48>)
 8004052:	480c      	ldr	r0, [pc, #48]	@ (8004084 <srand+0x4c>)
 8004054:	2146      	movs	r1, #70	@ 0x46
 8004056:	f000 f9ff 	bl	8004458 <__assert_func>
 800405a:	490b      	ldr	r1, [pc, #44]	@ (8004088 <srand+0x50>)
 800405c:	4b0b      	ldr	r3, [pc, #44]	@ (800408c <srand+0x54>)
 800405e:	e9c0 1300 	strd	r1, r3, [r0]
 8004062:	4b0b      	ldr	r3, [pc, #44]	@ (8004090 <srand+0x58>)
 8004064:	6083      	str	r3, [r0, #8]
 8004066:	230b      	movs	r3, #11
 8004068:	8183      	strh	r3, [r0, #12]
 800406a:	2100      	movs	r1, #0
 800406c:	2001      	movs	r0, #1
 800406e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004072:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004074:	2200      	movs	r2, #0
 8004076:	611c      	str	r4, [r3, #16]
 8004078:	615a      	str	r2, [r3, #20]
 800407a:	bd38      	pop	{r3, r4, r5, pc}
 800407c:	20000050 	.word	0x20000050
 8004080:	080054e0 	.word	0x080054e0
 8004084:	080054f7 	.word	0x080054f7
 8004088:	abcd330e 	.word	0xabcd330e
 800408c:	e66d1234 	.word	0xe66d1234
 8004090:	0005deec 	.word	0x0005deec

08004094 <rand>:
 8004094:	4b16      	ldr	r3, [pc, #88]	@ (80040f0 <rand+0x5c>)
 8004096:	b510      	push	{r4, lr}
 8004098:	681c      	ldr	r4, [r3, #0]
 800409a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800409c:	b9b3      	cbnz	r3, 80040cc <rand+0x38>
 800409e:	2018      	movs	r0, #24
 80040a0:	f000 fa42 	bl	8004528 <malloc>
 80040a4:	4602      	mov	r2, r0
 80040a6:	6320      	str	r0, [r4, #48]	@ 0x30
 80040a8:	b920      	cbnz	r0, 80040b4 <rand+0x20>
 80040aa:	4b12      	ldr	r3, [pc, #72]	@ (80040f4 <rand+0x60>)
 80040ac:	4812      	ldr	r0, [pc, #72]	@ (80040f8 <rand+0x64>)
 80040ae:	2152      	movs	r1, #82	@ 0x52
 80040b0:	f000 f9d2 	bl	8004458 <__assert_func>
 80040b4:	4911      	ldr	r1, [pc, #68]	@ (80040fc <rand+0x68>)
 80040b6:	4b12      	ldr	r3, [pc, #72]	@ (8004100 <rand+0x6c>)
 80040b8:	e9c0 1300 	strd	r1, r3, [r0]
 80040bc:	4b11      	ldr	r3, [pc, #68]	@ (8004104 <rand+0x70>)
 80040be:	6083      	str	r3, [r0, #8]
 80040c0:	230b      	movs	r3, #11
 80040c2:	8183      	strh	r3, [r0, #12]
 80040c4:	2100      	movs	r1, #0
 80040c6:	2001      	movs	r0, #1
 80040c8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80040cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80040ce:	480e      	ldr	r0, [pc, #56]	@ (8004108 <rand+0x74>)
 80040d0:	690b      	ldr	r3, [r1, #16]
 80040d2:	694c      	ldr	r4, [r1, #20]
 80040d4:	4a0d      	ldr	r2, [pc, #52]	@ (800410c <rand+0x78>)
 80040d6:	4358      	muls	r0, r3
 80040d8:	fb02 0004 	mla	r0, r2, r4, r0
 80040dc:	fba3 3202 	umull	r3, r2, r3, r2
 80040e0:	3301      	adds	r3, #1
 80040e2:	eb40 0002 	adc.w	r0, r0, r2
 80040e6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80040ea:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80040ee:	bd10      	pop	{r4, pc}
 80040f0:	20000050 	.word	0x20000050
 80040f4:	080054e0 	.word	0x080054e0
 80040f8:	080054f7 	.word	0x080054f7
 80040fc:	abcd330e 	.word	0xabcd330e
 8004100:	e66d1234 	.word	0xe66d1234
 8004104:	0005deec 	.word	0x0005deec
 8004108:	5851f42d 	.word	0x5851f42d
 800410c:	4c957f2d 	.word	0x4c957f2d

08004110 <std>:
 8004110:	2300      	movs	r3, #0
 8004112:	b510      	push	{r4, lr}
 8004114:	4604      	mov	r4, r0
 8004116:	e9c0 3300 	strd	r3, r3, [r0]
 800411a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800411e:	6083      	str	r3, [r0, #8]
 8004120:	8181      	strh	r1, [r0, #12]
 8004122:	6643      	str	r3, [r0, #100]	@ 0x64
 8004124:	81c2      	strh	r2, [r0, #14]
 8004126:	6183      	str	r3, [r0, #24]
 8004128:	4619      	mov	r1, r3
 800412a:	2208      	movs	r2, #8
 800412c:	305c      	adds	r0, #92	@ 0x5c
 800412e:	f000 f916 	bl	800435e <memset>
 8004132:	4b0d      	ldr	r3, [pc, #52]	@ (8004168 <std+0x58>)
 8004134:	6263      	str	r3, [r4, #36]	@ 0x24
 8004136:	4b0d      	ldr	r3, [pc, #52]	@ (800416c <std+0x5c>)
 8004138:	62a3      	str	r3, [r4, #40]	@ 0x28
 800413a:	4b0d      	ldr	r3, [pc, #52]	@ (8004170 <std+0x60>)
 800413c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800413e:	4b0d      	ldr	r3, [pc, #52]	@ (8004174 <std+0x64>)
 8004140:	6323      	str	r3, [r4, #48]	@ 0x30
 8004142:	4b0d      	ldr	r3, [pc, #52]	@ (8004178 <std+0x68>)
 8004144:	6224      	str	r4, [r4, #32]
 8004146:	429c      	cmp	r4, r3
 8004148:	d006      	beq.n	8004158 <std+0x48>
 800414a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800414e:	4294      	cmp	r4, r2
 8004150:	d002      	beq.n	8004158 <std+0x48>
 8004152:	33d0      	adds	r3, #208	@ 0xd0
 8004154:	429c      	cmp	r4, r3
 8004156:	d105      	bne.n	8004164 <std+0x54>
 8004158:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800415c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004160:	f000 b976 	b.w	8004450 <__retarget_lock_init_recursive>
 8004164:	bd10      	pop	{r4, pc}
 8004166:	bf00      	nop
 8004168:	080042d9 	.word	0x080042d9
 800416c:	080042fb 	.word	0x080042fb
 8004170:	08004333 	.word	0x08004333
 8004174:	08004357 	.word	0x08004357
 8004178:	200001e0 	.word	0x200001e0

0800417c <stdio_exit_handler>:
 800417c:	4a02      	ldr	r2, [pc, #8]	@ (8004188 <stdio_exit_handler+0xc>)
 800417e:	4903      	ldr	r1, [pc, #12]	@ (800418c <stdio_exit_handler+0x10>)
 8004180:	4803      	ldr	r0, [pc, #12]	@ (8004190 <stdio_exit_handler+0x14>)
 8004182:	f000 b869 	b.w	8004258 <_fwalk_sglue>
 8004186:	bf00      	nop
 8004188:	20000044 	.word	0x20000044
 800418c:	08004d65 	.word	0x08004d65
 8004190:	20000054 	.word	0x20000054

08004194 <cleanup_stdio>:
 8004194:	6841      	ldr	r1, [r0, #4]
 8004196:	4b0c      	ldr	r3, [pc, #48]	@ (80041c8 <cleanup_stdio+0x34>)
 8004198:	4299      	cmp	r1, r3
 800419a:	b510      	push	{r4, lr}
 800419c:	4604      	mov	r4, r0
 800419e:	d001      	beq.n	80041a4 <cleanup_stdio+0x10>
 80041a0:	f000 fde0 	bl	8004d64 <_fflush_r>
 80041a4:	68a1      	ldr	r1, [r4, #8]
 80041a6:	4b09      	ldr	r3, [pc, #36]	@ (80041cc <cleanup_stdio+0x38>)
 80041a8:	4299      	cmp	r1, r3
 80041aa:	d002      	beq.n	80041b2 <cleanup_stdio+0x1e>
 80041ac:	4620      	mov	r0, r4
 80041ae:	f000 fdd9 	bl	8004d64 <_fflush_r>
 80041b2:	68e1      	ldr	r1, [r4, #12]
 80041b4:	4b06      	ldr	r3, [pc, #24]	@ (80041d0 <cleanup_stdio+0x3c>)
 80041b6:	4299      	cmp	r1, r3
 80041b8:	d004      	beq.n	80041c4 <cleanup_stdio+0x30>
 80041ba:	4620      	mov	r0, r4
 80041bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041c0:	f000 bdd0 	b.w	8004d64 <_fflush_r>
 80041c4:	bd10      	pop	{r4, pc}
 80041c6:	bf00      	nop
 80041c8:	200001e0 	.word	0x200001e0
 80041cc:	20000248 	.word	0x20000248
 80041d0:	200002b0 	.word	0x200002b0

080041d4 <global_stdio_init.part.0>:
 80041d4:	b510      	push	{r4, lr}
 80041d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004204 <global_stdio_init.part.0+0x30>)
 80041d8:	4c0b      	ldr	r4, [pc, #44]	@ (8004208 <global_stdio_init.part.0+0x34>)
 80041da:	4a0c      	ldr	r2, [pc, #48]	@ (800420c <global_stdio_init.part.0+0x38>)
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	4620      	mov	r0, r4
 80041e0:	2200      	movs	r2, #0
 80041e2:	2104      	movs	r1, #4
 80041e4:	f7ff ff94 	bl	8004110 <std>
 80041e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80041ec:	2201      	movs	r2, #1
 80041ee:	2109      	movs	r1, #9
 80041f0:	f7ff ff8e 	bl	8004110 <std>
 80041f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80041f8:	2202      	movs	r2, #2
 80041fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041fe:	2112      	movs	r1, #18
 8004200:	f7ff bf86 	b.w	8004110 <std>
 8004204:	20000318 	.word	0x20000318
 8004208:	200001e0 	.word	0x200001e0
 800420c:	0800417d 	.word	0x0800417d

08004210 <__sfp_lock_acquire>:
 8004210:	4801      	ldr	r0, [pc, #4]	@ (8004218 <__sfp_lock_acquire+0x8>)
 8004212:	f000 b91e 	b.w	8004452 <__retarget_lock_acquire_recursive>
 8004216:	bf00      	nop
 8004218:	20000321 	.word	0x20000321

0800421c <__sfp_lock_release>:
 800421c:	4801      	ldr	r0, [pc, #4]	@ (8004224 <__sfp_lock_release+0x8>)
 800421e:	f000 b919 	b.w	8004454 <__retarget_lock_release_recursive>
 8004222:	bf00      	nop
 8004224:	20000321 	.word	0x20000321

08004228 <__sinit>:
 8004228:	b510      	push	{r4, lr}
 800422a:	4604      	mov	r4, r0
 800422c:	f7ff fff0 	bl	8004210 <__sfp_lock_acquire>
 8004230:	6a23      	ldr	r3, [r4, #32]
 8004232:	b11b      	cbz	r3, 800423c <__sinit+0x14>
 8004234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004238:	f7ff bff0 	b.w	800421c <__sfp_lock_release>
 800423c:	4b04      	ldr	r3, [pc, #16]	@ (8004250 <__sinit+0x28>)
 800423e:	6223      	str	r3, [r4, #32]
 8004240:	4b04      	ldr	r3, [pc, #16]	@ (8004254 <__sinit+0x2c>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1f5      	bne.n	8004234 <__sinit+0xc>
 8004248:	f7ff ffc4 	bl	80041d4 <global_stdio_init.part.0>
 800424c:	e7f2      	b.n	8004234 <__sinit+0xc>
 800424e:	bf00      	nop
 8004250:	08004195 	.word	0x08004195
 8004254:	20000318 	.word	0x20000318

08004258 <_fwalk_sglue>:
 8004258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800425c:	4607      	mov	r7, r0
 800425e:	4688      	mov	r8, r1
 8004260:	4614      	mov	r4, r2
 8004262:	2600      	movs	r6, #0
 8004264:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004268:	f1b9 0901 	subs.w	r9, r9, #1
 800426c:	d505      	bpl.n	800427a <_fwalk_sglue+0x22>
 800426e:	6824      	ldr	r4, [r4, #0]
 8004270:	2c00      	cmp	r4, #0
 8004272:	d1f7      	bne.n	8004264 <_fwalk_sglue+0xc>
 8004274:	4630      	mov	r0, r6
 8004276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800427a:	89ab      	ldrh	r3, [r5, #12]
 800427c:	2b01      	cmp	r3, #1
 800427e:	d907      	bls.n	8004290 <_fwalk_sglue+0x38>
 8004280:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004284:	3301      	adds	r3, #1
 8004286:	d003      	beq.n	8004290 <_fwalk_sglue+0x38>
 8004288:	4629      	mov	r1, r5
 800428a:	4638      	mov	r0, r7
 800428c:	47c0      	blx	r8
 800428e:	4306      	orrs	r6, r0
 8004290:	3568      	adds	r5, #104	@ 0x68
 8004292:	e7e9      	b.n	8004268 <_fwalk_sglue+0x10>

08004294 <siprintf>:
 8004294:	b40e      	push	{r1, r2, r3}
 8004296:	b510      	push	{r4, lr}
 8004298:	b09d      	sub	sp, #116	@ 0x74
 800429a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800429c:	9002      	str	r0, [sp, #8]
 800429e:	9006      	str	r0, [sp, #24]
 80042a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80042a4:	480a      	ldr	r0, [pc, #40]	@ (80042d0 <siprintf+0x3c>)
 80042a6:	9107      	str	r1, [sp, #28]
 80042a8:	9104      	str	r1, [sp, #16]
 80042aa:	490a      	ldr	r1, [pc, #40]	@ (80042d4 <siprintf+0x40>)
 80042ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80042b0:	9105      	str	r1, [sp, #20]
 80042b2:	2400      	movs	r4, #0
 80042b4:	a902      	add	r1, sp, #8
 80042b6:	6800      	ldr	r0, [r0, #0]
 80042b8:	9301      	str	r3, [sp, #4]
 80042ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80042bc:	f000 fa46 	bl	800474c <_svfiprintf_r>
 80042c0:	9b02      	ldr	r3, [sp, #8]
 80042c2:	701c      	strb	r4, [r3, #0]
 80042c4:	b01d      	add	sp, #116	@ 0x74
 80042c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042ca:	b003      	add	sp, #12
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	20000050 	.word	0x20000050
 80042d4:	ffff0208 	.word	0xffff0208

080042d8 <__sread>:
 80042d8:	b510      	push	{r4, lr}
 80042da:	460c      	mov	r4, r1
 80042dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042e0:	f000 f868 	bl	80043b4 <_read_r>
 80042e4:	2800      	cmp	r0, #0
 80042e6:	bfab      	itete	ge
 80042e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80042ea:	89a3      	ldrhlt	r3, [r4, #12]
 80042ec:	181b      	addge	r3, r3, r0
 80042ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80042f2:	bfac      	ite	ge
 80042f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80042f6:	81a3      	strhlt	r3, [r4, #12]
 80042f8:	bd10      	pop	{r4, pc}

080042fa <__swrite>:
 80042fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042fe:	461f      	mov	r7, r3
 8004300:	898b      	ldrh	r3, [r1, #12]
 8004302:	05db      	lsls	r3, r3, #23
 8004304:	4605      	mov	r5, r0
 8004306:	460c      	mov	r4, r1
 8004308:	4616      	mov	r6, r2
 800430a:	d505      	bpl.n	8004318 <__swrite+0x1e>
 800430c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004310:	2302      	movs	r3, #2
 8004312:	2200      	movs	r2, #0
 8004314:	f000 f83c 	bl	8004390 <_lseek_r>
 8004318:	89a3      	ldrh	r3, [r4, #12]
 800431a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800431e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004322:	81a3      	strh	r3, [r4, #12]
 8004324:	4632      	mov	r2, r6
 8004326:	463b      	mov	r3, r7
 8004328:	4628      	mov	r0, r5
 800432a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800432e:	f000 b853 	b.w	80043d8 <_write_r>

08004332 <__sseek>:
 8004332:	b510      	push	{r4, lr}
 8004334:	460c      	mov	r4, r1
 8004336:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800433a:	f000 f829 	bl	8004390 <_lseek_r>
 800433e:	1c43      	adds	r3, r0, #1
 8004340:	89a3      	ldrh	r3, [r4, #12]
 8004342:	bf15      	itete	ne
 8004344:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004346:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800434a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800434e:	81a3      	strheq	r3, [r4, #12]
 8004350:	bf18      	it	ne
 8004352:	81a3      	strhne	r3, [r4, #12]
 8004354:	bd10      	pop	{r4, pc}

08004356 <__sclose>:
 8004356:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800435a:	f000 b809 	b.w	8004370 <_close_r>

0800435e <memset>:
 800435e:	4402      	add	r2, r0
 8004360:	4603      	mov	r3, r0
 8004362:	4293      	cmp	r3, r2
 8004364:	d100      	bne.n	8004368 <memset+0xa>
 8004366:	4770      	bx	lr
 8004368:	f803 1b01 	strb.w	r1, [r3], #1
 800436c:	e7f9      	b.n	8004362 <memset+0x4>
	...

08004370 <_close_r>:
 8004370:	b538      	push	{r3, r4, r5, lr}
 8004372:	4d06      	ldr	r5, [pc, #24]	@ (800438c <_close_r+0x1c>)
 8004374:	2300      	movs	r3, #0
 8004376:	4604      	mov	r4, r0
 8004378:	4608      	mov	r0, r1
 800437a:	602b      	str	r3, [r5, #0]
 800437c:	f7fd f92c 	bl	80015d8 <_close>
 8004380:	1c43      	adds	r3, r0, #1
 8004382:	d102      	bne.n	800438a <_close_r+0x1a>
 8004384:	682b      	ldr	r3, [r5, #0]
 8004386:	b103      	cbz	r3, 800438a <_close_r+0x1a>
 8004388:	6023      	str	r3, [r4, #0]
 800438a:	bd38      	pop	{r3, r4, r5, pc}
 800438c:	2000031c 	.word	0x2000031c

08004390 <_lseek_r>:
 8004390:	b538      	push	{r3, r4, r5, lr}
 8004392:	4d07      	ldr	r5, [pc, #28]	@ (80043b0 <_lseek_r+0x20>)
 8004394:	4604      	mov	r4, r0
 8004396:	4608      	mov	r0, r1
 8004398:	4611      	mov	r1, r2
 800439a:	2200      	movs	r2, #0
 800439c:	602a      	str	r2, [r5, #0]
 800439e:	461a      	mov	r2, r3
 80043a0:	f7fd f941 	bl	8001626 <_lseek>
 80043a4:	1c43      	adds	r3, r0, #1
 80043a6:	d102      	bne.n	80043ae <_lseek_r+0x1e>
 80043a8:	682b      	ldr	r3, [r5, #0]
 80043aa:	b103      	cbz	r3, 80043ae <_lseek_r+0x1e>
 80043ac:	6023      	str	r3, [r4, #0]
 80043ae:	bd38      	pop	{r3, r4, r5, pc}
 80043b0:	2000031c 	.word	0x2000031c

080043b4 <_read_r>:
 80043b4:	b538      	push	{r3, r4, r5, lr}
 80043b6:	4d07      	ldr	r5, [pc, #28]	@ (80043d4 <_read_r+0x20>)
 80043b8:	4604      	mov	r4, r0
 80043ba:	4608      	mov	r0, r1
 80043bc:	4611      	mov	r1, r2
 80043be:	2200      	movs	r2, #0
 80043c0:	602a      	str	r2, [r5, #0]
 80043c2:	461a      	mov	r2, r3
 80043c4:	f7fd f8cf 	bl	8001566 <_read>
 80043c8:	1c43      	adds	r3, r0, #1
 80043ca:	d102      	bne.n	80043d2 <_read_r+0x1e>
 80043cc:	682b      	ldr	r3, [r5, #0]
 80043ce:	b103      	cbz	r3, 80043d2 <_read_r+0x1e>
 80043d0:	6023      	str	r3, [r4, #0]
 80043d2:	bd38      	pop	{r3, r4, r5, pc}
 80043d4:	2000031c 	.word	0x2000031c

080043d8 <_write_r>:
 80043d8:	b538      	push	{r3, r4, r5, lr}
 80043da:	4d07      	ldr	r5, [pc, #28]	@ (80043f8 <_write_r+0x20>)
 80043dc:	4604      	mov	r4, r0
 80043de:	4608      	mov	r0, r1
 80043e0:	4611      	mov	r1, r2
 80043e2:	2200      	movs	r2, #0
 80043e4:	602a      	str	r2, [r5, #0]
 80043e6:	461a      	mov	r2, r3
 80043e8:	f7fd f8da 	bl	80015a0 <_write>
 80043ec:	1c43      	adds	r3, r0, #1
 80043ee:	d102      	bne.n	80043f6 <_write_r+0x1e>
 80043f0:	682b      	ldr	r3, [r5, #0]
 80043f2:	b103      	cbz	r3, 80043f6 <_write_r+0x1e>
 80043f4:	6023      	str	r3, [r4, #0]
 80043f6:	bd38      	pop	{r3, r4, r5, pc}
 80043f8:	2000031c 	.word	0x2000031c

080043fc <__errno>:
 80043fc:	4b01      	ldr	r3, [pc, #4]	@ (8004404 <__errno+0x8>)
 80043fe:	6818      	ldr	r0, [r3, #0]
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	20000050 	.word	0x20000050

08004408 <__libc_init_array>:
 8004408:	b570      	push	{r4, r5, r6, lr}
 800440a:	4d0d      	ldr	r5, [pc, #52]	@ (8004440 <__libc_init_array+0x38>)
 800440c:	4c0d      	ldr	r4, [pc, #52]	@ (8004444 <__libc_init_array+0x3c>)
 800440e:	1b64      	subs	r4, r4, r5
 8004410:	10a4      	asrs	r4, r4, #2
 8004412:	2600      	movs	r6, #0
 8004414:	42a6      	cmp	r6, r4
 8004416:	d109      	bne.n	800442c <__libc_init_array+0x24>
 8004418:	4d0b      	ldr	r5, [pc, #44]	@ (8004448 <__libc_init_array+0x40>)
 800441a:	4c0c      	ldr	r4, [pc, #48]	@ (800444c <__libc_init_array+0x44>)
 800441c:	f000 ffee 	bl	80053fc <_init>
 8004420:	1b64      	subs	r4, r4, r5
 8004422:	10a4      	asrs	r4, r4, #2
 8004424:	2600      	movs	r6, #0
 8004426:	42a6      	cmp	r6, r4
 8004428:	d105      	bne.n	8004436 <__libc_init_array+0x2e>
 800442a:	bd70      	pop	{r4, r5, r6, pc}
 800442c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004430:	4798      	blx	r3
 8004432:	3601      	adds	r6, #1
 8004434:	e7ee      	b.n	8004414 <__libc_init_array+0xc>
 8004436:	f855 3b04 	ldr.w	r3, [r5], #4
 800443a:	4798      	blx	r3
 800443c:	3601      	adds	r6, #1
 800443e:	e7f2      	b.n	8004426 <__libc_init_array+0x1e>
 8004440:	080055c8 	.word	0x080055c8
 8004444:	080055c8 	.word	0x080055c8
 8004448:	080055c8 	.word	0x080055c8
 800444c:	080055cc 	.word	0x080055cc

08004450 <__retarget_lock_init_recursive>:
 8004450:	4770      	bx	lr

08004452 <__retarget_lock_acquire_recursive>:
 8004452:	4770      	bx	lr

08004454 <__retarget_lock_release_recursive>:
 8004454:	4770      	bx	lr
	...

08004458 <__assert_func>:
 8004458:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800445a:	4614      	mov	r4, r2
 800445c:	461a      	mov	r2, r3
 800445e:	4b09      	ldr	r3, [pc, #36]	@ (8004484 <__assert_func+0x2c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4605      	mov	r5, r0
 8004464:	68d8      	ldr	r0, [r3, #12]
 8004466:	b14c      	cbz	r4, 800447c <__assert_func+0x24>
 8004468:	4b07      	ldr	r3, [pc, #28]	@ (8004488 <__assert_func+0x30>)
 800446a:	9100      	str	r1, [sp, #0]
 800446c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004470:	4906      	ldr	r1, [pc, #24]	@ (800448c <__assert_func+0x34>)
 8004472:	462b      	mov	r3, r5
 8004474:	f000 fc9e 	bl	8004db4 <fiprintf>
 8004478:	f000 fce6 	bl	8004e48 <abort>
 800447c:	4b04      	ldr	r3, [pc, #16]	@ (8004490 <__assert_func+0x38>)
 800447e:	461c      	mov	r4, r3
 8004480:	e7f3      	b.n	800446a <__assert_func+0x12>
 8004482:	bf00      	nop
 8004484:	20000050 	.word	0x20000050
 8004488:	0800554f 	.word	0x0800554f
 800448c:	0800555c 	.word	0x0800555c
 8004490:	0800558a 	.word	0x0800558a

08004494 <_free_r>:
 8004494:	b538      	push	{r3, r4, r5, lr}
 8004496:	4605      	mov	r5, r0
 8004498:	2900      	cmp	r1, #0
 800449a:	d041      	beq.n	8004520 <_free_r+0x8c>
 800449c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044a0:	1f0c      	subs	r4, r1, #4
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	bfb8      	it	lt
 80044a6:	18e4      	addlt	r4, r4, r3
 80044a8:	f000 f8e8 	bl	800467c <__malloc_lock>
 80044ac:	4a1d      	ldr	r2, [pc, #116]	@ (8004524 <_free_r+0x90>)
 80044ae:	6813      	ldr	r3, [r2, #0]
 80044b0:	b933      	cbnz	r3, 80044c0 <_free_r+0x2c>
 80044b2:	6063      	str	r3, [r4, #4]
 80044b4:	6014      	str	r4, [r2, #0]
 80044b6:	4628      	mov	r0, r5
 80044b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044bc:	f000 b8e4 	b.w	8004688 <__malloc_unlock>
 80044c0:	42a3      	cmp	r3, r4
 80044c2:	d908      	bls.n	80044d6 <_free_r+0x42>
 80044c4:	6820      	ldr	r0, [r4, #0]
 80044c6:	1821      	adds	r1, r4, r0
 80044c8:	428b      	cmp	r3, r1
 80044ca:	bf01      	itttt	eq
 80044cc:	6819      	ldreq	r1, [r3, #0]
 80044ce:	685b      	ldreq	r3, [r3, #4]
 80044d0:	1809      	addeq	r1, r1, r0
 80044d2:	6021      	streq	r1, [r4, #0]
 80044d4:	e7ed      	b.n	80044b2 <_free_r+0x1e>
 80044d6:	461a      	mov	r2, r3
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	b10b      	cbz	r3, 80044e0 <_free_r+0x4c>
 80044dc:	42a3      	cmp	r3, r4
 80044de:	d9fa      	bls.n	80044d6 <_free_r+0x42>
 80044e0:	6811      	ldr	r1, [r2, #0]
 80044e2:	1850      	adds	r0, r2, r1
 80044e4:	42a0      	cmp	r0, r4
 80044e6:	d10b      	bne.n	8004500 <_free_r+0x6c>
 80044e8:	6820      	ldr	r0, [r4, #0]
 80044ea:	4401      	add	r1, r0
 80044ec:	1850      	adds	r0, r2, r1
 80044ee:	4283      	cmp	r3, r0
 80044f0:	6011      	str	r1, [r2, #0]
 80044f2:	d1e0      	bne.n	80044b6 <_free_r+0x22>
 80044f4:	6818      	ldr	r0, [r3, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	6053      	str	r3, [r2, #4]
 80044fa:	4408      	add	r0, r1
 80044fc:	6010      	str	r0, [r2, #0]
 80044fe:	e7da      	b.n	80044b6 <_free_r+0x22>
 8004500:	d902      	bls.n	8004508 <_free_r+0x74>
 8004502:	230c      	movs	r3, #12
 8004504:	602b      	str	r3, [r5, #0]
 8004506:	e7d6      	b.n	80044b6 <_free_r+0x22>
 8004508:	6820      	ldr	r0, [r4, #0]
 800450a:	1821      	adds	r1, r4, r0
 800450c:	428b      	cmp	r3, r1
 800450e:	bf04      	itt	eq
 8004510:	6819      	ldreq	r1, [r3, #0]
 8004512:	685b      	ldreq	r3, [r3, #4]
 8004514:	6063      	str	r3, [r4, #4]
 8004516:	bf04      	itt	eq
 8004518:	1809      	addeq	r1, r1, r0
 800451a:	6021      	streq	r1, [r4, #0]
 800451c:	6054      	str	r4, [r2, #4]
 800451e:	e7ca      	b.n	80044b6 <_free_r+0x22>
 8004520:	bd38      	pop	{r3, r4, r5, pc}
 8004522:	bf00      	nop
 8004524:	20000328 	.word	0x20000328

08004528 <malloc>:
 8004528:	4b02      	ldr	r3, [pc, #8]	@ (8004534 <malloc+0xc>)
 800452a:	4601      	mov	r1, r0
 800452c:	6818      	ldr	r0, [r3, #0]
 800452e:	f000 b825 	b.w	800457c <_malloc_r>
 8004532:	bf00      	nop
 8004534:	20000050 	.word	0x20000050

08004538 <sbrk_aligned>:
 8004538:	b570      	push	{r4, r5, r6, lr}
 800453a:	4e0f      	ldr	r6, [pc, #60]	@ (8004578 <sbrk_aligned+0x40>)
 800453c:	460c      	mov	r4, r1
 800453e:	6831      	ldr	r1, [r6, #0]
 8004540:	4605      	mov	r5, r0
 8004542:	b911      	cbnz	r1, 800454a <sbrk_aligned+0x12>
 8004544:	f000 fc62 	bl	8004e0c <_sbrk_r>
 8004548:	6030      	str	r0, [r6, #0]
 800454a:	4621      	mov	r1, r4
 800454c:	4628      	mov	r0, r5
 800454e:	f000 fc5d 	bl	8004e0c <_sbrk_r>
 8004552:	1c43      	adds	r3, r0, #1
 8004554:	d103      	bne.n	800455e <sbrk_aligned+0x26>
 8004556:	f04f 34ff 	mov.w	r4, #4294967295
 800455a:	4620      	mov	r0, r4
 800455c:	bd70      	pop	{r4, r5, r6, pc}
 800455e:	1cc4      	adds	r4, r0, #3
 8004560:	f024 0403 	bic.w	r4, r4, #3
 8004564:	42a0      	cmp	r0, r4
 8004566:	d0f8      	beq.n	800455a <sbrk_aligned+0x22>
 8004568:	1a21      	subs	r1, r4, r0
 800456a:	4628      	mov	r0, r5
 800456c:	f000 fc4e 	bl	8004e0c <_sbrk_r>
 8004570:	3001      	adds	r0, #1
 8004572:	d1f2      	bne.n	800455a <sbrk_aligned+0x22>
 8004574:	e7ef      	b.n	8004556 <sbrk_aligned+0x1e>
 8004576:	bf00      	nop
 8004578:	20000324 	.word	0x20000324

0800457c <_malloc_r>:
 800457c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004580:	1ccd      	adds	r5, r1, #3
 8004582:	f025 0503 	bic.w	r5, r5, #3
 8004586:	3508      	adds	r5, #8
 8004588:	2d0c      	cmp	r5, #12
 800458a:	bf38      	it	cc
 800458c:	250c      	movcc	r5, #12
 800458e:	2d00      	cmp	r5, #0
 8004590:	4606      	mov	r6, r0
 8004592:	db01      	blt.n	8004598 <_malloc_r+0x1c>
 8004594:	42a9      	cmp	r1, r5
 8004596:	d904      	bls.n	80045a2 <_malloc_r+0x26>
 8004598:	230c      	movs	r3, #12
 800459a:	6033      	str	r3, [r6, #0]
 800459c:	2000      	movs	r0, #0
 800459e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004678 <_malloc_r+0xfc>
 80045a6:	f000 f869 	bl	800467c <__malloc_lock>
 80045aa:	f8d8 3000 	ldr.w	r3, [r8]
 80045ae:	461c      	mov	r4, r3
 80045b0:	bb44      	cbnz	r4, 8004604 <_malloc_r+0x88>
 80045b2:	4629      	mov	r1, r5
 80045b4:	4630      	mov	r0, r6
 80045b6:	f7ff ffbf 	bl	8004538 <sbrk_aligned>
 80045ba:	1c43      	adds	r3, r0, #1
 80045bc:	4604      	mov	r4, r0
 80045be:	d158      	bne.n	8004672 <_malloc_r+0xf6>
 80045c0:	f8d8 4000 	ldr.w	r4, [r8]
 80045c4:	4627      	mov	r7, r4
 80045c6:	2f00      	cmp	r7, #0
 80045c8:	d143      	bne.n	8004652 <_malloc_r+0xd6>
 80045ca:	2c00      	cmp	r4, #0
 80045cc:	d04b      	beq.n	8004666 <_malloc_r+0xea>
 80045ce:	6823      	ldr	r3, [r4, #0]
 80045d0:	4639      	mov	r1, r7
 80045d2:	4630      	mov	r0, r6
 80045d4:	eb04 0903 	add.w	r9, r4, r3
 80045d8:	f000 fc18 	bl	8004e0c <_sbrk_r>
 80045dc:	4581      	cmp	r9, r0
 80045de:	d142      	bne.n	8004666 <_malloc_r+0xea>
 80045e0:	6821      	ldr	r1, [r4, #0]
 80045e2:	1a6d      	subs	r5, r5, r1
 80045e4:	4629      	mov	r1, r5
 80045e6:	4630      	mov	r0, r6
 80045e8:	f7ff ffa6 	bl	8004538 <sbrk_aligned>
 80045ec:	3001      	adds	r0, #1
 80045ee:	d03a      	beq.n	8004666 <_malloc_r+0xea>
 80045f0:	6823      	ldr	r3, [r4, #0]
 80045f2:	442b      	add	r3, r5
 80045f4:	6023      	str	r3, [r4, #0]
 80045f6:	f8d8 3000 	ldr.w	r3, [r8]
 80045fa:	685a      	ldr	r2, [r3, #4]
 80045fc:	bb62      	cbnz	r2, 8004658 <_malloc_r+0xdc>
 80045fe:	f8c8 7000 	str.w	r7, [r8]
 8004602:	e00f      	b.n	8004624 <_malloc_r+0xa8>
 8004604:	6822      	ldr	r2, [r4, #0]
 8004606:	1b52      	subs	r2, r2, r5
 8004608:	d420      	bmi.n	800464c <_malloc_r+0xd0>
 800460a:	2a0b      	cmp	r2, #11
 800460c:	d917      	bls.n	800463e <_malloc_r+0xc2>
 800460e:	1961      	adds	r1, r4, r5
 8004610:	42a3      	cmp	r3, r4
 8004612:	6025      	str	r5, [r4, #0]
 8004614:	bf18      	it	ne
 8004616:	6059      	strne	r1, [r3, #4]
 8004618:	6863      	ldr	r3, [r4, #4]
 800461a:	bf08      	it	eq
 800461c:	f8c8 1000 	streq.w	r1, [r8]
 8004620:	5162      	str	r2, [r4, r5]
 8004622:	604b      	str	r3, [r1, #4]
 8004624:	4630      	mov	r0, r6
 8004626:	f000 f82f 	bl	8004688 <__malloc_unlock>
 800462a:	f104 000b 	add.w	r0, r4, #11
 800462e:	1d23      	adds	r3, r4, #4
 8004630:	f020 0007 	bic.w	r0, r0, #7
 8004634:	1ac2      	subs	r2, r0, r3
 8004636:	bf1c      	itt	ne
 8004638:	1a1b      	subne	r3, r3, r0
 800463a:	50a3      	strne	r3, [r4, r2]
 800463c:	e7af      	b.n	800459e <_malloc_r+0x22>
 800463e:	6862      	ldr	r2, [r4, #4]
 8004640:	42a3      	cmp	r3, r4
 8004642:	bf0c      	ite	eq
 8004644:	f8c8 2000 	streq.w	r2, [r8]
 8004648:	605a      	strne	r2, [r3, #4]
 800464a:	e7eb      	b.n	8004624 <_malloc_r+0xa8>
 800464c:	4623      	mov	r3, r4
 800464e:	6864      	ldr	r4, [r4, #4]
 8004650:	e7ae      	b.n	80045b0 <_malloc_r+0x34>
 8004652:	463c      	mov	r4, r7
 8004654:	687f      	ldr	r7, [r7, #4]
 8004656:	e7b6      	b.n	80045c6 <_malloc_r+0x4a>
 8004658:	461a      	mov	r2, r3
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	42a3      	cmp	r3, r4
 800465e:	d1fb      	bne.n	8004658 <_malloc_r+0xdc>
 8004660:	2300      	movs	r3, #0
 8004662:	6053      	str	r3, [r2, #4]
 8004664:	e7de      	b.n	8004624 <_malloc_r+0xa8>
 8004666:	230c      	movs	r3, #12
 8004668:	6033      	str	r3, [r6, #0]
 800466a:	4630      	mov	r0, r6
 800466c:	f000 f80c 	bl	8004688 <__malloc_unlock>
 8004670:	e794      	b.n	800459c <_malloc_r+0x20>
 8004672:	6005      	str	r5, [r0, #0]
 8004674:	e7d6      	b.n	8004624 <_malloc_r+0xa8>
 8004676:	bf00      	nop
 8004678:	20000328 	.word	0x20000328

0800467c <__malloc_lock>:
 800467c:	4801      	ldr	r0, [pc, #4]	@ (8004684 <__malloc_lock+0x8>)
 800467e:	f7ff bee8 	b.w	8004452 <__retarget_lock_acquire_recursive>
 8004682:	bf00      	nop
 8004684:	20000320 	.word	0x20000320

08004688 <__malloc_unlock>:
 8004688:	4801      	ldr	r0, [pc, #4]	@ (8004690 <__malloc_unlock+0x8>)
 800468a:	f7ff bee3 	b.w	8004454 <__retarget_lock_release_recursive>
 800468e:	bf00      	nop
 8004690:	20000320 	.word	0x20000320

08004694 <__ssputs_r>:
 8004694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004698:	688e      	ldr	r6, [r1, #8]
 800469a:	461f      	mov	r7, r3
 800469c:	42be      	cmp	r6, r7
 800469e:	680b      	ldr	r3, [r1, #0]
 80046a0:	4682      	mov	sl, r0
 80046a2:	460c      	mov	r4, r1
 80046a4:	4690      	mov	r8, r2
 80046a6:	d82d      	bhi.n	8004704 <__ssputs_r+0x70>
 80046a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80046ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80046b0:	d026      	beq.n	8004700 <__ssputs_r+0x6c>
 80046b2:	6965      	ldr	r5, [r4, #20]
 80046b4:	6909      	ldr	r1, [r1, #16]
 80046b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80046ba:	eba3 0901 	sub.w	r9, r3, r1
 80046be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80046c2:	1c7b      	adds	r3, r7, #1
 80046c4:	444b      	add	r3, r9
 80046c6:	106d      	asrs	r5, r5, #1
 80046c8:	429d      	cmp	r5, r3
 80046ca:	bf38      	it	cc
 80046cc:	461d      	movcc	r5, r3
 80046ce:	0553      	lsls	r3, r2, #21
 80046d0:	d527      	bpl.n	8004722 <__ssputs_r+0x8e>
 80046d2:	4629      	mov	r1, r5
 80046d4:	f7ff ff52 	bl	800457c <_malloc_r>
 80046d8:	4606      	mov	r6, r0
 80046da:	b360      	cbz	r0, 8004736 <__ssputs_r+0xa2>
 80046dc:	6921      	ldr	r1, [r4, #16]
 80046de:	464a      	mov	r2, r9
 80046e0:	f000 fba4 	bl	8004e2c <memcpy>
 80046e4:	89a3      	ldrh	r3, [r4, #12]
 80046e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80046ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046ee:	81a3      	strh	r3, [r4, #12]
 80046f0:	6126      	str	r6, [r4, #16]
 80046f2:	6165      	str	r5, [r4, #20]
 80046f4:	444e      	add	r6, r9
 80046f6:	eba5 0509 	sub.w	r5, r5, r9
 80046fa:	6026      	str	r6, [r4, #0]
 80046fc:	60a5      	str	r5, [r4, #8]
 80046fe:	463e      	mov	r6, r7
 8004700:	42be      	cmp	r6, r7
 8004702:	d900      	bls.n	8004706 <__ssputs_r+0x72>
 8004704:	463e      	mov	r6, r7
 8004706:	6820      	ldr	r0, [r4, #0]
 8004708:	4632      	mov	r2, r6
 800470a:	4641      	mov	r1, r8
 800470c:	f000 fb64 	bl	8004dd8 <memmove>
 8004710:	68a3      	ldr	r3, [r4, #8]
 8004712:	1b9b      	subs	r3, r3, r6
 8004714:	60a3      	str	r3, [r4, #8]
 8004716:	6823      	ldr	r3, [r4, #0]
 8004718:	4433      	add	r3, r6
 800471a:	6023      	str	r3, [r4, #0]
 800471c:	2000      	movs	r0, #0
 800471e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004722:	462a      	mov	r2, r5
 8004724:	f000 fb97 	bl	8004e56 <_realloc_r>
 8004728:	4606      	mov	r6, r0
 800472a:	2800      	cmp	r0, #0
 800472c:	d1e0      	bne.n	80046f0 <__ssputs_r+0x5c>
 800472e:	6921      	ldr	r1, [r4, #16]
 8004730:	4650      	mov	r0, sl
 8004732:	f7ff feaf 	bl	8004494 <_free_r>
 8004736:	230c      	movs	r3, #12
 8004738:	f8ca 3000 	str.w	r3, [sl]
 800473c:	89a3      	ldrh	r3, [r4, #12]
 800473e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004742:	81a3      	strh	r3, [r4, #12]
 8004744:	f04f 30ff 	mov.w	r0, #4294967295
 8004748:	e7e9      	b.n	800471e <__ssputs_r+0x8a>
	...

0800474c <_svfiprintf_r>:
 800474c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004750:	4698      	mov	r8, r3
 8004752:	898b      	ldrh	r3, [r1, #12]
 8004754:	061b      	lsls	r3, r3, #24
 8004756:	b09d      	sub	sp, #116	@ 0x74
 8004758:	4607      	mov	r7, r0
 800475a:	460d      	mov	r5, r1
 800475c:	4614      	mov	r4, r2
 800475e:	d510      	bpl.n	8004782 <_svfiprintf_r+0x36>
 8004760:	690b      	ldr	r3, [r1, #16]
 8004762:	b973      	cbnz	r3, 8004782 <_svfiprintf_r+0x36>
 8004764:	2140      	movs	r1, #64	@ 0x40
 8004766:	f7ff ff09 	bl	800457c <_malloc_r>
 800476a:	6028      	str	r0, [r5, #0]
 800476c:	6128      	str	r0, [r5, #16]
 800476e:	b930      	cbnz	r0, 800477e <_svfiprintf_r+0x32>
 8004770:	230c      	movs	r3, #12
 8004772:	603b      	str	r3, [r7, #0]
 8004774:	f04f 30ff 	mov.w	r0, #4294967295
 8004778:	b01d      	add	sp, #116	@ 0x74
 800477a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800477e:	2340      	movs	r3, #64	@ 0x40
 8004780:	616b      	str	r3, [r5, #20]
 8004782:	2300      	movs	r3, #0
 8004784:	9309      	str	r3, [sp, #36]	@ 0x24
 8004786:	2320      	movs	r3, #32
 8004788:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800478c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004790:	2330      	movs	r3, #48	@ 0x30
 8004792:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004930 <_svfiprintf_r+0x1e4>
 8004796:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800479a:	f04f 0901 	mov.w	r9, #1
 800479e:	4623      	mov	r3, r4
 80047a0:	469a      	mov	sl, r3
 80047a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047a6:	b10a      	cbz	r2, 80047ac <_svfiprintf_r+0x60>
 80047a8:	2a25      	cmp	r2, #37	@ 0x25
 80047aa:	d1f9      	bne.n	80047a0 <_svfiprintf_r+0x54>
 80047ac:	ebba 0b04 	subs.w	fp, sl, r4
 80047b0:	d00b      	beq.n	80047ca <_svfiprintf_r+0x7e>
 80047b2:	465b      	mov	r3, fp
 80047b4:	4622      	mov	r2, r4
 80047b6:	4629      	mov	r1, r5
 80047b8:	4638      	mov	r0, r7
 80047ba:	f7ff ff6b 	bl	8004694 <__ssputs_r>
 80047be:	3001      	adds	r0, #1
 80047c0:	f000 80a7 	beq.w	8004912 <_svfiprintf_r+0x1c6>
 80047c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80047c6:	445a      	add	r2, fp
 80047c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80047ca:	f89a 3000 	ldrb.w	r3, [sl]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f000 809f 	beq.w	8004912 <_svfiprintf_r+0x1c6>
 80047d4:	2300      	movs	r3, #0
 80047d6:	f04f 32ff 	mov.w	r2, #4294967295
 80047da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047de:	f10a 0a01 	add.w	sl, sl, #1
 80047e2:	9304      	str	r3, [sp, #16]
 80047e4:	9307      	str	r3, [sp, #28]
 80047e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80047ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80047ec:	4654      	mov	r4, sl
 80047ee:	2205      	movs	r2, #5
 80047f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047f4:	484e      	ldr	r0, [pc, #312]	@ (8004930 <_svfiprintf_r+0x1e4>)
 80047f6:	f7fb fcf3 	bl	80001e0 <memchr>
 80047fa:	9a04      	ldr	r2, [sp, #16]
 80047fc:	b9d8      	cbnz	r0, 8004836 <_svfiprintf_r+0xea>
 80047fe:	06d0      	lsls	r0, r2, #27
 8004800:	bf44      	itt	mi
 8004802:	2320      	movmi	r3, #32
 8004804:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004808:	0711      	lsls	r1, r2, #28
 800480a:	bf44      	itt	mi
 800480c:	232b      	movmi	r3, #43	@ 0x2b
 800480e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004812:	f89a 3000 	ldrb.w	r3, [sl]
 8004816:	2b2a      	cmp	r3, #42	@ 0x2a
 8004818:	d015      	beq.n	8004846 <_svfiprintf_r+0xfa>
 800481a:	9a07      	ldr	r2, [sp, #28]
 800481c:	4654      	mov	r4, sl
 800481e:	2000      	movs	r0, #0
 8004820:	f04f 0c0a 	mov.w	ip, #10
 8004824:	4621      	mov	r1, r4
 8004826:	f811 3b01 	ldrb.w	r3, [r1], #1
 800482a:	3b30      	subs	r3, #48	@ 0x30
 800482c:	2b09      	cmp	r3, #9
 800482e:	d94b      	bls.n	80048c8 <_svfiprintf_r+0x17c>
 8004830:	b1b0      	cbz	r0, 8004860 <_svfiprintf_r+0x114>
 8004832:	9207      	str	r2, [sp, #28]
 8004834:	e014      	b.n	8004860 <_svfiprintf_r+0x114>
 8004836:	eba0 0308 	sub.w	r3, r0, r8
 800483a:	fa09 f303 	lsl.w	r3, r9, r3
 800483e:	4313      	orrs	r3, r2
 8004840:	9304      	str	r3, [sp, #16]
 8004842:	46a2      	mov	sl, r4
 8004844:	e7d2      	b.n	80047ec <_svfiprintf_r+0xa0>
 8004846:	9b03      	ldr	r3, [sp, #12]
 8004848:	1d19      	adds	r1, r3, #4
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	9103      	str	r1, [sp, #12]
 800484e:	2b00      	cmp	r3, #0
 8004850:	bfbb      	ittet	lt
 8004852:	425b      	neglt	r3, r3
 8004854:	f042 0202 	orrlt.w	r2, r2, #2
 8004858:	9307      	strge	r3, [sp, #28]
 800485a:	9307      	strlt	r3, [sp, #28]
 800485c:	bfb8      	it	lt
 800485e:	9204      	strlt	r2, [sp, #16]
 8004860:	7823      	ldrb	r3, [r4, #0]
 8004862:	2b2e      	cmp	r3, #46	@ 0x2e
 8004864:	d10a      	bne.n	800487c <_svfiprintf_r+0x130>
 8004866:	7863      	ldrb	r3, [r4, #1]
 8004868:	2b2a      	cmp	r3, #42	@ 0x2a
 800486a:	d132      	bne.n	80048d2 <_svfiprintf_r+0x186>
 800486c:	9b03      	ldr	r3, [sp, #12]
 800486e:	1d1a      	adds	r2, r3, #4
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	9203      	str	r2, [sp, #12]
 8004874:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004878:	3402      	adds	r4, #2
 800487a:	9305      	str	r3, [sp, #20]
 800487c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004940 <_svfiprintf_r+0x1f4>
 8004880:	7821      	ldrb	r1, [r4, #0]
 8004882:	2203      	movs	r2, #3
 8004884:	4650      	mov	r0, sl
 8004886:	f7fb fcab 	bl	80001e0 <memchr>
 800488a:	b138      	cbz	r0, 800489c <_svfiprintf_r+0x150>
 800488c:	9b04      	ldr	r3, [sp, #16]
 800488e:	eba0 000a 	sub.w	r0, r0, sl
 8004892:	2240      	movs	r2, #64	@ 0x40
 8004894:	4082      	lsls	r2, r0
 8004896:	4313      	orrs	r3, r2
 8004898:	3401      	adds	r4, #1
 800489a:	9304      	str	r3, [sp, #16]
 800489c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048a0:	4824      	ldr	r0, [pc, #144]	@ (8004934 <_svfiprintf_r+0x1e8>)
 80048a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80048a6:	2206      	movs	r2, #6
 80048a8:	f7fb fc9a 	bl	80001e0 <memchr>
 80048ac:	2800      	cmp	r0, #0
 80048ae:	d036      	beq.n	800491e <_svfiprintf_r+0x1d2>
 80048b0:	4b21      	ldr	r3, [pc, #132]	@ (8004938 <_svfiprintf_r+0x1ec>)
 80048b2:	bb1b      	cbnz	r3, 80048fc <_svfiprintf_r+0x1b0>
 80048b4:	9b03      	ldr	r3, [sp, #12]
 80048b6:	3307      	adds	r3, #7
 80048b8:	f023 0307 	bic.w	r3, r3, #7
 80048bc:	3308      	adds	r3, #8
 80048be:	9303      	str	r3, [sp, #12]
 80048c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048c2:	4433      	add	r3, r6
 80048c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80048c6:	e76a      	b.n	800479e <_svfiprintf_r+0x52>
 80048c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80048cc:	460c      	mov	r4, r1
 80048ce:	2001      	movs	r0, #1
 80048d0:	e7a8      	b.n	8004824 <_svfiprintf_r+0xd8>
 80048d2:	2300      	movs	r3, #0
 80048d4:	3401      	adds	r4, #1
 80048d6:	9305      	str	r3, [sp, #20]
 80048d8:	4619      	mov	r1, r3
 80048da:	f04f 0c0a 	mov.w	ip, #10
 80048de:	4620      	mov	r0, r4
 80048e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048e4:	3a30      	subs	r2, #48	@ 0x30
 80048e6:	2a09      	cmp	r2, #9
 80048e8:	d903      	bls.n	80048f2 <_svfiprintf_r+0x1a6>
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d0c6      	beq.n	800487c <_svfiprintf_r+0x130>
 80048ee:	9105      	str	r1, [sp, #20]
 80048f0:	e7c4      	b.n	800487c <_svfiprintf_r+0x130>
 80048f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80048f6:	4604      	mov	r4, r0
 80048f8:	2301      	movs	r3, #1
 80048fa:	e7f0      	b.n	80048de <_svfiprintf_r+0x192>
 80048fc:	ab03      	add	r3, sp, #12
 80048fe:	9300      	str	r3, [sp, #0]
 8004900:	462a      	mov	r2, r5
 8004902:	4b0e      	ldr	r3, [pc, #56]	@ (800493c <_svfiprintf_r+0x1f0>)
 8004904:	a904      	add	r1, sp, #16
 8004906:	4638      	mov	r0, r7
 8004908:	f3af 8000 	nop.w
 800490c:	1c42      	adds	r2, r0, #1
 800490e:	4606      	mov	r6, r0
 8004910:	d1d6      	bne.n	80048c0 <_svfiprintf_r+0x174>
 8004912:	89ab      	ldrh	r3, [r5, #12]
 8004914:	065b      	lsls	r3, r3, #25
 8004916:	f53f af2d 	bmi.w	8004774 <_svfiprintf_r+0x28>
 800491a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800491c:	e72c      	b.n	8004778 <_svfiprintf_r+0x2c>
 800491e:	ab03      	add	r3, sp, #12
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	462a      	mov	r2, r5
 8004924:	4b05      	ldr	r3, [pc, #20]	@ (800493c <_svfiprintf_r+0x1f0>)
 8004926:	a904      	add	r1, sp, #16
 8004928:	4638      	mov	r0, r7
 800492a:	f000 f879 	bl	8004a20 <_printf_i>
 800492e:	e7ed      	b.n	800490c <_svfiprintf_r+0x1c0>
 8004930:	0800558b 	.word	0x0800558b
 8004934:	08005595 	.word	0x08005595
 8004938:	00000000 	.word	0x00000000
 800493c:	08004695 	.word	0x08004695
 8004940:	08005591 	.word	0x08005591

08004944 <_printf_common>:
 8004944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004948:	4616      	mov	r6, r2
 800494a:	4698      	mov	r8, r3
 800494c:	688a      	ldr	r2, [r1, #8]
 800494e:	690b      	ldr	r3, [r1, #16]
 8004950:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004954:	4293      	cmp	r3, r2
 8004956:	bfb8      	it	lt
 8004958:	4613      	movlt	r3, r2
 800495a:	6033      	str	r3, [r6, #0]
 800495c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004960:	4607      	mov	r7, r0
 8004962:	460c      	mov	r4, r1
 8004964:	b10a      	cbz	r2, 800496a <_printf_common+0x26>
 8004966:	3301      	adds	r3, #1
 8004968:	6033      	str	r3, [r6, #0]
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	0699      	lsls	r1, r3, #26
 800496e:	bf42      	ittt	mi
 8004970:	6833      	ldrmi	r3, [r6, #0]
 8004972:	3302      	addmi	r3, #2
 8004974:	6033      	strmi	r3, [r6, #0]
 8004976:	6825      	ldr	r5, [r4, #0]
 8004978:	f015 0506 	ands.w	r5, r5, #6
 800497c:	d106      	bne.n	800498c <_printf_common+0x48>
 800497e:	f104 0a19 	add.w	sl, r4, #25
 8004982:	68e3      	ldr	r3, [r4, #12]
 8004984:	6832      	ldr	r2, [r6, #0]
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	42ab      	cmp	r3, r5
 800498a:	dc26      	bgt.n	80049da <_printf_common+0x96>
 800498c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004990:	6822      	ldr	r2, [r4, #0]
 8004992:	3b00      	subs	r3, #0
 8004994:	bf18      	it	ne
 8004996:	2301      	movne	r3, #1
 8004998:	0692      	lsls	r2, r2, #26
 800499a:	d42b      	bmi.n	80049f4 <_printf_common+0xb0>
 800499c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80049a0:	4641      	mov	r1, r8
 80049a2:	4638      	mov	r0, r7
 80049a4:	47c8      	blx	r9
 80049a6:	3001      	adds	r0, #1
 80049a8:	d01e      	beq.n	80049e8 <_printf_common+0xa4>
 80049aa:	6823      	ldr	r3, [r4, #0]
 80049ac:	6922      	ldr	r2, [r4, #16]
 80049ae:	f003 0306 	and.w	r3, r3, #6
 80049b2:	2b04      	cmp	r3, #4
 80049b4:	bf02      	ittt	eq
 80049b6:	68e5      	ldreq	r5, [r4, #12]
 80049b8:	6833      	ldreq	r3, [r6, #0]
 80049ba:	1aed      	subeq	r5, r5, r3
 80049bc:	68a3      	ldr	r3, [r4, #8]
 80049be:	bf0c      	ite	eq
 80049c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049c4:	2500      	movne	r5, #0
 80049c6:	4293      	cmp	r3, r2
 80049c8:	bfc4      	itt	gt
 80049ca:	1a9b      	subgt	r3, r3, r2
 80049cc:	18ed      	addgt	r5, r5, r3
 80049ce:	2600      	movs	r6, #0
 80049d0:	341a      	adds	r4, #26
 80049d2:	42b5      	cmp	r5, r6
 80049d4:	d11a      	bne.n	8004a0c <_printf_common+0xc8>
 80049d6:	2000      	movs	r0, #0
 80049d8:	e008      	b.n	80049ec <_printf_common+0xa8>
 80049da:	2301      	movs	r3, #1
 80049dc:	4652      	mov	r2, sl
 80049de:	4641      	mov	r1, r8
 80049e0:	4638      	mov	r0, r7
 80049e2:	47c8      	blx	r9
 80049e4:	3001      	adds	r0, #1
 80049e6:	d103      	bne.n	80049f0 <_printf_common+0xac>
 80049e8:	f04f 30ff 	mov.w	r0, #4294967295
 80049ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049f0:	3501      	adds	r5, #1
 80049f2:	e7c6      	b.n	8004982 <_printf_common+0x3e>
 80049f4:	18e1      	adds	r1, r4, r3
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	2030      	movs	r0, #48	@ 0x30
 80049fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80049fe:	4422      	add	r2, r4
 8004a00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004a04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004a08:	3302      	adds	r3, #2
 8004a0a:	e7c7      	b.n	800499c <_printf_common+0x58>
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	4622      	mov	r2, r4
 8004a10:	4641      	mov	r1, r8
 8004a12:	4638      	mov	r0, r7
 8004a14:	47c8      	blx	r9
 8004a16:	3001      	adds	r0, #1
 8004a18:	d0e6      	beq.n	80049e8 <_printf_common+0xa4>
 8004a1a:	3601      	adds	r6, #1
 8004a1c:	e7d9      	b.n	80049d2 <_printf_common+0x8e>
	...

08004a20 <_printf_i>:
 8004a20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a24:	7e0f      	ldrb	r7, [r1, #24]
 8004a26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004a28:	2f78      	cmp	r7, #120	@ 0x78
 8004a2a:	4691      	mov	r9, r2
 8004a2c:	4680      	mov	r8, r0
 8004a2e:	460c      	mov	r4, r1
 8004a30:	469a      	mov	sl, r3
 8004a32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004a36:	d807      	bhi.n	8004a48 <_printf_i+0x28>
 8004a38:	2f62      	cmp	r7, #98	@ 0x62
 8004a3a:	d80a      	bhi.n	8004a52 <_printf_i+0x32>
 8004a3c:	2f00      	cmp	r7, #0
 8004a3e:	f000 80d1 	beq.w	8004be4 <_printf_i+0x1c4>
 8004a42:	2f58      	cmp	r7, #88	@ 0x58
 8004a44:	f000 80b8 	beq.w	8004bb8 <_printf_i+0x198>
 8004a48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a50:	e03a      	b.n	8004ac8 <_printf_i+0xa8>
 8004a52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a56:	2b15      	cmp	r3, #21
 8004a58:	d8f6      	bhi.n	8004a48 <_printf_i+0x28>
 8004a5a:	a101      	add	r1, pc, #4	@ (adr r1, 8004a60 <_printf_i+0x40>)
 8004a5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a60:	08004ab9 	.word	0x08004ab9
 8004a64:	08004acd 	.word	0x08004acd
 8004a68:	08004a49 	.word	0x08004a49
 8004a6c:	08004a49 	.word	0x08004a49
 8004a70:	08004a49 	.word	0x08004a49
 8004a74:	08004a49 	.word	0x08004a49
 8004a78:	08004acd 	.word	0x08004acd
 8004a7c:	08004a49 	.word	0x08004a49
 8004a80:	08004a49 	.word	0x08004a49
 8004a84:	08004a49 	.word	0x08004a49
 8004a88:	08004a49 	.word	0x08004a49
 8004a8c:	08004bcb 	.word	0x08004bcb
 8004a90:	08004af7 	.word	0x08004af7
 8004a94:	08004b85 	.word	0x08004b85
 8004a98:	08004a49 	.word	0x08004a49
 8004a9c:	08004a49 	.word	0x08004a49
 8004aa0:	08004bed 	.word	0x08004bed
 8004aa4:	08004a49 	.word	0x08004a49
 8004aa8:	08004af7 	.word	0x08004af7
 8004aac:	08004a49 	.word	0x08004a49
 8004ab0:	08004a49 	.word	0x08004a49
 8004ab4:	08004b8d 	.word	0x08004b8d
 8004ab8:	6833      	ldr	r3, [r6, #0]
 8004aba:	1d1a      	adds	r2, r3, #4
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	6032      	str	r2, [r6, #0]
 8004ac0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ac4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e09c      	b.n	8004c06 <_printf_i+0x1e6>
 8004acc:	6833      	ldr	r3, [r6, #0]
 8004ace:	6820      	ldr	r0, [r4, #0]
 8004ad0:	1d19      	adds	r1, r3, #4
 8004ad2:	6031      	str	r1, [r6, #0]
 8004ad4:	0606      	lsls	r6, r0, #24
 8004ad6:	d501      	bpl.n	8004adc <_printf_i+0xbc>
 8004ad8:	681d      	ldr	r5, [r3, #0]
 8004ada:	e003      	b.n	8004ae4 <_printf_i+0xc4>
 8004adc:	0645      	lsls	r5, r0, #25
 8004ade:	d5fb      	bpl.n	8004ad8 <_printf_i+0xb8>
 8004ae0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ae4:	2d00      	cmp	r5, #0
 8004ae6:	da03      	bge.n	8004af0 <_printf_i+0xd0>
 8004ae8:	232d      	movs	r3, #45	@ 0x2d
 8004aea:	426d      	negs	r5, r5
 8004aec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004af0:	4858      	ldr	r0, [pc, #352]	@ (8004c54 <_printf_i+0x234>)
 8004af2:	230a      	movs	r3, #10
 8004af4:	e011      	b.n	8004b1a <_printf_i+0xfa>
 8004af6:	6821      	ldr	r1, [r4, #0]
 8004af8:	6833      	ldr	r3, [r6, #0]
 8004afa:	0608      	lsls	r0, r1, #24
 8004afc:	f853 5b04 	ldr.w	r5, [r3], #4
 8004b00:	d402      	bmi.n	8004b08 <_printf_i+0xe8>
 8004b02:	0649      	lsls	r1, r1, #25
 8004b04:	bf48      	it	mi
 8004b06:	b2ad      	uxthmi	r5, r5
 8004b08:	2f6f      	cmp	r7, #111	@ 0x6f
 8004b0a:	4852      	ldr	r0, [pc, #328]	@ (8004c54 <_printf_i+0x234>)
 8004b0c:	6033      	str	r3, [r6, #0]
 8004b0e:	bf14      	ite	ne
 8004b10:	230a      	movne	r3, #10
 8004b12:	2308      	moveq	r3, #8
 8004b14:	2100      	movs	r1, #0
 8004b16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004b1a:	6866      	ldr	r6, [r4, #4]
 8004b1c:	60a6      	str	r6, [r4, #8]
 8004b1e:	2e00      	cmp	r6, #0
 8004b20:	db05      	blt.n	8004b2e <_printf_i+0x10e>
 8004b22:	6821      	ldr	r1, [r4, #0]
 8004b24:	432e      	orrs	r6, r5
 8004b26:	f021 0104 	bic.w	r1, r1, #4
 8004b2a:	6021      	str	r1, [r4, #0]
 8004b2c:	d04b      	beq.n	8004bc6 <_printf_i+0x1a6>
 8004b2e:	4616      	mov	r6, r2
 8004b30:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b34:	fb03 5711 	mls	r7, r3, r1, r5
 8004b38:	5dc7      	ldrb	r7, [r0, r7]
 8004b3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b3e:	462f      	mov	r7, r5
 8004b40:	42bb      	cmp	r3, r7
 8004b42:	460d      	mov	r5, r1
 8004b44:	d9f4      	bls.n	8004b30 <_printf_i+0x110>
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d10b      	bne.n	8004b62 <_printf_i+0x142>
 8004b4a:	6823      	ldr	r3, [r4, #0]
 8004b4c:	07df      	lsls	r7, r3, #31
 8004b4e:	d508      	bpl.n	8004b62 <_printf_i+0x142>
 8004b50:	6923      	ldr	r3, [r4, #16]
 8004b52:	6861      	ldr	r1, [r4, #4]
 8004b54:	4299      	cmp	r1, r3
 8004b56:	bfde      	ittt	le
 8004b58:	2330      	movle	r3, #48	@ 0x30
 8004b5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b62:	1b92      	subs	r2, r2, r6
 8004b64:	6122      	str	r2, [r4, #16]
 8004b66:	f8cd a000 	str.w	sl, [sp]
 8004b6a:	464b      	mov	r3, r9
 8004b6c:	aa03      	add	r2, sp, #12
 8004b6e:	4621      	mov	r1, r4
 8004b70:	4640      	mov	r0, r8
 8004b72:	f7ff fee7 	bl	8004944 <_printf_common>
 8004b76:	3001      	adds	r0, #1
 8004b78:	d14a      	bne.n	8004c10 <_printf_i+0x1f0>
 8004b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b7e:	b004      	add	sp, #16
 8004b80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	f043 0320 	orr.w	r3, r3, #32
 8004b8a:	6023      	str	r3, [r4, #0]
 8004b8c:	4832      	ldr	r0, [pc, #200]	@ (8004c58 <_printf_i+0x238>)
 8004b8e:	2778      	movs	r7, #120	@ 0x78
 8004b90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b94:	6823      	ldr	r3, [r4, #0]
 8004b96:	6831      	ldr	r1, [r6, #0]
 8004b98:	061f      	lsls	r7, r3, #24
 8004b9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b9e:	d402      	bmi.n	8004ba6 <_printf_i+0x186>
 8004ba0:	065f      	lsls	r7, r3, #25
 8004ba2:	bf48      	it	mi
 8004ba4:	b2ad      	uxthmi	r5, r5
 8004ba6:	6031      	str	r1, [r6, #0]
 8004ba8:	07d9      	lsls	r1, r3, #31
 8004baa:	bf44      	itt	mi
 8004bac:	f043 0320 	orrmi.w	r3, r3, #32
 8004bb0:	6023      	strmi	r3, [r4, #0]
 8004bb2:	b11d      	cbz	r5, 8004bbc <_printf_i+0x19c>
 8004bb4:	2310      	movs	r3, #16
 8004bb6:	e7ad      	b.n	8004b14 <_printf_i+0xf4>
 8004bb8:	4826      	ldr	r0, [pc, #152]	@ (8004c54 <_printf_i+0x234>)
 8004bba:	e7e9      	b.n	8004b90 <_printf_i+0x170>
 8004bbc:	6823      	ldr	r3, [r4, #0]
 8004bbe:	f023 0320 	bic.w	r3, r3, #32
 8004bc2:	6023      	str	r3, [r4, #0]
 8004bc4:	e7f6      	b.n	8004bb4 <_printf_i+0x194>
 8004bc6:	4616      	mov	r6, r2
 8004bc8:	e7bd      	b.n	8004b46 <_printf_i+0x126>
 8004bca:	6833      	ldr	r3, [r6, #0]
 8004bcc:	6825      	ldr	r5, [r4, #0]
 8004bce:	6961      	ldr	r1, [r4, #20]
 8004bd0:	1d18      	adds	r0, r3, #4
 8004bd2:	6030      	str	r0, [r6, #0]
 8004bd4:	062e      	lsls	r6, r5, #24
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	d501      	bpl.n	8004bde <_printf_i+0x1be>
 8004bda:	6019      	str	r1, [r3, #0]
 8004bdc:	e002      	b.n	8004be4 <_printf_i+0x1c4>
 8004bde:	0668      	lsls	r0, r5, #25
 8004be0:	d5fb      	bpl.n	8004bda <_printf_i+0x1ba>
 8004be2:	8019      	strh	r1, [r3, #0]
 8004be4:	2300      	movs	r3, #0
 8004be6:	6123      	str	r3, [r4, #16]
 8004be8:	4616      	mov	r6, r2
 8004bea:	e7bc      	b.n	8004b66 <_printf_i+0x146>
 8004bec:	6833      	ldr	r3, [r6, #0]
 8004bee:	1d1a      	adds	r2, r3, #4
 8004bf0:	6032      	str	r2, [r6, #0]
 8004bf2:	681e      	ldr	r6, [r3, #0]
 8004bf4:	6862      	ldr	r2, [r4, #4]
 8004bf6:	2100      	movs	r1, #0
 8004bf8:	4630      	mov	r0, r6
 8004bfa:	f7fb faf1 	bl	80001e0 <memchr>
 8004bfe:	b108      	cbz	r0, 8004c04 <_printf_i+0x1e4>
 8004c00:	1b80      	subs	r0, r0, r6
 8004c02:	6060      	str	r0, [r4, #4]
 8004c04:	6863      	ldr	r3, [r4, #4]
 8004c06:	6123      	str	r3, [r4, #16]
 8004c08:	2300      	movs	r3, #0
 8004c0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c0e:	e7aa      	b.n	8004b66 <_printf_i+0x146>
 8004c10:	6923      	ldr	r3, [r4, #16]
 8004c12:	4632      	mov	r2, r6
 8004c14:	4649      	mov	r1, r9
 8004c16:	4640      	mov	r0, r8
 8004c18:	47d0      	blx	sl
 8004c1a:	3001      	adds	r0, #1
 8004c1c:	d0ad      	beq.n	8004b7a <_printf_i+0x15a>
 8004c1e:	6823      	ldr	r3, [r4, #0]
 8004c20:	079b      	lsls	r3, r3, #30
 8004c22:	d413      	bmi.n	8004c4c <_printf_i+0x22c>
 8004c24:	68e0      	ldr	r0, [r4, #12]
 8004c26:	9b03      	ldr	r3, [sp, #12]
 8004c28:	4298      	cmp	r0, r3
 8004c2a:	bfb8      	it	lt
 8004c2c:	4618      	movlt	r0, r3
 8004c2e:	e7a6      	b.n	8004b7e <_printf_i+0x15e>
 8004c30:	2301      	movs	r3, #1
 8004c32:	4632      	mov	r2, r6
 8004c34:	4649      	mov	r1, r9
 8004c36:	4640      	mov	r0, r8
 8004c38:	47d0      	blx	sl
 8004c3a:	3001      	adds	r0, #1
 8004c3c:	d09d      	beq.n	8004b7a <_printf_i+0x15a>
 8004c3e:	3501      	adds	r5, #1
 8004c40:	68e3      	ldr	r3, [r4, #12]
 8004c42:	9903      	ldr	r1, [sp, #12]
 8004c44:	1a5b      	subs	r3, r3, r1
 8004c46:	42ab      	cmp	r3, r5
 8004c48:	dcf2      	bgt.n	8004c30 <_printf_i+0x210>
 8004c4a:	e7eb      	b.n	8004c24 <_printf_i+0x204>
 8004c4c:	2500      	movs	r5, #0
 8004c4e:	f104 0619 	add.w	r6, r4, #25
 8004c52:	e7f5      	b.n	8004c40 <_printf_i+0x220>
 8004c54:	0800559c 	.word	0x0800559c
 8004c58:	080055ad 	.word	0x080055ad

08004c5c <__sflush_r>:
 8004c5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c64:	0716      	lsls	r6, r2, #28
 8004c66:	4605      	mov	r5, r0
 8004c68:	460c      	mov	r4, r1
 8004c6a:	d454      	bmi.n	8004d16 <__sflush_r+0xba>
 8004c6c:	684b      	ldr	r3, [r1, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	dc02      	bgt.n	8004c78 <__sflush_r+0x1c>
 8004c72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	dd48      	ble.n	8004d0a <__sflush_r+0xae>
 8004c78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004c7a:	2e00      	cmp	r6, #0
 8004c7c:	d045      	beq.n	8004d0a <__sflush_r+0xae>
 8004c7e:	2300      	movs	r3, #0
 8004c80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004c84:	682f      	ldr	r7, [r5, #0]
 8004c86:	6a21      	ldr	r1, [r4, #32]
 8004c88:	602b      	str	r3, [r5, #0]
 8004c8a:	d030      	beq.n	8004cee <__sflush_r+0x92>
 8004c8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004c8e:	89a3      	ldrh	r3, [r4, #12]
 8004c90:	0759      	lsls	r1, r3, #29
 8004c92:	d505      	bpl.n	8004ca0 <__sflush_r+0x44>
 8004c94:	6863      	ldr	r3, [r4, #4]
 8004c96:	1ad2      	subs	r2, r2, r3
 8004c98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004c9a:	b10b      	cbz	r3, 8004ca0 <__sflush_r+0x44>
 8004c9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004c9e:	1ad2      	subs	r2, r2, r3
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ca4:	6a21      	ldr	r1, [r4, #32]
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	47b0      	blx	r6
 8004caa:	1c43      	adds	r3, r0, #1
 8004cac:	89a3      	ldrh	r3, [r4, #12]
 8004cae:	d106      	bne.n	8004cbe <__sflush_r+0x62>
 8004cb0:	6829      	ldr	r1, [r5, #0]
 8004cb2:	291d      	cmp	r1, #29
 8004cb4:	d82b      	bhi.n	8004d0e <__sflush_r+0xb2>
 8004cb6:	4a2a      	ldr	r2, [pc, #168]	@ (8004d60 <__sflush_r+0x104>)
 8004cb8:	40ca      	lsrs	r2, r1
 8004cba:	07d6      	lsls	r6, r2, #31
 8004cbc:	d527      	bpl.n	8004d0e <__sflush_r+0xb2>
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	6062      	str	r2, [r4, #4]
 8004cc2:	04d9      	lsls	r1, r3, #19
 8004cc4:	6922      	ldr	r2, [r4, #16]
 8004cc6:	6022      	str	r2, [r4, #0]
 8004cc8:	d504      	bpl.n	8004cd4 <__sflush_r+0x78>
 8004cca:	1c42      	adds	r2, r0, #1
 8004ccc:	d101      	bne.n	8004cd2 <__sflush_r+0x76>
 8004cce:	682b      	ldr	r3, [r5, #0]
 8004cd0:	b903      	cbnz	r3, 8004cd4 <__sflush_r+0x78>
 8004cd2:	6560      	str	r0, [r4, #84]	@ 0x54
 8004cd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004cd6:	602f      	str	r7, [r5, #0]
 8004cd8:	b1b9      	cbz	r1, 8004d0a <__sflush_r+0xae>
 8004cda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004cde:	4299      	cmp	r1, r3
 8004ce0:	d002      	beq.n	8004ce8 <__sflush_r+0x8c>
 8004ce2:	4628      	mov	r0, r5
 8004ce4:	f7ff fbd6 	bl	8004494 <_free_r>
 8004ce8:	2300      	movs	r3, #0
 8004cea:	6363      	str	r3, [r4, #52]	@ 0x34
 8004cec:	e00d      	b.n	8004d0a <__sflush_r+0xae>
 8004cee:	2301      	movs	r3, #1
 8004cf0:	4628      	mov	r0, r5
 8004cf2:	47b0      	blx	r6
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	1c50      	adds	r0, r2, #1
 8004cf8:	d1c9      	bne.n	8004c8e <__sflush_r+0x32>
 8004cfa:	682b      	ldr	r3, [r5, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d0c6      	beq.n	8004c8e <__sflush_r+0x32>
 8004d00:	2b1d      	cmp	r3, #29
 8004d02:	d001      	beq.n	8004d08 <__sflush_r+0xac>
 8004d04:	2b16      	cmp	r3, #22
 8004d06:	d11e      	bne.n	8004d46 <__sflush_r+0xea>
 8004d08:	602f      	str	r7, [r5, #0]
 8004d0a:	2000      	movs	r0, #0
 8004d0c:	e022      	b.n	8004d54 <__sflush_r+0xf8>
 8004d0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d12:	b21b      	sxth	r3, r3
 8004d14:	e01b      	b.n	8004d4e <__sflush_r+0xf2>
 8004d16:	690f      	ldr	r7, [r1, #16]
 8004d18:	2f00      	cmp	r7, #0
 8004d1a:	d0f6      	beq.n	8004d0a <__sflush_r+0xae>
 8004d1c:	0793      	lsls	r3, r2, #30
 8004d1e:	680e      	ldr	r6, [r1, #0]
 8004d20:	bf08      	it	eq
 8004d22:	694b      	ldreq	r3, [r1, #20]
 8004d24:	600f      	str	r7, [r1, #0]
 8004d26:	bf18      	it	ne
 8004d28:	2300      	movne	r3, #0
 8004d2a:	eba6 0807 	sub.w	r8, r6, r7
 8004d2e:	608b      	str	r3, [r1, #8]
 8004d30:	f1b8 0f00 	cmp.w	r8, #0
 8004d34:	dde9      	ble.n	8004d0a <__sflush_r+0xae>
 8004d36:	6a21      	ldr	r1, [r4, #32]
 8004d38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004d3a:	4643      	mov	r3, r8
 8004d3c:	463a      	mov	r2, r7
 8004d3e:	4628      	mov	r0, r5
 8004d40:	47b0      	blx	r6
 8004d42:	2800      	cmp	r0, #0
 8004d44:	dc08      	bgt.n	8004d58 <__sflush_r+0xfc>
 8004d46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d4e:	81a3      	strh	r3, [r4, #12]
 8004d50:	f04f 30ff 	mov.w	r0, #4294967295
 8004d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d58:	4407      	add	r7, r0
 8004d5a:	eba8 0800 	sub.w	r8, r8, r0
 8004d5e:	e7e7      	b.n	8004d30 <__sflush_r+0xd4>
 8004d60:	20400001 	.word	0x20400001

08004d64 <_fflush_r>:
 8004d64:	b538      	push	{r3, r4, r5, lr}
 8004d66:	690b      	ldr	r3, [r1, #16]
 8004d68:	4605      	mov	r5, r0
 8004d6a:	460c      	mov	r4, r1
 8004d6c:	b913      	cbnz	r3, 8004d74 <_fflush_r+0x10>
 8004d6e:	2500      	movs	r5, #0
 8004d70:	4628      	mov	r0, r5
 8004d72:	bd38      	pop	{r3, r4, r5, pc}
 8004d74:	b118      	cbz	r0, 8004d7e <_fflush_r+0x1a>
 8004d76:	6a03      	ldr	r3, [r0, #32]
 8004d78:	b90b      	cbnz	r3, 8004d7e <_fflush_r+0x1a>
 8004d7a:	f7ff fa55 	bl	8004228 <__sinit>
 8004d7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d0f3      	beq.n	8004d6e <_fflush_r+0xa>
 8004d86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004d88:	07d0      	lsls	r0, r2, #31
 8004d8a:	d404      	bmi.n	8004d96 <_fflush_r+0x32>
 8004d8c:	0599      	lsls	r1, r3, #22
 8004d8e:	d402      	bmi.n	8004d96 <_fflush_r+0x32>
 8004d90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d92:	f7ff fb5e 	bl	8004452 <__retarget_lock_acquire_recursive>
 8004d96:	4628      	mov	r0, r5
 8004d98:	4621      	mov	r1, r4
 8004d9a:	f7ff ff5f 	bl	8004c5c <__sflush_r>
 8004d9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004da0:	07da      	lsls	r2, r3, #31
 8004da2:	4605      	mov	r5, r0
 8004da4:	d4e4      	bmi.n	8004d70 <_fflush_r+0xc>
 8004da6:	89a3      	ldrh	r3, [r4, #12]
 8004da8:	059b      	lsls	r3, r3, #22
 8004daa:	d4e1      	bmi.n	8004d70 <_fflush_r+0xc>
 8004dac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dae:	f7ff fb51 	bl	8004454 <__retarget_lock_release_recursive>
 8004db2:	e7dd      	b.n	8004d70 <_fflush_r+0xc>

08004db4 <fiprintf>:
 8004db4:	b40e      	push	{r1, r2, r3}
 8004db6:	b503      	push	{r0, r1, lr}
 8004db8:	4601      	mov	r1, r0
 8004dba:	ab03      	add	r3, sp, #12
 8004dbc:	4805      	ldr	r0, [pc, #20]	@ (8004dd4 <fiprintf+0x20>)
 8004dbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dc2:	6800      	ldr	r0, [r0, #0]
 8004dc4:	9301      	str	r3, [sp, #4]
 8004dc6:	f000 f89d 	bl	8004f04 <_vfiprintf_r>
 8004dca:	b002      	add	sp, #8
 8004dcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004dd0:	b003      	add	sp, #12
 8004dd2:	4770      	bx	lr
 8004dd4:	20000050 	.word	0x20000050

08004dd8 <memmove>:
 8004dd8:	4288      	cmp	r0, r1
 8004dda:	b510      	push	{r4, lr}
 8004ddc:	eb01 0402 	add.w	r4, r1, r2
 8004de0:	d902      	bls.n	8004de8 <memmove+0x10>
 8004de2:	4284      	cmp	r4, r0
 8004de4:	4623      	mov	r3, r4
 8004de6:	d807      	bhi.n	8004df8 <memmove+0x20>
 8004de8:	1e43      	subs	r3, r0, #1
 8004dea:	42a1      	cmp	r1, r4
 8004dec:	d008      	beq.n	8004e00 <memmove+0x28>
 8004dee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004df2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004df6:	e7f8      	b.n	8004dea <memmove+0x12>
 8004df8:	4402      	add	r2, r0
 8004dfa:	4601      	mov	r1, r0
 8004dfc:	428a      	cmp	r2, r1
 8004dfe:	d100      	bne.n	8004e02 <memmove+0x2a>
 8004e00:	bd10      	pop	{r4, pc}
 8004e02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004e06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004e0a:	e7f7      	b.n	8004dfc <memmove+0x24>

08004e0c <_sbrk_r>:
 8004e0c:	b538      	push	{r3, r4, r5, lr}
 8004e0e:	4d06      	ldr	r5, [pc, #24]	@ (8004e28 <_sbrk_r+0x1c>)
 8004e10:	2300      	movs	r3, #0
 8004e12:	4604      	mov	r4, r0
 8004e14:	4608      	mov	r0, r1
 8004e16:	602b      	str	r3, [r5, #0]
 8004e18:	f7fc fc12 	bl	8001640 <_sbrk>
 8004e1c:	1c43      	adds	r3, r0, #1
 8004e1e:	d102      	bne.n	8004e26 <_sbrk_r+0x1a>
 8004e20:	682b      	ldr	r3, [r5, #0]
 8004e22:	b103      	cbz	r3, 8004e26 <_sbrk_r+0x1a>
 8004e24:	6023      	str	r3, [r4, #0]
 8004e26:	bd38      	pop	{r3, r4, r5, pc}
 8004e28:	2000031c 	.word	0x2000031c

08004e2c <memcpy>:
 8004e2c:	440a      	add	r2, r1
 8004e2e:	4291      	cmp	r1, r2
 8004e30:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e34:	d100      	bne.n	8004e38 <memcpy+0xc>
 8004e36:	4770      	bx	lr
 8004e38:	b510      	push	{r4, lr}
 8004e3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e42:	4291      	cmp	r1, r2
 8004e44:	d1f9      	bne.n	8004e3a <memcpy+0xe>
 8004e46:	bd10      	pop	{r4, pc}

08004e48 <abort>:
 8004e48:	b508      	push	{r3, lr}
 8004e4a:	2006      	movs	r0, #6
 8004e4c:	f000 fa2e 	bl	80052ac <raise>
 8004e50:	2001      	movs	r0, #1
 8004e52:	f7fc fb7d 	bl	8001550 <_exit>

08004e56 <_realloc_r>:
 8004e56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e5a:	4607      	mov	r7, r0
 8004e5c:	4614      	mov	r4, r2
 8004e5e:	460d      	mov	r5, r1
 8004e60:	b921      	cbnz	r1, 8004e6c <_realloc_r+0x16>
 8004e62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e66:	4611      	mov	r1, r2
 8004e68:	f7ff bb88 	b.w	800457c <_malloc_r>
 8004e6c:	b92a      	cbnz	r2, 8004e7a <_realloc_r+0x24>
 8004e6e:	f7ff fb11 	bl	8004494 <_free_r>
 8004e72:	4625      	mov	r5, r4
 8004e74:	4628      	mov	r0, r5
 8004e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e7a:	f000 fa33 	bl	80052e4 <_malloc_usable_size_r>
 8004e7e:	4284      	cmp	r4, r0
 8004e80:	4606      	mov	r6, r0
 8004e82:	d802      	bhi.n	8004e8a <_realloc_r+0x34>
 8004e84:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004e88:	d8f4      	bhi.n	8004e74 <_realloc_r+0x1e>
 8004e8a:	4621      	mov	r1, r4
 8004e8c:	4638      	mov	r0, r7
 8004e8e:	f7ff fb75 	bl	800457c <_malloc_r>
 8004e92:	4680      	mov	r8, r0
 8004e94:	b908      	cbnz	r0, 8004e9a <_realloc_r+0x44>
 8004e96:	4645      	mov	r5, r8
 8004e98:	e7ec      	b.n	8004e74 <_realloc_r+0x1e>
 8004e9a:	42b4      	cmp	r4, r6
 8004e9c:	4622      	mov	r2, r4
 8004e9e:	4629      	mov	r1, r5
 8004ea0:	bf28      	it	cs
 8004ea2:	4632      	movcs	r2, r6
 8004ea4:	f7ff ffc2 	bl	8004e2c <memcpy>
 8004ea8:	4629      	mov	r1, r5
 8004eaa:	4638      	mov	r0, r7
 8004eac:	f7ff faf2 	bl	8004494 <_free_r>
 8004eb0:	e7f1      	b.n	8004e96 <_realloc_r+0x40>

08004eb2 <__sfputc_r>:
 8004eb2:	6893      	ldr	r3, [r2, #8]
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	b410      	push	{r4}
 8004eba:	6093      	str	r3, [r2, #8]
 8004ebc:	da08      	bge.n	8004ed0 <__sfputc_r+0x1e>
 8004ebe:	6994      	ldr	r4, [r2, #24]
 8004ec0:	42a3      	cmp	r3, r4
 8004ec2:	db01      	blt.n	8004ec8 <__sfputc_r+0x16>
 8004ec4:	290a      	cmp	r1, #10
 8004ec6:	d103      	bne.n	8004ed0 <__sfputc_r+0x1e>
 8004ec8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ecc:	f000 b932 	b.w	8005134 <__swbuf_r>
 8004ed0:	6813      	ldr	r3, [r2, #0]
 8004ed2:	1c58      	adds	r0, r3, #1
 8004ed4:	6010      	str	r0, [r2, #0]
 8004ed6:	7019      	strb	r1, [r3, #0]
 8004ed8:	4608      	mov	r0, r1
 8004eda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <__sfputs_r>:
 8004ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ee2:	4606      	mov	r6, r0
 8004ee4:	460f      	mov	r7, r1
 8004ee6:	4614      	mov	r4, r2
 8004ee8:	18d5      	adds	r5, r2, r3
 8004eea:	42ac      	cmp	r4, r5
 8004eec:	d101      	bne.n	8004ef2 <__sfputs_r+0x12>
 8004eee:	2000      	movs	r0, #0
 8004ef0:	e007      	b.n	8004f02 <__sfputs_r+0x22>
 8004ef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ef6:	463a      	mov	r2, r7
 8004ef8:	4630      	mov	r0, r6
 8004efa:	f7ff ffda 	bl	8004eb2 <__sfputc_r>
 8004efe:	1c43      	adds	r3, r0, #1
 8004f00:	d1f3      	bne.n	8004eea <__sfputs_r+0xa>
 8004f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004f04 <_vfiprintf_r>:
 8004f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f08:	460d      	mov	r5, r1
 8004f0a:	b09d      	sub	sp, #116	@ 0x74
 8004f0c:	4614      	mov	r4, r2
 8004f0e:	4698      	mov	r8, r3
 8004f10:	4606      	mov	r6, r0
 8004f12:	b118      	cbz	r0, 8004f1c <_vfiprintf_r+0x18>
 8004f14:	6a03      	ldr	r3, [r0, #32]
 8004f16:	b90b      	cbnz	r3, 8004f1c <_vfiprintf_r+0x18>
 8004f18:	f7ff f986 	bl	8004228 <__sinit>
 8004f1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f1e:	07d9      	lsls	r1, r3, #31
 8004f20:	d405      	bmi.n	8004f2e <_vfiprintf_r+0x2a>
 8004f22:	89ab      	ldrh	r3, [r5, #12]
 8004f24:	059a      	lsls	r2, r3, #22
 8004f26:	d402      	bmi.n	8004f2e <_vfiprintf_r+0x2a>
 8004f28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f2a:	f7ff fa92 	bl	8004452 <__retarget_lock_acquire_recursive>
 8004f2e:	89ab      	ldrh	r3, [r5, #12]
 8004f30:	071b      	lsls	r3, r3, #28
 8004f32:	d501      	bpl.n	8004f38 <_vfiprintf_r+0x34>
 8004f34:	692b      	ldr	r3, [r5, #16]
 8004f36:	b99b      	cbnz	r3, 8004f60 <_vfiprintf_r+0x5c>
 8004f38:	4629      	mov	r1, r5
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	f000 f938 	bl	80051b0 <__swsetup_r>
 8004f40:	b170      	cbz	r0, 8004f60 <_vfiprintf_r+0x5c>
 8004f42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f44:	07dc      	lsls	r4, r3, #31
 8004f46:	d504      	bpl.n	8004f52 <_vfiprintf_r+0x4e>
 8004f48:	f04f 30ff 	mov.w	r0, #4294967295
 8004f4c:	b01d      	add	sp, #116	@ 0x74
 8004f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f52:	89ab      	ldrh	r3, [r5, #12]
 8004f54:	0598      	lsls	r0, r3, #22
 8004f56:	d4f7      	bmi.n	8004f48 <_vfiprintf_r+0x44>
 8004f58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f5a:	f7ff fa7b 	bl	8004454 <__retarget_lock_release_recursive>
 8004f5e:	e7f3      	b.n	8004f48 <_vfiprintf_r+0x44>
 8004f60:	2300      	movs	r3, #0
 8004f62:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f64:	2320      	movs	r3, #32
 8004f66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004f6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f6e:	2330      	movs	r3, #48	@ 0x30
 8004f70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005120 <_vfiprintf_r+0x21c>
 8004f74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004f78:	f04f 0901 	mov.w	r9, #1
 8004f7c:	4623      	mov	r3, r4
 8004f7e:	469a      	mov	sl, r3
 8004f80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f84:	b10a      	cbz	r2, 8004f8a <_vfiprintf_r+0x86>
 8004f86:	2a25      	cmp	r2, #37	@ 0x25
 8004f88:	d1f9      	bne.n	8004f7e <_vfiprintf_r+0x7a>
 8004f8a:	ebba 0b04 	subs.w	fp, sl, r4
 8004f8e:	d00b      	beq.n	8004fa8 <_vfiprintf_r+0xa4>
 8004f90:	465b      	mov	r3, fp
 8004f92:	4622      	mov	r2, r4
 8004f94:	4629      	mov	r1, r5
 8004f96:	4630      	mov	r0, r6
 8004f98:	f7ff ffa2 	bl	8004ee0 <__sfputs_r>
 8004f9c:	3001      	adds	r0, #1
 8004f9e:	f000 80a7 	beq.w	80050f0 <_vfiprintf_r+0x1ec>
 8004fa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004fa4:	445a      	add	r2, fp
 8004fa6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004fa8:	f89a 3000 	ldrb.w	r3, [sl]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 809f 	beq.w	80050f0 <_vfiprintf_r+0x1ec>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004fbc:	f10a 0a01 	add.w	sl, sl, #1
 8004fc0:	9304      	str	r3, [sp, #16]
 8004fc2:	9307      	str	r3, [sp, #28]
 8004fc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004fc8:	931a      	str	r3, [sp, #104]	@ 0x68
 8004fca:	4654      	mov	r4, sl
 8004fcc:	2205      	movs	r2, #5
 8004fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fd2:	4853      	ldr	r0, [pc, #332]	@ (8005120 <_vfiprintf_r+0x21c>)
 8004fd4:	f7fb f904 	bl	80001e0 <memchr>
 8004fd8:	9a04      	ldr	r2, [sp, #16]
 8004fda:	b9d8      	cbnz	r0, 8005014 <_vfiprintf_r+0x110>
 8004fdc:	06d1      	lsls	r1, r2, #27
 8004fde:	bf44      	itt	mi
 8004fe0:	2320      	movmi	r3, #32
 8004fe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004fe6:	0713      	lsls	r3, r2, #28
 8004fe8:	bf44      	itt	mi
 8004fea:	232b      	movmi	r3, #43	@ 0x2b
 8004fec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8004ff4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ff6:	d015      	beq.n	8005024 <_vfiprintf_r+0x120>
 8004ff8:	9a07      	ldr	r2, [sp, #28]
 8004ffa:	4654      	mov	r4, sl
 8004ffc:	2000      	movs	r0, #0
 8004ffe:	f04f 0c0a 	mov.w	ip, #10
 8005002:	4621      	mov	r1, r4
 8005004:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005008:	3b30      	subs	r3, #48	@ 0x30
 800500a:	2b09      	cmp	r3, #9
 800500c:	d94b      	bls.n	80050a6 <_vfiprintf_r+0x1a2>
 800500e:	b1b0      	cbz	r0, 800503e <_vfiprintf_r+0x13a>
 8005010:	9207      	str	r2, [sp, #28]
 8005012:	e014      	b.n	800503e <_vfiprintf_r+0x13a>
 8005014:	eba0 0308 	sub.w	r3, r0, r8
 8005018:	fa09 f303 	lsl.w	r3, r9, r3
 800501c:	4313      	orrs	r3, r2
 800501e:	9304      	str	r3, [sp, #16]
 8005020:	46a2      	mov	sl, r4
 8005022:	e7d2      	b.n	8004fca <_vfiprintf_r+0xc6>
 8005024:	9b03      	ldr	r3, [sp, #12]
 8005026:	1d19      	adds	r1, r3, #4
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	9103      	str	r1, [sp, #12]
 800502c:	2b00      	cmp	r3, #0
 800502e:	bfbb      	ittet	lt
 8005030:	425b      	neglt	r3, r3
 8005032:	f042 0202 	orrlt.w	r2, r2, #2
 8005036:	9307      	strge	r3, [sp, #28]
 8005038:	9307      	strlt	r3, [sp, #28]
 800503a:	bfb8      	it	lt
 800503c:	9204      	strlt	r2, [sp, #16]
 800503e:	7823      	ldrb	r3, [r4, #0]
 8005040:	2b2e      	cmp	r3, #46	@ 0x2e
 8005042:	d10a      	bne.n	800505a <_vfiprintf_r+0x156>
 8005044:	7863      	ldrb	r3, [r4, #1]
 8005046:	2b2a      	cmp	r3, #42	@ 0x2a
 8005048:	d132      	bne.n	80050b0 <_vfiprintf_r+0x1ac>
 800504a:	9b03      	ldr	r3, [sp, #12]
 800504c:	1d1a      	adds	r2, r3, #4
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	9203      	str	r2, [sp, #12]
 8005052:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005056:	3402      	adds	r4, #2
 8005058:	9305      	str	r3, [sp, #20]
 800505a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005130 <_vfiprintf_r+0x22c>
 800505e:	7821      	ldrb	r1, [r4, #0]
 8005060:	2203      	movs	r2, #3
 8005062:	4650      	mov	r0, sl
 8005064:	f7fb f8bc 	bl	80001e0 <memchr>
 8005068:	b138      	cbz	r0, 800507a <_vfiprintf_r+0x176>
 800506a:	9b04      	ldr	r3, [sp, #16]
 800506c:	eba0 000a 	sub.w	r0, r0, sl
 8005070:	2240      	movs	r2, #64	@ 0x40
 8005072:	4082      	lsls	r2, r0
 8005074:	4313      	orrs	r3, r2
 8005076:	3401      	adds	r4, #1
 8005078:	9304      	str	r3, [sp, #16]
 800507a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800507e:	4829      	ldr	r0, [pc, #164]	@ (8005124 <_vfiprintf_r+0x220>)
 8005080:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005084:	2206      	movs	r2, #6
 8005086:	f7fb f8ab 	bl	80001e0 <memchr>
 800508a:	2800      	cmp	r0, #0
 800508c:	d03f      	beq.n	800510e <_vfiprintf_r+0x20a>
 800508e:	4b26      	ldr	r3, [pc, #152]	@ (8005128 <_vfiprintf_r+0x224>)
 8005090:	bb1b      	cbnz	r3, 80050da <_vfiprintf_r+0x1d6>
 8005092:	9b03      	ldr	r3, [sp, #12]
 8005094:	3307      	adds	r3, #7
 8005096:	f023 0307 	bic.w	r3, r3, #7
 800509a:	3308      	adds	r3, #8
 800509c:	9303      	str	r3, [sp, #12]
 800509e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050a0:	443b      	add	r3, r7
 80050a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80050a4:	e76a      	b.n	8004f7c <_vfiprintf_r+0x78>
 80050a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80050aa:	460c      	mov	r4, r1
 80050ac:	2001      	movs	r0, #1
 80050ae:	e7a8      	b.n	8005002 <_vfiprintf_r+0xfe>
 80050b0:	2300      	movs	r3, #0
 80050b2:	3401      	adds	r4, #1
 80050b4:	9305      	str	r3, [sp, #20]
 80050b6:	4619      	mov	r1, r3
 80050b8:	f04f 0c0a 	mov.w	ip, #10
 80050bc:	4620      	mov	r0, r4
 80050be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050c2:	3a30      	subs	r2, #48	@ 0x30
 80050c4:	2a09      	cmp	r2, #9
 80050c6:	d903      	bls.n	80050d0 <_vfiprintf_r+0x1cc>
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0c6      	beq.n	800505a <_vfiprintf_r+0x156>
 80050cc:	9105      	str	r1, [sp, #20]
 80050ce:	e7c4      	b.n	800505a <_vfiprintf_r+0x156>
 80050d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80050d4:	4604      	mov	r4, r0
 80050d6:	2301      	movs	r3, #1
 80050d8:	e7f0      	b.n	80050bc <_vfiprintf_r+0x1b8>
 80050da:	ab03      	add	r3, sp, #12
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	462a      	mov	r2, r5
 80050e0:	4b12      	ldr	r3, [pc, #72]	@ (800512c <_vfiprintf_r+0x228>)
 80050e2:	a904      	add	r1, sp, #16
 80050e4:	4630      	mov	r0, r6
 80050e6:	f3af 8000 	nop.w
 80050ea:	4607      	mov	r7, r0
 80050ec:	1c78      	adds	r0, r7, #1
 80050ee:	d1d6      	bne.n	800509e <_vfiprintf_r+0x19a>
 80050f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80050f2:	07d9      	lsls	r1, r3, #31
 80050f4:	d405      	bmi.n	8005102 <_vfiprintf_r+0x1fe>
 80050f6:	89ab      	ldrh	r3, [r5, #12]
 80050f8:	059a      	lsls	r2, r3, #22
 80050fa:	d402      	bmi.n	8005102 <_vfiprintf_r+0x1fe>
 80050fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80050fe:	f7ff f9a9 	bl	8004454 <__retarget_lock_release_recursive>
 8005102:	89ab      	ldrh	r3, [r5, #12]
 8005104:	065b      	lsls	r3, r3, #25
 8005106:	f53f af1f 	bmi.w	8004f48 <_vfiprintf_r+0x44>
 800510a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800510c:	e71e      	b.n	8004f4c <_vfiprintf_r+0x48>
 800510e:	ab03      	add	r3, sp, #12
 8005110:	9300      	str	r3, [sp, #0]
 8005112:	462a      	mov	r2, r5
 8005114:	4b05      	ldr	r3, [pc, #20]	@ (800512c <_vfiprintf_r+0x228>)
 8005116:	a904      	add	r1, sp, #16
 8005118:	4630      	mov	r0, r6
 800511a:	f7ff fc81 	bl	8004a20 <_printf_i>
 800511e:	e7e4      	b.n	80050ea <_vfiprintf_r+0x1e6>
 8005120:	0800558b 	.word	0x0800558b
 8005124:	08005595 	.word	0x08005595
 8005128:	00000000 	.word	0x00000000
 800512c:	08004ee1 	.word	0x08004ee1
 8005130:	08005591 	.word	0x08005591

08005134 <__swbuf_r>:
 8005134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005136:	460e      	mov	r6, r1
 8005138:	4614      	mov	r4, r2
 800513a:	4605      	mov	r5, r0
 800513c:	b118      	cbz	r0, 8005146 <__swbuf_r+0x12>
 800513e:	6a03      	ldr	r3, [r0, #32]
 8005140:	b90b      	cbnz	r3, 8005146 <__swbuf_r+0x12>
 8005142:	f7ff f871 	bl	8004228 <__sinit>
 8005146:	69a3      	ldr	r3, [r4, #24]
 8005148:	60a3      	str	r3, [r4, #8]
 800514a:	89a3      	ldrh	r3, [r4, #12]
 800514c:	071a      	lsls	r2, r3, #28
 800514e:	d501      	bpl.n	8005154 <__swbuf_r+0x20>
 8005150:	6923      	ldr	r3, [r4, #16]
 8005152:	b943      	cbnz	r3, 8005166 <__swbuf_r+0x32>
 8005154:	4621      	mov	r1, r4
 8005156:	4628      	mov	r0, r5
 8005158:	f000 f82a 	bl	80051b0 <__swsetup_r>
 800515c:	b118      	cbz	r0, 8005166 <__swbuf_r+0x32>
 800515e:	f04f 37ff 	mov.w	r7, #4294967295
 8005162:	4638      	mov	r0, r7
 8005164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005166:	6823      	ldr	r3, [r4, #0]
 8005168:	6922      	ldr	r2, [r4, #16]
 800516a:	1a98      	subs	r0, r3, r2
 800516c:	6963      	ldr	r3, [r4, #20]
 800516e:	b2f6      	uxtb	r6, r6
 8005170:	4283      	cmp	r3, r0
 8005172:	4637      	mov	r7, r6
 8005174:	dc05      	bgt.n	8005182 <__swbuf_r+0x4e>
 8005176:	4621      	mov	r1, r4
 8005178:	4628      	mov	r0, r5
 800517a:	f7ff fdf3 	bl	8004d64 <_fflush_r>
 800517e:	2800      	cmp	r0, #0
 8005180:	d1ed      	bne.n	800515e <__swbuf_r+0x2a>
 8005182:	68a3      	ldr	r3, [r4, #8]
 8005184:	3b01      	subs	r3, #1
 8005186:	60a3      	str	r3, [r4, #8]
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	1c5a      	adds	r2, r3, #1
 800518c:	6022      	str	r2, [r4, #0]
 800518e:	701e      	strb	r6, [r3, #0]
 8005190:	6962      	ldr	r2, [r4, #20]
 8005192:	1c43      	adds	r3, r0, #1
 8005194:	429a      	cmp	r2, r3
 8005196:	d004      	beq.n	80051a2 <__swbuf_r+0x6e>
 8005198:	89a3      	ldrh	r3, [r4, #12]
 800519a:	07db      	lsls	r3, r3, #31
 800519c:	d5e1      	bpl.n	8005162 <__swbuf_r+0x2e>
 800519e:	2e0a      	cmp	r6, #10
 80051a0:	d1df      	bne.n	8005162 <__swbuf_r+0x2e>
 80051a2:	4621      	mov	r1, r4
 80051a4:	4628      	mov	r0, r5
 80051a6:	f7ff fddd 	bl	8004d64 <_fflush_r>
 80051aa:	2800      	cmp	r0, #0
 80051ac:	d0d9      	beq.n	8005162 <__swbuf_r+0x2e>
 80051ae:	e7d6      	b.n	800515e <__swbuf_r+0x2a>

080051b0 <__swsetup_r>:
 80051b0:	b538      	push	{r3, r4, r5, lr}
 80051b2:	4b29      	ldr	r3, [pc, #164]	@ (8005258 <__swsetup_r+0xa8>)
 80051b4:	4605      	mov	r5, r0
 80051b6:	6818      	ldr	r0, [r3, #0]
 80051b8:	460c      	mov	r4, r1
 80051ba:	b118      	cbz	r0, 80051c4 <__swsetup_r+0x14>
 80051bc:	6a03      	ldr	r3, [r0, #32]
 80051be:	b90b      	cbnz	r3, 80051c4 <__swsetup_r+0x14>
 80051c0:	f7ff f832 	bl	8004228 <__sinit>
 80051c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051c8:	0719      	lsls	r1, r3, #28
 80051ca:	d422      	bmi.n	8005212 <__swsetup_r+0x62>
 80051cc:	06da      	lsls	r2, r3, #27
 80051ce:	d407      	bmi.n	80051e0 <__swsetup_r+0x30>
 80051d0:	2209      	movs	r2, #9
 80051d2:	602a      	str	r2, [r5, #0]
 80051d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051d8:	81a3      	strh	r3, [r4, #12]
 80051da:	f04f 30ff 	mov.w	r0, #4294967295
 80051de:	e033      	b.n	8005248 <__swsetup_r+0x98>
 80051e0:	0758      	lsls	r0, r3, #29
 80051e2:	d512      	bpl.n	800520a <__swsetup_r+0x5a>
 80051e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80051e6:	b141      	cbz	r1, 80051fa <__swsetup_r+0x4a>
 80051e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80051ec:	4299      	cmp	r1, r3
 80051ee:	d002      	beq.n	80051f6 <__swsetup_r+0x46>
 80051f0:	4628      	mov	r0, r5
 80051f2:	f7ff f94f 	bl	8004494 <_free_r>
 80051f6:	2300      	movs	r3, #0
 80051f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80051fa:	89a3      	ldrh	r3, [r4, #12]
 80051fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005200:	81a3      	strh	r3, [r4, #12]
 8005202:	2300      	movs	r3, #0
 8005204:	6063      	str	r3, [r4, #4]
 8005206:	6923      	ldr	r3, [r4, #16]
 8005208:	6023      	str	r3, [r4, #0]
 800520a:	89a3      	ldrh	r3, [r4, #12]
 800520c:	f043 0308 	orr.w	r3, r3, #8
 8005210:	81a3      	strh	r3, [r4, #12]
 8005212:	6923      	ldr	r3, [r4, #16]
 8005214:	b94b      	cbnz	r3, 800522a <__swsetup_r+0x7a>
 8005216:	89a3      	ldrh	r3, [r4, #12]
 8005218:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800521c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005220:	d003      	beq.n	800522a <__swsetup_r+0x7a>
 8005222:	4621      	mov	r1, r4
 8005224:	4628      	mov	r0, r5
 8005226:	f000 f88b 	bl	8005340 <__smakebuf_r>
 800522a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800522e:	f013 0201 	ands.w	r2, r3, #1
 8005232:	d00a      	beq.n	800524a <__swsetup_r+0x9a>
 8005234:	2200      	movs	r2, #0
 8005236:	60a2      	str	r2, [r4, #8]
 8005238:	6962      	ldr	r2, [r4, #20]
 800523a:	4252      	negs	r2, r2
 800523c:	61a2      	str	r2, [r4, #24]
 800523e:	6922      	ldr	r2, [r4, #16]
 8005240:	b942      	cbnz	r2, 8005254 <__swsetup_r+0xa4>
 8005242:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005246:	d1c5      	bne.n	80051d4 <__swsetup_r+0x24>
 8005248:	bd38      	pop	{r3, r4, r5, pc}
 800524a:	0799      	lsls	r1, r3, #30
 800524c:	bf58      	it	pl
 800524e:	6962      	ldrpl	r2, [r4, #20]
 8005250:	60a2      	str	r2, [r4, #8]
 8005252:	e7f4      	b.n	800523e <__swsetup_r+0x8e>
 8005254:	2000      	movs	r0, #0
 8005256:	e7f7      	b.n	8005248 <__swsetup_r+0x98>
 8005258:	20000050 	.word	0x20000050

0800525c <_raise_r>:
 800525c:	291f      	cmp	r1, #31
 800525e:	b538      	push	{r3, r4, r5, lr}
 8005260:	4605      	mov	r5, r0
 8005262:	460c      	mov	r4, r1
 8005264:	d904      	bls.n	8005270 <_raise_r+0x14>
 8005266:	2316      	movs	r3, #22
 8005268:	6003      	str	r3, [r0, #0]
 800526a:	f04f 30ff 	mov.w	r0, #4294967295
 800526e:	bd38      	pop	{r3, r4, r5, pc}
 8005270:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005272:	b112      	cbz	r2, 800527a <_raise_r+0x1e>
 8005274:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005278:	b94b      	cbnz	r3, 800528e <_raise_r+0x32>
 800527a:	4628      	mov	r0, r5
 800527c:	f000 f830 	bl	80052e0 <_getpid_r>
 8005280:	4622      	mov	r2, r4
 8005282:	4601      	mov	r1, r0
 8005284:	4628      	mov	r0, r5
 8005286:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800528a:	f000 b817 	b.w	80052bc <_kill_r>
 800528e:	2b01      	cmp	r3, #1
 8005290:	d00a      	beq.n	80052a8 <_raise_r+0x4c>
 8005292:	1c59      	adds	r1, r3, #1
 8005294:	d103      	bne.n	800529e <_raise_r+0x42>
 8005296:	2316      	movs	r3, #22
 8005298:	6003      	str	r3, [r0, #0]
 800529a:	2001      	movs	r0, #1
 800529c:	e7e7      	b.n	800526e <_raise_r+0x12>
 800529e:	2100      	movs	r1, #0
 80052a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80052a4:	4620      	mov	r0, r4
 80052a6:	4798      	blx	r3
 80052a8:	2000      	movs	r0, #0
 80052aa:	e7e0      	b.n	800526e <_raise_r+0x12>

080052ac <raise>:
 80052ac:	4b02      	ldr	r3, [pc, #8]	@ (80052b8 <raise+0xc>)
 80052ae:	4601      	mov	r1, r0
 80052b0:	6818      	ldr	r0, [r3, #0]
 80052b2:	f7ff bfd3 	b.w	800525c <_raise_r>
 80052b6:	bf00      	nop
 80052b8:	20000050 	.word	0x20000050

080052bc <_kill_r>:
 80052bc:	b538      	push	{r3, r4, r5, lr}
 80052be:	4d07      	ldr	r5, [pc, #28]	@ (80052dc <_kill_r+0x20>)
 80052c0:	2300      	movs	r3, #0
 80052c2:	4604      	mov	r4, r0
 80052c4:	4608      	mov	r0, r1
 80052c6:	4611      	mov	r1, r2
 80052c8:	602b      	str	r3, [r5, #0]
 80052ca:	f7fc f931 	bl	8001530 <_kill>
 80052ce:	1c43      	adds	r3, r0, #1
 80052d0:	d102      	bne.n	80052d8 <_kill_r+0x1c>
 80052d2:	682b      	ldr	r3, [r5, #0]
 80052d4:	b103      	cbz	r3, 80052d8 <_kill_r+0x1c>
 80052d6:	6023      	str	r3, [r4, #0]
 80052d8:	bd38      	pop	{r3, r4, r5, pc}
 80052da:	bf00      	nop
 80052dc:	2000031c 	.word	0x2000031c

080052e0 <_getpid_r>:
 80052e0:	f7fc b91e 	b.w	8001520 <_getpid>

080052e4 <_malloc_usable_size_r>:
 80052e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052e8:	1f18      	subs	r0, r3, #4
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	bfbc      	itt	lt
 80052ee:	580b      	ldrlt	r3, [r1, r0]
 80052f0:	18c0      	addlt	r0, r0, r3
 80052f2:	4770      	bx	lr

080052f4 <__swhatbuf_r>:
 80052f4:	b570      	push	{r4, r5, r6, lr}
 80052f6:	460c      	mov	r4, r1
 80052f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052fc:	2900      	cmp	r1, #0
 80052fe:	b096      	sub	sp, #88	@ 0x58
 8005300:	4615      	mov	r5, r2
 8005302:	461e      	mov	r6, r3
 8005304:	da0d      	bge.n	8005322 <__swhatbuf_r+0x2e>
 8005306:	89a3      	ldrh	r3, [r4, #12]
 8005308:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800530c:	f04f 0100 	mov.w	r1, #0
 8005310:	bf14      	ite	ne
 8005312:	2340      	movne	r3, #64	@ 0x40
 8005314:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005318:	2000      	movs	r0, #0
 800531a:	6031      	str	r1, [r6, #0]
 800531c:	602b      	str	r3, [r5, #0]
 800531e:	b016      	add	sp, #88	@ 0x58
 8005320:	bd70      	pop	{r4, r5, r6, pc}
 8005322:	466a      	mov	r2, sp
 8005324:	f000 f848 	bl	80053b8 <_fstat_r>
 8005328:	2800      	cmp	r0, #0
 800532a:	dbec      	blt.n	8005306 <__swhatbuf_r+0x12>
 800532c:	9901      	ldr	r1, [sp, #4]
 800532e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005332:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005336:	4259      	negs	r1, r3
 8005338:	4159      	adcs	r1, r3
 800533a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800533e:	e7eb      	b.n	8005318 <__swhatbuf_r+0x24>

08005340 <__smakebuf_r>:
 8005340:	898b      	ldrh	r3, [r1, #12]
 8005342:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005344:	079d      	lsls	r5, r3, #30
 8005346:	4606      	mov	r6, r0
 8005348:	460c      	mov	r4, r1
 800534a:	d507      	bpl.n	800535c <__smakebuf_r+0x1c>
 800534c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005350:	6023      	str	r3, [r4, #0]
 8005352:	6123      	str	r3, [r4, #16]
 8005354:	2301      	movs	r3, #1
 8005356:	6163      	str	r3, [r4, #20]
 8005358:	b003      	add	sp, #12
 800535a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800535c:	ab01      	add	r3, sp, #4
 800535e:	466a      	mov	r2, sp
 8005360:	f7ff ffc8 	bl	80052f4 <__swhatbuf_r>
 8005364:	9f00      	ldr	r7, [sp, #0]
 8005366:	4605      	mov	r5, r0
 8005368:	4639      	mov	r1, r7
 800536a:	4630      	mov	r0, r6
 800536c:	f7ff f906 	bl	800457c <_malloc_r>
 8005370:	b948      	cbnz	r0, 8005386 <__smakebuf_r+0x46>
 8005372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005376:	059a      	lsls	r2, r3, #22
 8005378:	d4ee      	bmi.n	8005358 <__smakebuf_r+0x18>
 800537a:	f023 0303 	bic.w	r3, r3, #3
 800537e:	f043 0302 	orr.w	r3, r3, #2
 8005382:	81a3      	strh	r3, [r4, #12]
 8005384:	e7e2      	b.n	800534c <__smakebuf_r+0xc>
 8005386:	89a3      	ldrh	r3, [r4, #12]
 8005388:	6020      	str	r0, [r4, #0]
 800538a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800538e:	81a3      	strh	r3, [r4, #12]
 8005390:	9b01      	ldr	r3, [sp, #4]
 8005392:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005396:	b15b      	cbz	r3, 80053b0 <__smakebuf_r+0x70>
 8005398:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800539c:	4630      	mov	r0, r6
 800539e:	f000 f81d 	bl	80053dc <_isatty_r>
 80053a2:	b128      	cbz	r0, 80053b0 <__smakebuf_r+0x70>
 80053a4:	89a3      	ldrh	r3, [r4, #12]
 80053a6:	f023 0303 	bic.w	r3, r3, #3
 80053aa:	f043 0301 	orr.w	r3, r3, #1
 80053ae:	81a3      	strh	r3, [r4, #12]
 80053b0:	89a3      	ldrh	r3, [r4, #12]
 80053b2:	431d      	orrs	r5, r3
 80053b4:	81a5      	strh	r5, [r4, #12]
 80053b6:	e7cf      	b.n	8005358 <__smakebuf_r+0x18>

080053b8 <_fstat_r>:
 80053b8:	b538      	push	{r3, r4, r5, lr}
 80053ba:	4d07      	ldr	r5, [pc, #28]	@ (80053d8 <_fstat_r+0x20>)
 80053bc:	2300      	movs	r3, #0
 80053be:	4604      	mov	r4, r0
 80053c0:	4608      	mov	r0, r1
 80053c2:	4611      	mov	r1, r2
 80053c4:	602b      	str	r3, [r5, #0]
 80053c6:	f7fc f913 	bl	80015f0 <_fstat>
 80053ca:	1c43      	adds	r3, r0, #1
 80053cc:	d102      	bne.n	80053d4 <_fstat_r+0x1c>
 80053ce:	682b      	ldr	r3, [r5, #0]
 80053d0:	b103      	cbz	r3, 80053d4 <_fstat_r+0x1c>
 80053d2:	6023      	str	r3, [r4, #0]
 80053d4:	bd38      	pop	{r3, r4, r5, pc}
 80053d6:	bf00      	nop
 80053d8:	2000031c 	.word	0x2000031c

080053dc <_isatty_r>:
 80053dc:	b538      	push	{r3, r4, r5, lr}
 80053de:	4d06      	ldr	r5, [pc, #24]	@ (80053f8 <_isatty_r+0x1c>)
 80053e0:	2300      	movs	r3, #0
 80053e2:	4604      	mov	r4, r0
 80053e4:	4608      	mov	r0, r1
 80053e6:	602b      	str	r3, [r5, #0]
 80053e8:	f7fc f912 	bl	8001610 <_isatty>
 80053ec:	1c43      	adds	r3, r0, #1
 80053ee:	d102      	bne.n	80053f6 <_isatty_r+0x1a>
 80053f0:	682b      	ldr	r3, [r5, #0]
 80053f2:	b103      	cbz	r3, 80053f6 <_isatty_r+0x1a>
 80053f4:	6023      	str	r3, [r4, #0]
 80053f6:	bd38      	pop	{r3, r4, r5, pc}
 80053f8:	2000031c 	.word	0x2000031c

080053fc <_init>:
 80053fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053fe:	bf00      	nop
 8005400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005402:	bc08      	pop	{r3}
 8005404:	469e      	mov	lr, r3
 8005406:	4770      	bx	lr

08005408 <_fini>:
 8005408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800540a:	bf00      	nop
 800540c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800540e:	bc08      	pop	{r3}
 8005410:	469e      	mov	lr, r3
 8005412:	4770      	bx	lr
