module Sign_extend_RV32I #(parameter N=4)
(
	input [2:0] immediate_type,
	input [31:0] instruction,
	
	output [31:0] immediate
);
	always_comb
	begin
		case(select)
			1'b0: o_aux = chanels[0];
			1'b1: o_aux = chanels[1];
			default: o_aux = 0;
		endcase
	end
		
	Enabler_N #(N) en(o_aux, enabler, o);
	
endmodule

