<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>srsRAN Docs: srsran::dci_0_1_configuration Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">srsRAN Docs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d9/def/namespacesrsran.html">srsran</a></li><li class="navelem"><a class="el" href="../../d9/d79/structsrsran_1_1dci__0__1__configuration.html">dci_0_1_configuration</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="../../db/d8a/structsrsran_1_1dci__0__1__configuration-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">srsran::dci_0_1_configuration Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Required parameters for packing a DCI format 0_1 scrambled by C-RNTI, CS-RNTI, SP-CSI-RNTI or MCS-C-RNTI.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../de/d27/dci__packing_8h_source.html">dci_packing.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for srsran::dci_0_1_configuration:</div>
<div class="dyncontent">
<div class="center"><img src="../../dc/d8e/structsrsran_1_1dci__0__1__configuration__coll__graph.png" border="0" usemap="#asrsran_1_1dci__0__1__configuration_coll__map" alt="Collaboration graph"/></div>
<map name="asrsran_1_1dci__0__1__configuration_coll__map" id="asrsran_1_1dci__0__1__configuration_coll__map">
<area shape="rect" title="Required parameters for packing a DCI format 0_1 scrambled by C&#45;RNTI, CS&#45;RNTI, SP&#45;CSI&#45;RNTI or MCS&#45;C&#45;R..." alt="" coords="460,1747,663,1887"/>
<area shape="rect" href="../../d7/d19/structsrsran_1_1dci__0__1__size.html" title="DCI format 0_1 payload size parameters." alt="" coords="18,1248,222,1488"/>
<area shape="poly" title=" " alt="" coords="127,1488,137,1548,154,1610,181,1670,199,1697,221,1721,244,1741,270,1758,327,1784,386,1800,444,1809,443,1815,385,1805,325,1789,267,1763,241,1745,217,1725,195,1700,177,1672,149,1612,131,1549,121,1489"/>
<area shape="rect" href="../../d6/d45/classsrsran_1_1units_1_1bits.html" title="Abstraction of bit as a unit of digital information." alt="" coords="39,809,201,934"/>
<area shape="poly" title=" " alt="" coords="123,934,123,1231,117,1231,117,934"/>
<area shape="rect" href="../../de/dcf/classsrsran_1_1strong__type.html" title=" " alt="" coords="13,451,227,689"/>
<area shape="poly" title=" " alt="" coords="123,703,123,809,117,809,117,703"/>
<area shape="rect" title=" " alt="" coords="5,185,192,294"/>
<area shape="poly" title=" " alt="" coords="106,307,115,450,110,451,100,308"/>
<area shape="rect" href="../../de/dcf/classsrsran_1_1strong__type.html" title="Template class for strong typing arithmetic types." alt="" coords="217,149,373,329"/>
<area shape="poly" title=" " alt="" coords="243,343,185,452,181,449,239,340"/>
<area shape="rect" title=" " alt="" coords="185,5,404,100"/>
<area shape="poly" title=" " alt="" coords="297,114,297,149,292,149,292,114"/>
<area shape="rect" href="../../d1/d57/classsrsran_1_1optional.html" title=" " alt="" coords="246,1235,450,1501"/>
<area shape="poly" title=" " alt="" coords="330,1501,329,1556,335,1614,350,1670,376,1721,407,1754,446,1779,444,1783,404,1758,371,1724,345,1672,330,1615,324,1557,325,1501"/>
<area shape="rect" href="../../d1/d57/classsrsran_1_1optional.html" title="Optional objects." alt="" coords="485,739,638,1004"/>
<area shape="poly" title=" " alt="" coords="480,1000,465,1029,422,1133,387,1236,382,1234,417,1131,460,1027,475,998"/>
<area shape="rect" href="../../d1/d57/classsrsran_1_1optional.html" title=" " alt="" coords="475,1235,648,1501"/>
<area shape="poly" title=" " alt="" coords="564,1018,564,1235,559,1235,559,1018"/>
<area shape="rect" href="../../d1/d57/classsrsran_1_1optional.html" title=" " alt="" coords="672,1228,859,1508"/>
<area shape="poly" title=" " alt="" coords="627,1016,632,1027,713,1227,708,1229,627,1029,622,1018"/>
<area shape="poly" title=" " alt="" coords="564,1501,564,1730,559,1730,559,1501"/>
<area shape="poly" title=" " alt="" coords="746,1509,719,1634,703,1687,686,1724,676,1738,672,1735,682,1721,698,1685,714,1632,741,1508"/>
<area shape="rect" href="../../d0/d1d/classunsigned.html" title=" " alt="" coords="883,1335,957,1401"/>
<area shape="poly" title=" " alt="" coords="930,1401,941,1466,944,1552,940,1598,931,1643,914,1686,889,1724,875,1737,856,1748,804,1768,743,1785,680,1799,679,1794,742,1780,803,1763,853,1743,872,1732,885,1721,909,1683,925,1642,935,1597,939,1552,936,1467,925,1402"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a5d3e24ea314f850cebdcf38bbed32405" id="r_a5d3e24ea314f850cebdcf38bbed32405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d19/structsrsran_1_1dci__0__1__size.html">dci_0_1_size</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d3e24ea314f850cebdcf38bbed32405">payload_size</a></td></tr>
<tr class="memdesc:a5d3e24ea314f850cebdcf38bbed32405"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCI format 0_1 payload size parameters.  <br /></td></tr>
<tr class="separator:a5d3e24ea314f850cebdcf38bbed32405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cba3cb3a85b0716f6e01e84a29e96d" id="r_a92cba3cb3a85b0716f6e01e84a29e96d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92cba3cb3a85b0716f6e01e84a29e96d">carrier_indicator</a></td></tr>
<tr class="memdesc:a92cba3cb3a85b0716f6e01e84a29e96d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Carrier indicator - 3 bits if present, as per TS38.213 Section 10.1.  <br /></td></tr>
<tr class="separator:a92cba3cb3a85b0716f6e01e84a29e96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a227f063e8cc6d81f872131dee1ffa082" id="r_a227f063e8cc6d81f872131dee1ffa082"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d9/db9/classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a227f063e8cc6d81f872131dee1ffa082">ul_sul_indicator</a></td></tr>
<tr class="memdesc:a227f063e8cc6d81f872131dee1ffa082"><td class="mdescLeft">&#160;</td><td class="mdescRight">UL/SUL indicator - 1 bit if present, as per TS38.212 Table 7.3.1.1.1-1.  <br /></td></tr>
<tr class="separator:a227f063e8cc6d81f872131dee1ffa082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bd4fdd9a1c5f9447527c46ece74d31" id="r_a54bd4fdd9a1c5f9447527c46ece74d31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54bd4fdd9a1c5f9447527c46ece74d31">bwp_indicator</a></td></tr>
<tr class="separator:a54bd4fdd9a1c5f9447527c46ece74d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd28a8f3e3f20a6cf98a818dae7fee83" id="r_afd28a8f3e3f20a6cf98a818dae7fee83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d9/def/namespacesrsran.html#a1578093914d32b2cd2f9d8be4de57789">dynamic_resource_allocation</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd28a8f3e3f20a6cf98a818dae7fee83">dynamic_pusch_res_allocation_type</a></td></tr>
<tr class="memdesc:afd28a8f3e3f20a6cf98a818dae7fee83"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUSCH resource allocation type selector for dynamic PUSCH resource allocations.  <br /></td></tr>
<tr class="separator:afd28a8f3e3f20a6cf98a818dae7fee83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ea8f385e9c47a943c6a30a3ba92960" id="r_af7ea8f385e9c47a943c6a30a3ba92960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7ea8f385e9c47a943c6a30a3ba92960">hopping_offset</a></td></tr>
<tr class="memdesc:af7ea8f385e9c47a943c6a30a3ba92960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency hopping offset, selected from the RRC parameter <em>frequencyHoppingOffsetLists</em>.  <br /></td></tr>
<tr class="separator:af7ea8f385e9c47a943c6a30a3ba92960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930db06ee1273e498f33d9e4eb04ad56" id="r_a930db06ee1273e498f33d9e4eb04ad56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a930db06ee1273e498f33d9e4eb04ad56">N_ul_hop</a></td></tr>
<tr class="memdesc:a930db06ee1273e498f33d9e4eb04ad56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter <picture><source srcset="../../form_127_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$N_{\textup{UL\_hop}}$" src="../../form_127.png"/></picture>, as per TS38.212 Section 7.3.1.1.2.  <br /></td></tr>
<tr class="separator:a930db06ee1273e498f33d9e4eb04ad56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a1ecb92c2e1c10024864272ca15ead" id="r_aa0a1ecb92c2e1c10024864272ca15ead"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0a1ecb92c2e1c10024864272ca15ead">frequency_resource</a></td></tr>
<tr class="memdesc:aa0a1ecb92c2e1c10024864272ca15ead"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency domain resource assignment - number of bits as per TS38.212 Section 7.3.1.1.2.  <br /></td></tr>
<tr class="separator:aa0a1ecb92c2e1c10024864272ca15ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb5dad71bde6ec3a4ee6643bac09387" id="r_aadb5dad71bde6ec3a4ee6643bac09387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aadb5dad71bde6ec3a4ee6643bac09387">time_resource</a></td></tr>
<tr class="memdesc:aadb5dad71bde6ec3a4ee6643bac09387"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time domain resource assignment - 0, 1, 2, 3 or 4 bits, as per TS38.214 Section 6.1.2.1.  <br /></td></tr>
<tr class="separator:aadb5dad71bde6ec3a4ee6643bac09387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fed8b6cc921ec88746f28c2dc5b102" id="r_ad4fed8b6cc921ec88746f28c2dc5b102"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4fed8b6cc921ec88746f28c2dc5b102">frequency_hopping_flag</a></td></tr>
<tr class="memdesc:ad4fed8b6cc921ec88746f28c2dc5b102"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency hopping flag - 1 bit if present, as per TS38.212 Section 7.3.1.1.2 and TS38.214 Section 6.3.  <br /></td></tr>
<tr class="separator:ad4fed8b6cc921ec88746f28c2dc5b102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbdf70c9397853e1b70b57669ded06b9" id="r_acbdf70c9397853e1b70b57669ded06b9"><td class="memItemLeft" align="right" valign="top"><a id="acbdf70c9397853e1b70b57669ded06b9" name="acbdf70c9397853e1b70b57669ded06b9"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>modulation_coding_scheme</b></td></tr>
<tr class="memdesc:acbdf70c9397853e1b70b57669ded06b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulation and coding scheme - 5 bits as per TS38.214 Section 6.1.4.1. <br /></td></tr>
<tr class="separator:acbdf70c9397853e1b70b57669ded06b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4be658a3dd79ba998b5bb3c736b6b1" id="r_a1d4be658a3dd79ba998b5bb3c736b6b1"><td class="memItemLeft" align="right" valign="top"><a id="a1d4be658a3dd79ba998b5bb3c736b6b1" name="a1d4be658a3dd79ba998b5bb3c736b6b1"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>new_data_indicator</b></td></tr>
<tr class="memdesc:a1d4be658a3dd79ba998b5bb3c736b6b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">New data indicator - 1 bit. <br /></td></tr>
<tr class="separator:a1d4be658a3dd79ba998b5bb3c736b6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884b472afca7a46998ba6c0d184a9237" id="r_a884b472afca7a46998ba6c0d184a9237"><td class="memItemLeft" align="right" valign="top"><a id="a884b472afca7a46998ba6c0d184a9237" name="a884b472afca7a46998ba6c0d184a9237"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>redundancy_version</b></td></tr>
<tr class="memdesc:a884b472afca7a46998ba6c0d184a9237"><td class="mdescLeft">&#160;</td><td class="mdescRight">Redundancy version - 2 bits as per TS38.212 Table 7.3.1.1.1-2. <br /></td></tr>
<tr class="separator:a884b472afca7a46998ba6c0d184a9237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1accfdae913edd2cbd3e99abdfa9653" id="r_aa1accfdae913edd2cbd3e99abdfa9653"><td class="memItemLeft" align="right" valign="top"><a id="aa1accfdae913edd2cbd3e99abdfa9653" name="aa1accfdae913edd2cbd3e99abdfa9653"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>harq_process_number</b></td></tr>
<tr class="memdesc:aa1accfdae913edd2cbd3e99abdfa9653"><td class="mdescLeft">&#160;</td><td class="mdescRight">HARQ process number - 4 bits. <br /></td></tr>
<tr class="separator:aa1accfdae913edd2cbd3e99abdfa9653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d20928b883c10e76ebf4b1fbbf8df34" id="r_a2d20928b883c10e76ebf4b1fbbf8df34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d20928b883c10e76ebf4b1fbbf8df34">first_dl_assignment_index</a></td></tr>
<tr class="memdesc:a2d20928b883c10e76ebf4b1fbbf8df34"><td class="mdescLeft">&#160;</td><td class="mdescRight">1st downlink assignment index - 1 or 2 bits.  <br /></td></tr>
<tr class="separator:a2d20928b883c10e76ebf4b1fbbf8df34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00677bbbe919e245d54dec8dc13eb274" id="r_a00677bbbe919e245d54dec8dc13eb274"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00677bbbe919e245d54dec8dc13eb274">second_dl_assignment_index</a></td></tr>
<tr class="memdesc:a00677bbbe919e245d54dec8dc13eb274"><td class="mdescLeft">&#160;</td><td class="mdescRight">2nd downlink assignment index - 2 bits if present.  <br /></td></tr>
<tr class="separator:a00677bbbe919e245d54dec8dc13eb274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17acde90f78e8541da99eb2888535c6" id="r_aa17acde90f78e8541da99eb2888535c6"><td class="memItemLeft" align="right" valign="top"><a id="aa17acde90f78e8541da99eb2888535c6" name="aa17acde90f78e8541da99eb2888535c6"></a>
<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><b>tpc_command</b></td></tr>
<tr class="memdesc:aa17acde90f78e8541da99eb2888535c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPC command for scheduled PUSCH - 2 bits as per TS38.213 Section 7.1.1. <br /></td></tr>
<tr class="separator:aa17acde90f78e8541da99eb2888535c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bb5251e2092467a4037c5556038096" id="r_ab4bb5251e2092467a4037c5556038096"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab4bb5251e2092467a4037c5556038096">srs_resource_indicator</a></td></tr>
<tr class="memdesc:ab4bb5251e2092467a4037c5556038096"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRS Resource Indicator (SRI).  <br /></td></tr>
<tr class="separator:ab4bb5251e2092467a4037c5556038096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da622cda95f2612eb8ad52f8c794852" id="r_a5da622cda95f2612eb8ad52f8c794852"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5da622cda95f2612eb8ad52f8c794852">precoding_info_nof_layers</a></td></tr>
<tr class="memdesc:a5da622cda95f2612eb8ad52f8c794852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precoding information and number of layers.  <br /></td></tr>
<tr class="separator:a5da622cda95f2612eb8ad52f8c794852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a693bc62f9b9d21c73a7610ea4043f9f0" id="r_a693bc62f9b9d21c73a7610ea4043f9f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a693bc62f9b9d21c73a7610ea4043f9f0">antenna_ports</a></td></tr>
<tr class="memdesc:a693bc62f9b9d21c73a7610ea4043f9f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Antenna ports for PUSCH transmission - 2, 3, 4 or 5 bits.  <br /></td></tr>
<tr class="separator:a693bc62f9b9d21c73a7610ea4043f9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006a2341f889c9564fb8dbffb1b7d6bc" id="r_a006a2341f889c9564fb8dbffb1b7d6bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a006a2341f889c9564fb8dbffb1b7d6bc">srs_request</a></td></tr>
<tr class="memdesc:a006a2341f889c9564fb8dbffb1b7d6bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRS request - 2 or 3 bits.  <br /></td></tr>
<tr class="separator:a006a2341f889c9564fb8dbffb1b7d6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6c8de96b342fe5631c0be0f99e3dfe" id="r_a3f6c8de96b342fe5631c0be0f99e3dfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f6c8de96b342fe5631c0be0f99e3dfe">csi_request</a></td></tr>
<tr class="memdesc:a3f6c8de96b342fe5631c0be0f99e3dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSI request - 0 to 6 bits.  <br /></td></tr>
<tr class="separator:a3f6c8de96b342fe5631c0be0f99e3dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe273121ed3105e79632e9e7b7c7766" id="r_abbe273121ed3105e79632e9e7b7c7766"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abbe273121ed3105e79632e9e7b7c7766">cbg_transmission_info</a></td></tr>
<tr class="memdesc:abbe273121ed3105e79632e9e7b7c7766"><td class="mdescLeft">&#160;</td><td class="mdescRight">CBG Transmission Information (CBGTI) - 0, 2, 4, 6 or 8 bits.  <br /></td></tr>
<tr class="separator:abbe273121ed3105e79632e9e7b7c7766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8a39250010c287193d5f8dc2760375" id="r_a0a8a39250010c287193d5f8dc2760375"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a8a39250010c287193d5f8dc2760375">ptrs_dmrs_association</a></td></tr>
<tr class="memdesc:a0a8a39250010c287193d5f8dc2760375"><td class="mdescLeft">&#160;</td><td class="mdescRight">PT-RS/DM-RS association - 2 bit if present.  <br /></td></tr>
<tr class="separator:a0a8a39250010c287193d5f8dc2760375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e16dff780a97d396b961a3c7b3385c" id="r_ab2e16dff780a97d396b961a3c7b3385c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2e16dff780a97d396b961a3c7b3385c">beta_offset_indicator</a></td></tr>
<tr class="memdesc:ab2e16dff780a97d396b961a3c7b3385c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beta offset indicator - 2 bits if present.  <br /></td></tr>
<tr class="separator:ab2e16dff780a97d396b961a3c7b3385c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d4e8dec4810a6840dba7d2a338dab0" id="r_a57d4e8dec4810a6840dba7d2a338dab0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt; <a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57d4e8dec4810a6840dba7d2a338dab0">dmrs_seq_initialization</a></td></tr>
<tr class="memdesc:a57d4e8dec4810a6840dba7d2a338dab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DM-RS sequence initialization - 1 bit if present.  <br /></td></tr>
<tr class="separator:a57d4e8dec4810a6840dba7d2a338dab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3891642c5cbc755b56e6b90ad5b217a9" id="r_a3891642c5cbc755b56e6b90ad5b217a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3891642c5cbc755b56e6b90ad5b217a9">ul_sch_indicator</a></td></tr>
<tr class="memdesc:a3891642c5cbc755b56e6b90ad5b217a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UL-SCH indicator - 1 bit.  <br /></td></tr>
<tr class="separator:a3891642c5cbc755b56e6b90ad5b217a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Required parameters for packing a DCI format 0_1 scrambled by C-RNTI, CS-RNTI, SP-CSI-RNTI or MCS-C-RNTI. </p>
<dl class="section remark"><dt>Remarks</dt><dd>Defined in TS38.212 Section 7.3.1.1.2. </dd></dl>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a693bc62f9b9d21c73a7610ea4043f9f0" name="a693bc62f9b9d21c73a7610ea4043f9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a693bc62f9b9d21c73a7610ea4043f9f0">&#9670;&#160;</a></span>antenna_ports</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_0_1_configuration::antenna_ports</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Antenna ports for PUSCH transmission - 2, 3, 4 or 5 bits. </p>
<p>Indicates the antenna ports the UE must use to transmit the PUSCH and the corresponding DM-RS, as per TS38.212 Section 7.3.1.1.2 and Tables 7.3.1.1.2-6 to 7.3.1.1.2-23, according to wether transform precoding is enabled, the DM-RS type (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a3d2e9cc2c59f040a6f1ddee30fe78034" title="UL DM-RS type for DM-RS mapping type A.">dci_size_config::pusch_dmrs_A_type</a> and <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#ae9bba7e6ad3a046595eca59aa5a625ae" title="UL DM-RS type for DM-RS mapping type B.">dci_size_config::pusch_dmrs_B_type</a>) and the maximum DM-RS length (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a973c48cd7a3f1a6f0e3eb68ef2191210" title="Maximum number of OFDM symbols occupied by the front-loaded UL DM-RS for DM-RS mapping type A.">dci_size_config::pusch_dmrs_A_max_len</a> and <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#acdf0d9c8d420e5079aa20cdccd0af988" title="Maximum number of OFDM symbols occupied by the front-loaded UL DM-RS for DM-RS mapping type B.">dci_size_config::pusch_dmrs_B_max_len</a>). </p>

</div>
</div>
<a id="ab2e16dff780a97d396b961a3c7b3385c" name="ab2e16dff780a97d396b961a3c7b3385c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e16dff780a97d396b961a3c7b3385c">&#9670;&#160;</a></span>beta_offset_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::beta_offset_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beta offset indicator - 2 bits if present. </p>
<p>Indicates beta offset values as per TS38.213 Table 9.3-3. Required if dynamic beta offsets are configured for UCI on PUSCH, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a2a8da2a9a4633b79c48af41f53b57b88">dci_size_config::dynamic_beta_offsets</a> is set to <code>true</code> when computing the DCI sizes. </p>

</div>
</div>
<a id="a54bd4fdd9a1c5f9447527c46ece74d31" name="a54bd4fdd9a1c5f9447527c46ece74d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bd4fdd9a1c5f9447527c46ece74d31">&#9670;&#160;</a></span>bwp_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::bwp_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bandwidth part indicator - 0, 1 or 2 bits.</p>
<p>Identifies the BWP for the frequency domain allocation. The number of bits is determined by the number of UL BWP configured by higher layers, <picture><source srcset="../../form_132_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$n_{\textup{BWP,RRC}}$" src="../../form_132.png"/></picture> (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a696d6859ca8d948216dbc28cce804950" title="parameter  for DCI format 0_1, in TS38.212 Section 7.3.1.1.2.">dci_size_config::nof_ul_bwp_rrc</a>). It can be either:</p><ul>
<li><picture><source srcset="../../form_133_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$\bigl \lceil \log_2(n_{\textup{BWP,RRC}} + 1)\bigr \rceil$" src="../../form_133.png"/></picture> bits if <picture><source srcset="../../form_134_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$n_{\textup{BWP,RRC}} \leq 3$" src="../../form_134.png"/></picture>, set according to the higher layer parameter <em>BWP-Id</em> (see TS38.331 Section 6.3.2, Information Element <em>BWP-Id</em>).</li>
<li><picture><source srcset="../../form_135_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$\bigl \lceil \log_2(n_{\textup{BWP,RRC}})\bigr \rceil$" src="../../form_135.png"/></picture> bits otherwise, as per TS38.212 Table 7.3.1.1.2-1.</li>
</ul>
<p>It is required if any BWP besides the initial UL BWP is configured by higher layers, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a696d6859ca8d948216dbc28cce804950">dci_size_config::nof_ul_bwp_rrc</a> is not 0. </p>

</div>
</div>
<a id="a92cba3cb3a85b0716f6e01e84a29e96d" name="a92cba3cb3a85b0716f6e01e84a29e96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cba3cb3a85b0716f6e01e84a29e96d">&#9670;&#160;</a></span>carrier_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::carrier_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Carrier indicator - 3 bits if present, as per TS38.213 Section 10.1. </p>
<p>Set to the value indicated by the higher layer parameter <em>CrossCarrierSchedulingConfig</em> (see TS38.331 Section 6.3.2, Information Element <em>ServingCellConfig</em>) if configured, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a866eb130581395806c5171b6c22a8282">dci_size_config::cross_carrier_configured</a> is set to <code>true</code> when computing the DCI sizes. Otherwise, leave it unset. </p>

</div>
</div>
<a id="abbe273121ed3105e79632e9e7b7c7766" name="abbe273121ed3105e79632e9e7b7c7766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe273121ed3105e79632e9e7b7c7766">&#9670;&#160;</a></span>cbg_transmission_info</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::cbg_transmission_info</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CBG Transmission Information (CBGTI) - 0, 2, 4, 6 or 8 bits. </p>
<p>Number of bits determined by the higher layer parameter <em>maxCodeBlockGroupsPerTransportBlock</em> (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a756e60793e3461f5b56071658e7941ba">dci_size_config::max_cbg_tb_pusch</a>). Set as per TS38.214 Section 6.1.5.2 if the UE is configured to use CBGs, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a756e60793e3461f5b56071658e7941ba">dci_size_config::max_cbg_tb_pusch</a> is set when computing the DCI sizes. </p>

</div>
</div>
<a id="a3f6c8de96b342fe5631c0be0f99e3dfe" name="a3f6c8de96b342fe5631c0be0f99e3dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6c8de96b342fe5631c0be0f99e3dfe">&#9670;&#160;</a></span>csi_request</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::csi_request</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSI request - 0 to 6 bits. </p>
<p>Required if the higher layer parameter <em>reportTriggerSize</em> (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#aaa110bb13f7ed0c70b8a21790d7368be" title="Size of the CSI request DCI field. See TS38.214 Section 5.2.1.5.1.">dci_size_config::report_trigger_size</a>) is not 0. </p>

</div>
</div>
<a id="a57d4e8dec4810a6840dba7d2a338dab0" name="a57d4e8dec4810a6840dba7d2a338dab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d4e8dec4810a6840dba7d2a338dab0">&#9670;&#160;</a></span>dmrs_seq_initialization</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::dmrs_seq_initialization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DM-RS sequence initialization - 1 bit if present. </p>
<p>Required if transform precoding is disabled, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#aaa55318064ac8e1e5497e21ec2bc4752">dci_size_config::transform_precoding_enabled</a> is set to <code>false</code> when computing the DCI sizes. </p>

</div>
</div>
<a id="afd28a8f3e3f20a6cf98a818dae7fee83" name="afd28a8f3e3f20a6cf98a818dae7fee83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd28a8f3e3f20a6cf98a818dae7fee83">&#9670;&#160;</a></span>dynamic_pusch_res_allocation_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d9/def/namespacesrsran.html#a1578093914d32b2cd2f9d8be4de57789">dynamic_resource_allocation</a>&gt; srsran::dci_0_1_configuration::dynamic_pusch_res_allocation_type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PUSCH resource allocation type selector for dynamic PUSCH resource allocations. </p>
<p>Set this parameter for UEs configured with dynamic PUSCH resource allocation, as indicated by the higher layer parameter <em>resourceAllocation</em> (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a5ebe76064e117b46044ecaf1f6ad3f43">dci_size_config::pusch_res_allocation_type</a>). Otherwise, leave it unset. </p>

</div>
</div>
<a id="a2d20928b883c10e76ebf4b1fbbf8df34" name="a2d20928b883c10e76ebf4b1fbbf8df34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d20928b883c10e76ebf4b1fbbf8df34">&#9670;&#160;</a></span>first_dl_assignment_index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_0_1_configuration::first_dl_assignment_index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1st downlink assignment index - 1 or 2 bits. </p>
<p>It occupies 1 bit for semi-static HARQ-ACK codebook and 2 bits for dynamic HARQ-ACK codebook (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#acf0d38745e44d3361bdc49c2a27fd936" title="PDSCH HARQ-ACK codebook type.">dci_size_config::pdsch_harq_ack_cb</a>). </p>

</div>
</div>
<a id="ad4fed8b6cc921ec88746f28c2dc5b102" name="ad4fed8b6cc921ec88746f28c2dc5b102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4fed8b6cc921ec88746f28c2dc5b102">&#9670;&#160;</a></span>frequency_hopping_flag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::frequency_hopping_flag</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency hopping flag - 1 bit if present, as per TS38.212 Section 7.3.1.1.2 and TS38.214 Section 6.3. </p>
<p>Set as per TS38.212 Table 7.3.1.1.1-3 and TS38.214 Section 6.3 if the higher layer parameter <em>frequencyHopping</em> (see TS38.331 Section 6.3.2, Information Element <em>PUSCH-Config</em>) and resource allocation type 1 are configured, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a17da1af7e97f05004b7d69e3e77faf51">dci_size_config::frequency_hopping_configured</a> is set to <code>true</code> and <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a5ebe76064e117b46044ecaf1f6ad3f43">dci_size_config::pusch_res_allocation_type</a> is not set to <code>resource_allocation_type_0</code> when computing the DCI sizes. Otherwise, leave it unset. </p>

</div>
</div>
<a id="aa0a1ecb92c2e1c10024864272ca15ead" name="aa0a1ecb92c2e1c10024864272ca15ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a1ecb92c2e1c10024864272ca15ead">&#9670;&#160;</a></span>frequency_resource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_0_1_configuration::frequency_resource</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency domain resource assignment - number of bits as per TS38.212 Section 7.3.1.1.2. </p>
<p>For resource allocation type 0, this field occupies <picture><source srcset="../../form_123_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$N_{RBG}$" src="../../form_123.png"/></picture> bits, providing the resource allocation as per TS38.214 Section 6.1.2.2.1 (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a0ef6735534f507b49c45bfbaa51cdf43">dci_size_config::nof_ul_rb_groups</a>). For resource allocation type 1, this field takes <picture><source srcset="../../form_136_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$\Bigl \lceil \log_2(N_{RB}^{UL,BWP}(N_{RB}^{UL,BWP}+1)/2) \Bigr \rceil$" src="../../form_136.png"/></picture> bits as per TS38.214 Section 6.1.2.2.2. If the resource allocation type is dynamically selected, this field occupies 1 bit more than the resource allocation type with the largest field size. In this case, the MSB bit is used to pack the resource allocation type (see <a class="el" href="#afd28a8f3e3f20a6cf98a818dae7fee83">dynamic_pusch_res_allocation_type</a>). </p>

</div>
</div>
<a id="af7ea8f385e9c47a943c6a30a3ba92960" name="af7ea8f385e9c47a943c6a30a3ba92960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ea8f385e9c47a943c6a30a3ba92960">&#9670;&#160;</a></span>hopping_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::hopping_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency hopping offset, selected from the RRC parameter <em>frequencyHoppingOffsetLists</em>. </p>
<p><em>frequencyHoppingOffsetLists</em>, given by TS38.331 Section 6.3.2, <em>PUSCH-Config</em> Information Element, provides 2 or 4 selectable frequency offsets, as per TS38.214 Section 6.3. The <code>hopping_offset</code> field acts as an index for <em>frequencyHoppingOffsetLists</em>, determining which of the possible offsets is used.</p>
<p>it must be set to one of the following values:</p><ul>
<li>(0, 1), if <em>frequencyHoppingOffsetLists</em> has 2 possible offsets.</li>
<li>(0, 1, 2, 3), if <em>frequencyHoppingOffsetLists</em> has 4 possible offsets.</li>
</ul>
<p>It is required if frequency hopping is enabled via the <a class="el" href="#ad4fed8b6cc921ec88746f28c2dc5b102">frequency_hopping_flag</a>. Otherwise, leave it unset. </p>

</div>
</div>
<a id="a930db06ee1273e498f33d9e4eb04ad56" name="a930db06ee1273e498f33d9e4eb04ad56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930db06ee1273e498f33d9e4eb04ad56">&#9670;&#160;</a></span>N_ul_hop</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::N_ul_hop</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter <picture><source srcset="../../form_127_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$N_{\textup{UL\_hop}}$" src="../../form_127.png"/></picture>, as per TS38.212 Section 7.3.1.1.2. </p>
<p>Number of bits used in the DCI payload to pack the frequency hopping offset, represented by <a class="el" href="#af7ea8f385e9c47a943c6a30a3ba92960">hopping_offset</a>.</p>
<p>it must be set to:</p><ul>
<li>1, if the RRC parameter <em>frequencyHoppingOffsetLists</em> has 2 possible offsets.</li>
<li>2, if the RRC parameter <em>frequencyHoppingOffsetLists</em> has 4 possible offsets.</li>
</ul>
<p>The frequency hopping offset is packed within the most significant bits of the frequency domain resource assignment field, therefore, setting <code>N_ul_hop</code> does not affect the total payload size. It is required if frequency hopping is enabled via the <a class="el" href="#ad4fed8b6cc921ec88746f28c2dc5b102">frequency_hopping_flag</a>. Otherwise, leave it unset. </p>

</div>
</div>
<a id="a5d3e24ea314f850cebdcf38bbed32405" name="a5d3e24ea314f850cebdcf38bbed32405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3e24ea314f850cebdcf38bbed32405">&#9670;&#160;</a></span>payload_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d19/structsrsran_1_1dci__0__1__size.html">dci_0_1_size</a> srsran::dci_0_1_configuration::payload_size</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCI format 0_1 payload size parameters. </p>
<p>The DCI payload size is determined by the DCI size alignment procedure specified in TS38.212 Section 7.3.1.0. See <a class="el" href="../../d9/def/namespacesrsran.html#adc65c573a9ccab6d6ab556990ea6154f">get_dci_sizes</a> for more information. </p>

</div>
</div>
<a id="a5da622cda95f2612eb8ad52f8c794852" name="a5da622cda95f2612eb8ad52f8c794852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5da622cda95f2612eb8ad52f8c794852">&#9670;&#160;</a></span>precoding_info_nof_layers</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::precoding_info_nof_layers</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Precoding information and number of layers. </p>
<p>The content and actual number of bits is defined by TS38.212 Tables 7.3.1.1.2-2/3/4/5, according to whether transform precoding is enabled or disabled, and the values of the higher layer parameters <em>maxRank</em> (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#ae2661146a9ea4a0f30e12c39e5df2abd" title="Maximum UE transmission rank for codebook based operation.">dci_size_config::max_rank</a>) and <em>codebookSubset</em> (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#ac40443c858580f469fcdc7b4f4e041c8" title="Subset of PMIs addressed by TPMI.">dci_size_config::cb_subset</a>). It is required for codebook based transmission with more than one antenna port, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#ac40443c858580f469fcdc7b4f4e041c8">dci_size_config::cb_subset</a> is set when computing the DCI sizes. Otherwise, leave it unset. </p>

</div>
</div>
<a id="a0a8a39250010c287193d5f8dc2760375" name="a0a8a39250010c287193d5f8dc2760375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8a39250010c287193d5f8dc2760375">&#9670;&#160;</a></span>ptrs_dmrs_association</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::ptrs_dmrs_association</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PT-RS/DM-RS association - 2 bit if present. </p>
<p>This parameter is used to link a PT-RS to a DM-RS. It must be set if PT-RS signals are configured (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a34071c78fb9c5bd4ba4f3030efc5e792" title="PT-RS signals flag.">dci_size_config::ptrs_uplink_configured</a>) and there is more than one UL DM-RS, that is, when transform precoding is disabled and the maximum configured UL rank is grater than 1 (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#ae2661146a9ea4a0f30e12c39e5df2abd" title="Maximum UE transmission rank for codebook based operation.">dci_size_config::max_rank</a>). </p>

</div>
</div>
<a id="a00677bbbe919e245d54dec8dc13eb274" name="a00677bbbe919e245d54dec8dc13eb274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00677bbbe919e245d54dec8dc13eb274">&#9670;&#160;</a></span>second_dl_assignment_index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a>&gt; srsran::dci_0_1_configuration::second_dl_assignment_index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2nd downlink assignment index - 2 bits if present. </p>
<p>Required for dynamic HARQ-ACK codebooks with two HARQ-ACK sub-codebooks. (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#acf0d38745e44d3361bdc49c2a27fd936">dci_size_config::pdsch_harq_ack_cb</a> and <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#a4eaf24a50bca9913e039dbdad2e9b1b0" title="Dual dynamic HARQ-ACK codebook flag.">dci_size_config::dynamic_dual_harq_ack_cb</a>). </p>

</div>
</div>
<a id="a006a2341f889c9564fb8dbffb1b7d6bc" name="a006a2341f889c9564fb8dbffb1b7d6bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006a2341f889c9564fb8dbffb1b7d6bc">&#9670;&#160;</a></span>srs_request</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_0_1_configuration::srs_request</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRS request - 2 or 3 bits. </p>
<p>This parameter occupies:</p><ul>
<li>2 bits for a UE in a cell not configured with the higher layer parameter <em>supplementaryUplink</em> (see TS38.331 Section 6.3.2, Information Element <em>ServingCellConfig</em>), filled as per TS38.212 Table 7.3.1.1.2-24.</li>
<li>3 bits for a UE in a cell configured with <em>supplementaryUplink</em>. The first bit is the UL/SUL indicator in TS38.212 Table 7.3.1.1.1-1 and the remaining bits are filled as per TS38.212 Table 7.3.1.1.2-24.</li>
</ul>
<p>This field may also indicate the associated CSI-RS according to TS38.214 Section 6.1.1.2. </p>

</div>
</div>
<a id="ab4bb5251e2092467a4037c5556038096" name="ab4bb5251e2092467a4037c5556038096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bb5251e2092467a4037c5556038096">&#9670;&#160;</a></span>srs_resource_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_0_1_configuration::srs_resource_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRS Resource Indicator (SRI). </p>
<p>For codebook based transmission, the SRI selects between one of two SRS resources belonging to different antenna pannels, and occupies 1 bit (see TS38.212 Table 7.3.1.1.2-32). For non-codebook based transmission, the SRI is set as per TS38.212 Tables 7.3.1.1.2-28/29/30/31, and occupies <picture><source srcset="../../form_138_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$\Biggl \lceil \log_2 \Biggl
(\sum_{k=1}^{\min\{L_{max}, N_{SRS}\}}\binom{N}{k} \Biggr) \Biggr \rceil $" src="../../form_138.png"/></picture> bits (see <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#af0556ab1dc835bfb58747cbc5cc9992d" title="Parameter  in TS38.212 Section 7.3.1.1.2.">dci_size_config::pusch_max_layers</a> and <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#ac0eb65d14166ba07f9a5347b003caf8c" title="Parameter  in TS38.212 Section 7.3.1.1.2, indicating the number of SRS resources.">dci_size_config::nof_srs_resources</a>). </p>

</div>
</div>
<a id="aadb5dad71bde6ec3a4ee6643bac09387" name="aadb5dad71bde6ec3a4ee6643bac09387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb5dad71bde6ec3a4ee6643bac09387">&#9670;&#160;</a></span>time_resource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_0_1_configuration::time_resource</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Time domain resource assignment - 0, 1, 2, 3 or 4 bits, as per TS38.214 Section 6.1.2.1. </p>
<p>The number of bits is determined as <picture><source srcset="../../form_137_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$\Bigl \lceil \log_2(I) \Bigr \rceil$" src="../../form_137.png"/></picture>, where <picture><source srcset="../../form_122_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$I$" src="../../form_122.png"/></picture> is either:</p><ul>
<li>The number of entries in the higher layer parameter <em>pusch-TimeDomainAllocationList</em> (see TS38.331 Section 6.3.2, Information Element <em>PUSCH-Config</em>), if configured.</li>
<li>16 otherwise, which is the number of entries in the default table (see TS38.214 Table 6.1.2.1.1-2). </li>
</ul>

</div>
</div>
<a id="a3891642c5cbc755b56e6b90ad5b217a9" name="a3891642c5cbc755b56e6b90ad5b217a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3891642c5cbc755b56e6b90ad5b217a9">&#9670;&#160;</a></span>ul_sch_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d1d/classunsigned.html">unsigned</a> srsran::dci_0_1_configuration::ul_sch_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UL-SCH indicator - 1 bit. </p>
<p>Indicates if UL-SCH should be included in a PUSCH transmission, according to its possible values:</p><ul>
<li>0: Exclude UL-SCH from the PUSCH transmission. Allows UCI on PUSCH without application data.</li>
<li>1: Include UL-SCH in the PUSCH transmission. </li>
</ul>

</div>
</div>
<a id="a227f063e8cc6d81f872131dee1ffa082" name="a227f063e8cc6d81f872131dee1ffa082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a227f063e8cc6d81f872131dee1ffa082">&#9670;&#160;</a></span>ul_sul_indicator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d57/classsrsran_1_1optional.html">optional</a>&lt;<a class="el" href="../../d9/db9/classbool.html">bool</a>&gt; srsran::dci_0_1_configuration::ul_sul_indicator</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UL/SUL indicator - 1 bit if present, as per TS38.212 Table 7.3.1.1.1-1. </p>
<p>Set as per TS38.212 Table 7.3.1.1.1-1 to signal a resource allocation on the Supplementary Uplink (SUL) if the UE is configured with the higher layer parameter <em>supplementaryUplink</em> (see TS38.331 Section 6.3.2, Information Element <em>ServingCellConfig</em>) and more than a single carrier in the cell is configured for PUSCH transmission, i.e., if <a class="el" href="../../d1/d9e/structsrsran_1_1dci__size__config.html#aff42a5ea01e1bbba0899c7fc601e33a7">dci_size_config::sul_configured</a> is set to <code>true</code> when computing the DCI sizes. Otherwise, leave it unset. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/srsran/ran/pdcch/<a class="el" href="../../de/d27/dci__packing_8h_source.html">dci_packing.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
