use super::token::{*, TokenType::*};
use IrOp::*;
use IrType::*;
use super::parse::*;
use super::ir_dump::{IrInfo, IRINFO};
// use super::lib::*;
use super::mir::*;

use std::sync::Mutex;
use std::fmt;

// mir9cc's code generation is two-pass. In the first pass, abstract
// syntax trees are compiled to IR (intermediate representation).
//
// IR resembles the real x86-64 instruction set, but it has infinite
// number of registers. We don't try too hard to reuse registers in
// this pass. Instead, we "kill" registers to mark them as dead when
// we are done with them and use new registers.
//
// Such infinite number of registers are mapped to a finite registers
// in a later pass.

lazy_static! {
	pub static ref REGNO: Mutex<i32> = Mutex::new(1);
	pub static ref RETURN_LABEL: Mutex<i32> = Mutex::new(0);
	pub static ref RETURN_REG: Mutex<i32> = Mutex::new(0);
}

#[allow(dead_code)]
#[derive(Debug, PartialEq, std::cmp::Eq, std::hash::Hash)]
pub enum IrOp {
	IrImm,
	IrMov,
	IrAdd,
	IrBpRel,
	IrSub,
	IrMul,
	IrDiv,
	IrRet,
	IrExpr,
	IrStore(i32),
	IrLoad(i32),
	IrLabel,
	IrUnless,
	IrJmp,
	IrCall { name: String, len: usize, args: Vec<i32> },
	IrStoreArg(i32),
	IrLt,
	IrEqual, 
	IrNe,
	IrIf,
	IrLabelAddr(String),
	IrOr,
	IrXor,
	IrAnd,
	IrLe,
	IrShl,
	IrShr,
	IrMod,
	IrNeg,
	IrKill,
	IrNop,
}

#[derive(Debug)]
pub struct Ir {
	pub op: IrOp,
	pub lhs: i32,
	pub rhs: i32,
	pub kills: Vec<i32>		// For liveness tracking
}

impl Ir {
	pub fn new(ty: IrOp, lhs: i32, rhs: i32) -> Self {
		Self {
			op: ty,
			lhs: lhs,
			rhs: rhs,
			kills: vec![],
		}
	}
	fn bittype(ty: &TokenType) -> IrOp {
		match ty {
			TokenAdd => { IrAdd },
			TokenSub => { IrSub },
			TokenStar => { IrMul },
			TokenDiv => { IrDiv },
			TokenLt => { IrLt },
			TokenLe => { IrLe },
			TokenShl => { IrShl },
			TokenShr => { IrShr },
			TokenMod => { IrMod },
			TokenAmpersand => { IrAnd },
			TokenOr => { IrOr },
			TokenXor => { IrXor },
			TokenEof => { panic!("tokeneof!!!"); }
			_ => { panic!("bittype error."); }
		}
	}
	pub fn get_irinfo(&self) -> IrInfo {
		match &self.op {
			IrCall { name, len, args } => {
				let _name = name;
				let _len = len;
				let _args = args;
				return IRINFO.lock().unwrap().get(&IrOp::IrCall { name: format!(""), len: 0, args: vec![] }).unwrap().clone();
			},
			IrLabelAddr(_) => {
				return IRINFO.lock().unwrap().get(&IrOp::IrLabelAddr(String::new())).unwrap().clone();
			}
			IrLoad(_) => {
				return IRINFO.lock().unwrap().get(&IrOp::IrLoad(0)).unwrap().clone();
			}
			IrStore(_) => {
				return IRINFO.lock().unwrap().get(&IrOp::IrStore(0)).unwrap().clone();
			}
			IrStoreArg(_) => {
				return IRINFO.lock().unwrap().get(&IrOp::IrStoreArg(0)).unwrap().clone();
			}
			_ => {
				return IRINFO.lock().unwrap().get(&self.op).unwrap().clone();
			}
		}
	}
	pub fn tostr(&self) -> String {
		let irinfo = self.get_irinfo();
		match irinfo.ty.clone() {
			NoArg => { format!("Nop") },
			Reg => { format!("{}, r{}", irinfo.ty, self.lhs) },
			Label => { format!("{}", self.lhs) },
			RegReg => { format!("{} r{}, r{}", irinfo.name, self.lhs, self.rhs) },
			RegImm => { format!("{} r{}, {}", irinfo.name, self.lhs, self.rhs) },
			RegLabel => { format!("{} r{}, .L{}", irinfo.name, self.lhs, self.rhs) },
			Call => {
				match &self.op {
					IrCall{ name, len, args } => {
						let _len = len;
						let mut s = String::from(format!("{} {}(", irinfo.name, name));
						for arg in args {
							s += &format!(", {}", arg);
						}
						s += &format!("), {}, {})", self.lhs, self.rhs);
						return s;
					}
					_ => { panic!("tostr call error {}"); }
				}
			}
			Imm => { format!("{} {}", irinfo.name, self.lhs) },
			ImmImm => { format!("{} {} {}", irinfo.name, self.lhs, self.rhs) }
			LabelAddr => { format!("{} r{} .L.str{}", irinfo.name, self.lhs, self.rhs) }
			Mem => { 
				match self.op {
					IrLoad(size) | IrStore(size) | IrStoreArg(size) => { format!("{}{} r{} r{}", irinfo.name, size, self.lhs, self.rhs) }
					_ => { panic!("tostr Mem error."); }
				} 
			}
		}
	}
	fn emit(op: IrOp, lhs: i32, rhs: i32, code: &mut Vec<Ir>) {
		code.push(Ir::new(op, lhs, rhs));
	} 
}

#[derive(Debug, Clone, PartialEq)]
pub enum IrType {
	NoArg,
	Reg,
	Label,
	RegReg,
	RegImm,
	RegLabel,
	Call,
	Imm,
	ImmImm,
	LabelAddr,
	Mem,
}

impl fmt::Display for IrType {
	fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
		match self {
			NoArg => { write!(f, "NoArg") },
			Reg => { write!(f, "Reg") },
			Label => { write!(f, "Label") },
			RegReg => { write!(f, "RegReg") },
			RegImm => { write!(f, "RegImm") },
			RegLabel => { write!(f, "RegLabel") },
			Call => { write!(f, "Call") },
			Imm => { write!(f, "Imm") },
			ImmImm => { write!(f, "ImmImm") },
			LabelAddr => { write!(f, "LabelAddr") },
			Mem => { write!(f, "Mem") },
		}
	}
}

pub struct Function {
	pub name: String,
	pub irs: Vec<Ir>,
	pub stacksize: i32,
}

impl Function {
	fn new(name: String, irs: Vec<Ir>, stacksize: i32) -> Self {
		Self {
			name,
			irs,
			stacksize,
		}
	}
}

fn kill(r: i32, code: &mut Vec<Ir>) {
	if let Some(_) = code.last() {
		code.last_mut().unwrap().kills.push(r);
	} else {
		panic!("kill fun error.");
	}
}

fn label(r: i32, code: &mut Vec<Ir>) {
	Ir::emit(IrLabel, r, 0, code);
}

fn jmp(x: i32, code: &mut Vec<Ir>) {
	Ir::emit(IrJmp, x, 0, code);
}

fn load(ctype: &Type, dst: i32, src: i32, code: &mut Vec<Ir>) {
	Ir::emit(IrOp::IrLoad(ctype.size), dst, src, code);
}

fn store(ctype: &Type, dst: i32, src: i32, code: &mut Vec<Ir>) {
	Ir::emit(IrOp::IrStore(ctype.size), dst, src, code);
}

fn store_arg(ctype: &Type, offset: i32, id: i32, code: &mut Vec<Ir>) {
	Ir::emit(IrOp::IrStoreArg(ctype.size), offset, id, code);
}

fn gen_binop(irop: IrOp, lhs: &Node, rhs: &Node, code: &mut Vec<Ir>) -> i32 {
	let r1 = gen_expr(lhs, code);
	let r2 = gen_expr(rhs, code);
	Ir::emit(irop, r1, r2, code);
	kill(r2, code);
	return r1;
}

fn gen_inc_scale(ctype: &Type) -> i32 {
	match ctype.ty {
		Ty::PTR => { return ctype.ptr_to.as_ref().unwrap().size; }
		_ => { return 1; }
	}
}

fn gen_imm(op: IrOp, r1: i32, num: i32, code: &mut Vec<Ir>) {
	let r2 = new_regno();
	Ir::emit(IrImm, r2, num, code);
	Ir::emit(op, r1, r2, code);
	kill(r2, code);
}

fn gen_pre_inc(ctype: &Type, lhs: &Node, code: &mut Vec<Ir>, num: i32) -> i32 {
	let r1 = gen_lval(lhs, code);
	let r2 = new_regno();
	load(ctype, r2, r1, code);
	gen_imm(IrAdd, r2, num * gen_inc_scale(ctype), code);
	store(ctype, r1, r2, code);
	kill(r1, code);
	return r2;
}

fn gen_post_inc(ctype: &Type, lhs: &Node, code: &mut Vec<Ir>, num: i32) -> i32 {
	let r = gen_pre_inc(ctype, lhs, code, num);
	gen_imm(IrSub, r, num * gen_inc_scale(ctype), code);
	return r;
}

fn new_regno() -> i32 {
	*REGNO.lock().unwrap() += 1;
	return *REGNO.lock().unwrap();
}

// In C, all expressions that can be written on the left-hand side of
// the '=' operator must have an address in memory. In other words, if
// you can apply the '&' operator to take an address of some
// expression E, you can assign E to a new value.
//
// Other expressions, such as `1+2`, cannot be written on the lhs of
// '=', since they are just temporary values that don't have an address.
//
// The stuff that can be written on the lhs of '=' is called lvalue.
// Other values are called rvalue. An lvalue is essentially an address.
//
// When lvalues appear on the rvalue context, they are converted to
// rvalues by loading their values from their addresses. You can think
// '&' as an operator that suppresses such automatic lvalue-to-rvalue
// conversion.
//
// This function evaluates a given node as an lvalue.

fn gen_lval(node: &Node, code: &mut Vec<Ir>) -> i32 {
	
	match &node.op {
		NodeType::Deref(_, expr) => {
			return gen_expr(expr, code);
		}
		NodeType::VarRef(var) => {
			let r = new_regno();
			if var.is_local {
				Ir::emit(IrBpRel, r, var.offset, code);
			} else {
				Ir::emit(IrLabelAddr(var.labelname.clone().unwrap()), r, 0, code);
			}
			return r;
		}
		NodeType::Dot(ctype, expr, _) => {
			let r1 = gen_lval(expr, code);
			gen_imm(IrAdd, r1, ctype.offset, code);
			return r1;
		}
		_ => { panic!("not an lvalue")}
	}
}

// allocate of index for register to NodeNum
fn gen_expr(node: &Node, code: &mut Vec<Ir>) -> i32 {

	match &node.op {
		NodeType::Num(val) => {
			let r = new_regno();
			Ir::emit(IrImm, r, *val, code);
			return r;
		},
		NodeType::BinaryTree(_, ty, lhs, rhs) => {
			match ty {
				TokenLogAnd => {
					let r1 = gen_expr(lhs, code);
					let x = new_label();
					Ir::emit(IrUnless, r1, x, code);
					let r2 = gen_expr(rhs, code);
					Ir::emit(IrMov, r1, r2, code);
					kill(r2, code);
					Ir::emit(IrUnless, r1, x, code);
					Ir::emit(IrImm, r1, 1, code);
					label(x, code);
					return r1;
				}
				TokenLogOr => {
					let r1 = gen_expr(lhs, code);
					let x = new_label();
					let y = new_label();
					Ir::emit(IrUnless, r1, x, code);
					Ir::emit(IrImm, r1, 1, code);
					jmp(y, code);
					label(x, code);
					let r2 = gen_expr(rhs, code);
					Ir::emit(IrMov, r1, r2, code);
					kill(r2, code);
					Ir::emit(IrUnless, r1, y, code);
					Ir::emit(IrImm, r1, 1, code);
					label(y, code);
					return r1;
				}
				_ => {
					return gen_binop(Ir::bittype(ty), lhs, rhs, code);
				}
			}
		},
		NodeType::VarRef(var) => {
			let lhi = gen_lval(node, code);
			load(&var.ctype, lhi, lhi, code);
			return lhi;
		}
		NodeType::Dot(ctype, ..) => {
			let lhi = gen_lval(node, code);
			load(ctype, lhi, lhi, code);
			return lhi;
		},
		NodeType::Assign(ctype, lhs, rhs) => {
			let rhi = gen_expr(rhs, code);
			let lhi = gen_lval(lhs, code);
			store(ctype, lhi, rhi, code);
			kill(lhi, code);
			return rhi;
		},
		NodeType::Call(_, ident, callarg) => {
			let mut args = vec![];
			for arg in callarg {
				args.push(gen_expr(arg, code));
			}
			let r = new_regno();
			Ir::emit(
				IrCall{ 
					name: (*ident).clone(), 
					len: args.len(),
					args: args.clone()
				}, 
				r, 
				0, 
				code
			);
			for arg in args {
				kill(arg, code);
			}
			return r;
		}
		NodeType::Deref(_, lhs) => {
			let r = gen_expr(lhs, code);
			load(lhs.nodesctype(None).ptr_to.unwrap().as_ref(), r, r, code);
			return r;
		}
		NodeType::Addr(_, lhs) => {
			return gen_lval(lhs, code);
		}
		NodeType::Equal(lhs, rhs) => {
			return gen_binop(IrEqual, lhs, rhs, code);
		}
		NodeType::Ne(lhs, rhs) => {
			return gen_binop(IrNe, lhs, rhs, code);
		}
		NodeType::Not(expr) => {
			let r1 = gen_expr(expr, code);
			let r2 = new_regno();
			Ir::emit(IrImm, r2, 0, code);
			Ir::emit(IrEqual, r1, r2, code);
			kill(r2, code);
			return r1;
		}
		NodeType::Ternary(_, cond, then, els) => {
			let x = new_label();
			let y = new_label();
			let r = gen_expr(cond, code);
			Ir::emit(IrUnless, r, x, code);
			let r2 = gen_expr(then, code);
			Ir::emit(IrMov, r, r2, code);
			kill(r2, code);
			jmp(y, code);
			label(x, code);
			let r3 = gen_expr(els, code);
			Ir::emit(IrMov, r, r3, code);
			kill(r3, code);
			label(y, code);
			return r;
		}
		NodeType::TupleExpr(_, lhs, rhs) => {
			kill(gen_expr(lhs, code), code);
			return gen_expr(rhs, code);
		}
		NodeType::IncDec(ctype, selector, lhs) => {
			if *selector == 1 { return gen_post_inc(ctype, lhs, code, 1); }
			else { return gen_post_inc(ctype, lhs, code, -1); }
		}
		NodeType::Cast(ctype, expr) => {
			let r1 = gen_expr(expr, code);
			if ctype.ty != Ty::BOOL {
				return r1;
			}
			let r2 = new_regno();
			Ir::emit(IrImm, r2, 0, code);
			Ir::emit(IrNe, r1, r2, code);
			kill(r2, code);
			return r1;
		}
		NodeType::StmtExpr(_, body) => {
			if let NodeType::CompStmt(stmts) = &body.op {
				let len = stmts.len();
				for i in 0..len-1 {
					gen_stmt(&stmts[i], code);
				}
				if len > 0 {
					if let NodeType::Expr(ref expr) = stmts.last().unwrap().op {
						return gen_expr(expr, code);
					}
				}
			}
			let r = new_regno();
			Ir::emit(IrImm, r, 0, code);
			return r;
		}
		_ => { panic!("gen_expr NodeType error at {:?}", node.op); }
	}

}


fn gen_stmt(node: &Node, code: &mut Vec<Ir>) {
	match &node.op {
		NodeType::NULL => { 
			return; 
		}
		NodeType::Ret(lhs) => {
			
			let lhi = gen_expr(lhs.as_ref(), code);
			
			if *RETURN_LABEL.lock().unwrap() > 0 {
				Ir::emit(IrMov, *RETURN_REG.lock().unwrap(), lhi, code);
				kill(lhi, code);
				jmp(*RETURN_LABEL.lock().unwrap(), code);
				return;
			}
			Ir::emit(IrRet, lhi, 0, code);
			kill(lhi, code);
		}
		NodeType::Expr(lhs) => {
			kill(gen_expr(lhs.as_ref(), code), code);
		}
		NodeType::IfThen(cond, then, elthen) => {
			let lhi = gen_expr(cond, code);
			let x1 = new_label();
			let x2 = new_label();
			Ir::emit(IrUnless, lhi, x1, code);
			kill(lhi, code);
			gen_stmt(then, code);
			jmp(x2, code);
			label(x1, code);
			if let Some(elnode) = elthen {
				gen_stmt(elnode, code);
			}
			label(x2, code);
		}
		NodeType::CompStmt(lhs) => {
			for stmt in lhs {
				gen_stmt(stmt, code);
			}
		}
		NodeType::For(init, cond, inc, body, break_label, continue_label) => {
			let x = new_label();
			gen_stmt(init, code);
			label(x, code);
			match cond.op {
				NodeType::NULL => {}
				_ => {
					let r2 = gen_expr(cond, code);
					Ir::emit(IrUnless, r2, *break_label, code);
					kill(r2, code);
				}
			}
			gen_stmt(body, code);
			label(*continue_label, code);
			gen_stmt(inc, code);
			jmp(x, code);
			label(*break_label, code);
		}
		NodeType::DoWhile(body, cond, break_label, continue_label) => {
			let x = new_label();
			label(x, code);
			gen_stmt(body, code);
			label(*continue_label, code);
			let r = gen_expr(cond, code);
			Ir::emit(IrIf, r, x, code);
			kill(r, code);
			label(*break_label, code);
		}
		NodeType::Switch(cond, body, cases, break_label) => {
			let r = gen_expr(cond, code);
			for (val, case_label) in cases {
				let x = gen_expr(val, code);
				Ir::emit(IrEqual, x, r, code);
				Ir::emit(IrIf, x, *case_label, code);
				kill(x, code);
			}
			kill(r, code);
			jmp(*break_label, code);
			gen_stmt(body, code);
			label(*break_label, code);
		}
		NodeType::Case(_, body, case_label) => {
			label(*case_label, code);
			gen_stmt(body, code);
		}
		NodeType::Break(break_label) => {
			jmp(*break_label, code);
		}
		NodeType::Continue(continue_label) => {
			jmp(*continue_label, code);
		}
		enode => { panic!("unexpeceted node {:?}", enode); }
	}
}

// generate IR Vector
pub fn gen_ir(program: &mut Program) {
	
	for funode in &mut program.nodes {
		
		let mut code = vec![];
		*REGNO.lock().unwrap() = 1;
		
		match &funode.op {
			NodeType::Func(_, name, args, body, stacksize) => {
				for i in 0..args.len() {
					store_arg(&args[i].ctype, args[i].offset, i as i32, &mut code);
				}
				gen_stmt(body, &mut code);
				let func = Function::new(name.clone(), code, *stacksize);
				program.funs.push(func);
			}
			_ => { panic!(" should be func node at gen_ir: {:?}", funode); }
		}
	}
}