
*** Running vivado
    with args -log iir.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source iir.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun May  4 21:19:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source iir.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
Command: read_checkpoint -auto_incremental -incremental D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/utils_1/imports/synth_1/iir.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/utils_1/imports/synth_1/iir.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top iir -part xc7a200tisbv484-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Device 21-403] Loading part xc7a200tisbv484-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 8464
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1099.527 ; gain = 469.254
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'a0b0', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:6]
INFO: [Synth 8-11241] undeclared symbol 'a1b0', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:6]
INFO: [Synth 8-11241] undeclared symbol 'a2b0', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:6]
INFO: [Synth 8-11241] undeclared symbol 'a3b0', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:6]
INFO: [Synth 8-11241] undeclared symbol 'a0b1', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:7]
INFO: [Synth 8-11241] undeclared symbol 'a1b1', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:7]
INFO: [Synth 8-11241] undeclared symbol 'a2b1', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:7]
INFO: [Synth 8-11241] undeclared symbol 'a3b1', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:7]
INFO: [Synth 8-11241] undeclared symbol 'a0b2', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:8]
INFO: [Synth 8-11241] undeclared symbol 'a1b2', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:8]
INFO: [Synth 8-11241] undeclared symbol 'a2b2', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:8]
INFO: [Synth 8-11241] undeclared symbol 'a3b2', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:8]
INFO: [Synth 8-11241] undeclared symbol 'a0b3', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:9]
INFO: [Synth 8-11241] undeclared symbol 'a1b3', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:9]
INFO: [Synth 8-11241] undeclared symbol 'a2b3', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:9]
INFO: [Synth 8-11241] undeclared symbol 'a3b3', assumed default net type 'wire' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:9]
INFO: [Synth 8-6157] synthesizing module 'iir' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/iir.v:3]
INFO: [Synth 8-6157] synthesizing module 'bougly' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:3]
INFO: [Synth 8-6157] synthesizing module 'ha' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ha' (0#1) [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:23]
INFO: [Synth 8-6157] synthesizing module 'fa' [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:30]
INFO: [Synth 8-6155] done synthesizing module 'fa' (0#1) [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:30]
INFO: [Synth 8-6155] done synthesizing module 'bougly' (0#1) [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/bougly.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/iir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'iir' (0#1) [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/sources_1/new/iir.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1206.180 ; gain = 575.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1206.180 ; gain = 575.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1206.180 ; gain = 575.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1206.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/constrs_1/new/timmng.xdc]
Finished Parsing XDC File [D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.srcs/constrs_1/new/timmng.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1298.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1298.828 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.828 ; gain = 668.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tisbv484-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.828 ; gain = 668.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.828 ; gain = 668.555
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ns_reg' in module 'iir'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                           000001 |                              000
                      s1 |                           000010 |                              001
                      s2 |                           000100 |                              010
                      s3 |                           001000 |                              011
                      s4 |                           010000 |                              100
                      s5 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ns_reg' using encoding 'one-hot' in module 'iir'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.828 ; gain = 668.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 7     
+---Registers : 
	                7 Bit    Registers := 7     
	                4 Bit    Registers := 14    
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ns_reg[4]) is unused and will be removed from module iir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1298.828 ; gain = 668.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1396.312 ; gain = 766.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1396.535 ; gain = 766.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1406.746 ; gain = 776.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1623.125 ; gain = 992.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1623.125 ; gain = 992.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1623.125 ; gain = 992.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1623.125 ; gain = 992.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1623.125 ; gain = 992.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1623.125 ; gain = 992.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT2   |     4|
|4     |LUT3   |     8|
|5     |LUT4   |    11|
|6     |LUT5   |     4|
|7     |LUT6   |     5|
|8     |FDRE   |    59|
|9     |FDSE   |     1|
|10    |IBUF   |     2|
|11    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1623.125 ; gain = 992.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1623.125 ; gain = 900.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1623.125 ; gain = 992.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1623.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1623.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6972ca0
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1623.125 ; gain = 1230.227
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1623.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/verilog_11/project_2IIR_Filter/project_2IIR_Filter.runs/synth_1/iir.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1623.125 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file iir_utilization_synth.rpt -pb iir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  4 21:20:56 2025...
