#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jan 25 16:34:59 2023
# Process ID: 16984
# Current directory: C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.runs/synth_1
# Command line: vivado.exe -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.runs/synth_1/toplevel.vds
# Journal file: C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 358.156 ; gain = 100.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/ficheros/toplevel.vhd:22]
INFO: [Synth 8-3491] module 'picoblaze' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:32' bound to instance 'processor' of component 'picoblaze' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/ficheros/toplevel.vhd:93]
INFO: [Synth 8-638] synthesizing module 'picoblaze' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:45]
INFO: [Synth 8-3491] module 'IO_strobe_logic' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/IO_strobe_logic.vhd:11' bound to instance 'IO_strobes' of component 'IO_strobe_logic' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:453]
INFO: [Synth 8-638] synthesizing module 'IO_strobe_logic' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/IO_strobe_logic.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'IO_strobe_logic' (1#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/IO_strobe_logic.vhd:22]
INFO: [Synth 8-3491] module 'arithmetic_process' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/arithmatic.vhd:23' bound to instance 'arithmetic_group' of component 'arithmetic_process' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:466]
INFO: [Synth 8-638] synthesizing module 'arithmetic_process' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/arithmatic.vhd:34]
INFO: [Synth 8-3491] module 'addsub8' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/arithmatic.vhd:103' bound to instance 'add_sub_module' of component 'addsub8' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/arithmatic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'addsub8' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/arithmatic.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'addsub8' (2#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/arithmatic.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_process' (3#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/arithmatic.vhd:34]
INFO: [Synth 8-3491] module 'shift_rotate' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/shift_rotate.vhd:22' bound to instance 'shift_group' of component 'shift_rotate' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:476]
INFO: [Synth 8-638] synthesizing module 'shift_rotate' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/shift_rotate.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'shift_rotate' (4#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/shift_rotate.vhd:34]
INFO: [Synth 8-3491] module 'flip' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/flip.vhd:14' bound to instance 'flip_group' of component 'flip' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:488]
INFO: [Synth 8-638] synthesizing module 'flip' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/flip.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'flip' (5#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/flip.vhd:20]
INFO: [Synth 8-3491] module 'shift_rs232' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/shift_rs232.vhd:14' bound to instance 'shift_serial' of component 'shift_rs232' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:493]
INFO: [Synth 8-638] synthesizing module 'shift_rs232' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/shift_rs232.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'shift_rs232' (6#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/shift_rs232.vhd:20]
INFO: [Synth 8-3491] module 'logical_bus_processing' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/logical_bus_processing.vhd:21' bound to instance 'logical_group' of component 'logical_bus_processing' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:506]
INFO: [Synth 8-638] synthesizing module 'logical_bus_processing' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/logical_bus_processing.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'logical_bus_processing' (7#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/logical_bus_processing.vhd:30]
INFO: [Synth 8-3491] module 'T_state_and_Reset' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/T_state_and_Reset.vhd:13' bound to instance 'basic_control' of component 'T_state_and_Reset' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:517]
INFO: [Synth 8-638] synthesizing module 'T_state_and_Reset' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/T_state_and_Reset.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'T_state_and_Reset' (8#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/T_state_and_Reset.vhd:20]
INFO: [Synth 8-3491] module 'register_and_flag_enable' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/register_and_flag_enable.vhd:17' bound to instance 'reg_and_flag_enables' of component 'register_and_flag_enable' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:523]
INFO: [Synth 8-638] synthesizing module 'register_and_flag_enable' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/register_and_flag_enable.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'register_and_flag_enable' (9#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/register_and_flag_enable.vhd:32]
INFO: [Synth 8-3491] module 'carry_flag_logic' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/carry_flag_logic.vhd:9' bound to instance 'carry_logic' of component 'carry_flag_logic' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:537]
INFO: [Synth 8-638] synthesizing module 'carry_flag_logic' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/carry_flag_logic.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'carry_flag_logic' (10#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/carry_flag_logic.vhd:22]
INFO: [Synth 8-3491] module 'zero_flag_logic' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/zero_flag_logic.vhd:11' bound to instance 'zero_logic' of component 'zero_flag_logic' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:549]
INFO: [Synth 8-638] synthesizing module 'zero_flag_logic' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/zero_flag_logic.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'zero_flag_logic' (11#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/zero_flag_logic.vhd:21]
INFO: [Synth 8-3491] module 'program_counter' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/program_counter.vhd:11' bound to instance 'prog_count' of component 'program_counter' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:562]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/program_counter.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (12#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/program_counter.vhd:27]
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'register_bank' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/register_bank.vhd:10' bound to instance 'data_registers' of component 'register_bank' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:581]
INFO: [Synth 8-638] synthesizing module 'register_bank' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/register_bank.vhd:21]
	Parameter M bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_bank' (13#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/register_bank.vhd:21]
	Parameter M bound to: 4 - type: integer 
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'stack_ram' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:12' bound to instance 'stack_memory' of component 'stack_ram' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:593]
INFO: [Synth 8-638] synthesizing module 'stack_ram' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:21]
	Parameter M bound to: 4 - type: integer 
	Parameter N bound to: 11 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
INFO: [Synth 8-638] synthesizing module 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:85]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_x1s' (14#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:85]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ram_x1s' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:76' bound to instance 'stack_ram_bit' of component 'ram_x1s' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'stack_ram' (15#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_ram.vhd:21]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'stack_counter' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_counter.vhd:13' bound to instance 'stack_control' of component 'stack_counter' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:603]
INFO: [Synth 8-638] synthesizing module 'stack_counter' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_counter.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'stack_counter' (16#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/stack_counter.vhd:28]
INFO: [Synth 8-3491] module 'interrupt_capture' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/interrupt_capture.vhd:13' bound to instance 'get_interrupt' of component 'interrupt_capture' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:618]
INFO: [Synth 8-638] synthesizing module 'interrupt_capture' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/interrupt_capture.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'interrupt_capture' (17#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/interrupt_capture.vhd:22]
INFO: [Synth 8-3491] module 'interrupt_logic' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/interrupt_logic.vhd:16' bound to instance 'interrupt_control' of component 'interrupt_logic' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:628]
INFO: [Synth 8-638] synthesizing module 'interrupt_logic' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/interrupt_logic.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'interrupt_logic' (18#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/interrupt_logic.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'picoblaze' (19#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/picoblaze/picoblaze.vhd:45]
INFO: [Synth 8-3491] module 'SECDEDRAM' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/memorias_programa/secded_RAM.vhd:23' bound to instance 'secded_ram_core' of component 'SECDEDRAM' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/ficheros/toplevel.vhd:105]
INFO: [Synth 8-638] synthesizing module 'SECDEDRAM' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/memorias_programa/secded_RAM.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'SECDEDRAM' (20#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/memorias_programa/secded_RAM.vhd:36]
INFO: [Synth 8-3491] module 'secded_test_32bits' declared at 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/memorias_programa/secded_test_32bits.vhd:5' bound to instance 'program' of component 'secded_test_32bits' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/ficheros/toplevel.vhd:116]
INFO: [Synth 8-638] synthesizing module 'secded_test_32bits' [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/memorias_programa/secded_test_32bits.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'secded_test_32bits' (21#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/memorias_programa/secded_test_32bits.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (22#1) [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/ficheros/toplevel.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 429.914 ; gain = 172.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 429.914 ; gain = 172.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 429.914 ; gain = 172.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/constrs_1/new/fichero_restricciones.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/constrs_1/new/fichero_restricciones.xdc:22]
Finished Parsing XDC File [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/constrs_1/new/fichero_restricciones.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/constrs_1/new/fichero_restricciones.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 798.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 798.844 ; gain = 541.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 798.844 ; gain = 541.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 798.844 ; gain = 541.125
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element dout_reg was removed.  [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/memorias_programa/secded_test_32bits.vhd:2074]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 798.844 ; gain = 541.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 74    
	  17 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
	  23 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	  18 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 1     
+---Registers : 
	               43 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 161   
+---RAMs : 
	              624 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module toplevel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module IO_strobe_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module addsub8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module arithmetic_process 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_rotate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module flip 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
Module shift_rs232 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module logical_bus_processing 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 96    
Module T_state_and_Reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module register_and_flag_enable 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module carry_flag_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module zero_flag_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module ram_x1s 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module stack_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module stack_counter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
Module interrupt_capture 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module interrupt_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module picoblaze 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SECDEDRAM 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
	  17 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 3     
	  14 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
	  23 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	  18 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 1     
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              624 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module secded_test_32bits 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element program/dout_reg was removed.  [C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.srcs/sources_1/imports/memorias_programa/secded_test_32bits.vhd:2074]
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[31]' (FD) to 'processor/flip_group/bus_width_loop[8].Y_reg[8]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[31]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[30]' (FD) to 'processor/flip_group/bus_width_loop[9].Y_reg[9]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[30].Y_reg[30]' (FD) to 'processor/shift_serial/Y_reg[9]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[30]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[28]' (FD) to 'processor/flip_group/bus_width_loop[11].Y_reg[11]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[28].Y_reg[28]' (FD) to 'processor/shift_serial/Y_reg[11]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[28]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[29]' (FD) to 'processor/flip_group/bus_width_loop[10].Y_reg[10]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[29].Y_reg[29]' (FD) to 'processor/shift_serial/Y_reg[10]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[29]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[24]' (FD) to 'processor/flip_group/bus_width_loop[15].Y_reg[15]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[24].Y_reg[24]' (FD) to 'processor/shift_serial/Y_reg[15]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[24]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[25]' (FD) to 'processor/flip_group/bus_width_loop[14].Y_reg[14]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[25].Y_reg[25]' (FD) to 'processor/shift_serial/Y_reg[14]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[25]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[26]' (FD) to 'processor/flip_group/bus_width_loop[13].Y_reg[13]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[26].Y_reg[26]' (FD) to 'processor/shift_serial/Y_reg[13]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[26]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[27]' (FD) to 'processor/flip_group/bus_width_loop[12].Y_reg[12]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[27].Y_reg[27]' (FD) to 'processor/shift_serial/Y_reg[12]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[27]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[18]' (FD) to 'processor/flip_group/bus_width_loop[21].Y_reg[21]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[18].Y_reg[18]' (FD) to 'processor/shift_serial/Y_reg[21]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[18]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[19]' (FD) to 'processor/flip_group/bus_width_loop[20].Y_reg[20]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[19].Y_reg[19]' (FD) to 'processor/shift_serial/Y_reg[20]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[19]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[16]' (FD) to 'processor/flip_group/bus_width_loop[23].Y_reg[23]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[16].Y_reg[16]' (FD) to 'processor/shift_serial/Y_reg[23]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[16]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[17]' (FD) to 'processor/flip_group/bus_width_loop[22].Y_reg[22]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[17].Y_reg[17]' (FD) to 'processor/shift_serial/Y_reg[22]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[17]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[22]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[23]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[20]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[21]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[3]' (FD) to 'processor/flip_group/bus_width_loop[4].Y_reg[4]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[3].Y_reg[3]' (FD) to 'processor/shift_serial/Y_reg[4]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[3]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[5]' (FD) to 'processor/flip_group/bus_width_loop[2].Y_reg[2]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[5].Y_reg[5]' (FD) to 'processor/shift_serial/Y_reg[2]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[5]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[1]' (FD) to 'processor/flip_group/bus_width_loop[6].Y_reg[6]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[1].Y_reg[1]' (FD) to 'processor/shift_serial/Y_reg[6]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[1]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[2]' (FDPE) to 'rxbuff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'processor/shift_serial/Y_reg[0]' (FD) to 'processor/flip_group/bus_width_loop[7].Y_reg[7]'
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[0].Y_reg[0]' (FD) to 'processor/shift_serial/Y_reg[7]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[0]' (FDPE) to 'rxbuff_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[4]' (FDPE) to 'rxbuff_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[8]' (FDPE) to 'rxbuff_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[12]' (FDPE) to 'rxbuff_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[14]' (FDPE) to 'rxbuff_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[15]' (FDPE) to 'rxbuff_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[11]' (FDPE) to 'rxbuff_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[13]' (FDPE) to 'rxbuff_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[6]' (FDPE) to 'rxbuff_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'rxbuff_out_reg[9]' (FDPE) to 'rxbuff_out_reg[10]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 798.844 ; gain = 541.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------------+---------------+----------------+
|Module Name        | RTL Object       | Depth x Width | Implemented As | 
+-------------------+------------------+---------------+----------------+
|secded_test_32bits | dout_reg         | 2048x43       | Block RAM      | 
|toplevel           | program/dout_reg | 2048x43       | Block RAM      | 
+-------------------+------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------------------------+-----------+----------------------+-----------------+
|toplevel    | processor/data_registers/RB_reg | Implied   | 32 x 32              | RAM32X1D x 32   | 
|toplevel    | secded_ram_core/ram_mem_reg     | Implied   | 16 x 39              | RAM16X1S x 39   | 
+------------+---------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_174/program/dout_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_174/program/dout_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_174/program/dout_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 798.844 ; gain = 541.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 798.844 ; gain = 541.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------------------------+-----------+----------------------+-----------------+
|toplevel    | processor/data_registers/RB_reg | Implied   | 32 x 32              | RAM32X1D x 32   | 
|toplevel    | secded_ram_core/ram_mem_reg     | Implied   | 16 x 39              | RAM16X1S x 39   | 
+------------+---------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'processor/flip_group/bus_width_loop[31].Y_reg[31]' (FD) to 'processor/shift_serial/Y_reg[8]'
INFO: [Synth 8-4480] The timing for the instance program/dout_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance program/dout_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance program/dout_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 818.234 ; gain = 560.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 818.234 ; gain = 560.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 818.234 ; gain = 560.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 818.234 ; gain = 560.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 818.234 ; gain = 560.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 818.234 ; gain = 560.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 818.234 ; gain = 560.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |     3|
|3     |LUT1       |     4|
|4     |LUT2       |    18|
|5     |LUT3       |    91|
|6     |LUT4       |    30|
|7     |LUT5       |   101|
|8     |LUT6       |   266|
|9     |MUXF7      |    22|
|10    |MUXF8      |    11|
|11    |RAM16X1S   |    39|
|12    |RAM32X1D   |    32|
|13    |RAMB18E1   |     1|
|14    |RAMB36E1   |     1|
|15    |RAMB36E1_1 |     1|
|16    |FDCE       |     6|
|17    |FDPE       |     3|
|18    |FDRE       |   371|
|19    |FDSE       |    11|
|20    |IBUF       |     5|
|21    |OBUF       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+-------------------------+------+
|      |Instance                                 |Module                   |Cells |
+------+-----------------------------------------+-------------------------+------+
|1     |top                                      |                         |  1021|
|2     |  processor                              |picoblaze                |   562|
|3     |    IO_strobes                           |IO_strobe_logic          |     8|
|4     |    arithmetic_group                     |arithmetic_process       |    33|
|5     |      add_sub_module                     |addsub8                  |    32|
|6     |    basic_control                        |T_state_and_Reset        |     6|
|7     |    carry_logic                          |carry_flag_logic         |     2|
|8     |    data_registers                       |register_bank            |    88|
|9     |    flip_group                           |flip                     |    16|
|10    |    get_interrupt                        |interrupt_capture        |     5|
|11    |    interrupt_control                    |interrupt_logic          |     3|
|12    |    logical_group                        |logical_bus_processing   |    32|
|13    |    prog_count                           |program_counter          |    27|
|14    |    reg_and_flag_enables                 |register_and_flag_enable |     6|
|15    |    shift_group                          |shift_rotate             |    33|
|16    |    shift_serial                         |shift_rs232              |    16|
|17    |    stack_control                        |stack_counter            |    21|
|18    |    stack_memory                         |stack_ram                |   264|
|19    |      \bus_width_loop[0].stack_ram_bit   |ram_x1s                  |    23|
|20    |      \bus_width_loop[10].stack_ram_bit  |ram_x1s_0                |    23|
|21    |      \bus_width_loop[1].stack_ram_bit   |ram_x1s_1                |    23|
|22    |      \bus_width_loop[2].stack_ram_bit   |ram_x1s_2                |    23|
|23    |      \bus_width_loop[3].stack_ram_bit   |ram_x1s_3                |    23|
|24    |      \bus_width_loop[4].stack_ram_bit   |ram_x1s_4                |    23|
|25    |      \bus_width_loop[5].stack_ram_bit   |ram_x1s_5                |    23|
|26    |      \bus_width_loop[6].stack_ram_bit   |ram_x1s_6                |    23|
|27    |      \bus_width_loop[7].stack_ram_bit   |ram_x1s_7                |    23|
|28    |      \bus_width_loop[8].stack_ram_bit   |ram_x1s_8                |    23|
|29    |      \bus_width_loop[9].stack_ram_bit   |ram_x1s_9                |    23|
|30    |    zero_logic                           |zero_flag_logic          |     2|
|31    |  program                                |secded_test_32bits       |   296|
|32    |  secded_ram_core                        |SECDEDRAM                |   148|
+------+-----------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 818.234 ; gain = 560.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 818.234 ; gain = 191.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 818.234 ; gain = 560.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 39 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 818.234 ; gain = 573.355
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/TFG/secded32bits_witherrsfixed/secded32bits_witherrsfixed.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 818.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 25 16:35:43 2023...
