Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu May 13 18:37:08 2021
| Host         : lfvelez-Latitude-7290 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_drc -file yuv_filter_drc_routed.rpt -pb yuv_filter_drc_routed.pb -rpx yuv_filter_drc_routed.rpx
| Design       : yuv_filter
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_yuv_filter
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 29
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| DPIP-1  | Warning  | Input pipelining             | 8          |
| DPOP-1  | Warning  | PREG Output pipelining       | 8          |
| DPOP-2  | Warning  | MREG Output pipelining       | 11         |
| ZPS7-1  | Warning  | PS7 block required           | 1          |
| REQP-29 | Advisory | enum_CREG_0_connects_CEC_GND | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP rgb2yuv11_U0/yuv_filter_mac_mufYi_U5/yuv_filter_mac_mufYi_DSP48_4_U/p input rgb2yuv11_U0/yuv_filter_mac_mufYi_U5/yuv_filter_mac_mufYi_DSP48_4_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP rgb2yuv11_U0/yuv_filter_mac_mufYi_U6/yuv_filter_mac_mufYi_DSP48_4_U/p input rgb2yuv11_U0/yuv_filter_mac_mufYi_U6/yuv_filter_mac_mufYi_DSP48_4_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00 input rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00 input rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00 input yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00 input yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00 input yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00 input yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP rgb2yuv11_U0/yuv_filter_mac_mucud_U2/yuv_filter_mac_mucud_DSP48_1_U/p output rgb2yuv11_U0/yuv_filter_mac_mucud_U2/yuv_filter_mac_mucud_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP rgb2yuv11_U0/yuv_filter_mac_mudEe_U3/yuv_filter_mac_mudEe_DSP48_2_U/p output rgb2yuv11_U0/yuv_filter_mac_mudEe_U3/yuv_filter_mac_mudEe_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00 output rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p output yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP yuv2rgb_U0/yuv_filter_mac_mujbC_U43/yuv_filter_mac_mujbC_DSP48_6_U/p output yuv2rgb_U0/yuv_filter_mac_mujbC_U43/yuv_filter_mac_mujbC_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP yuv2rgb_U0/yuv_filter_mac_mukbM_U44/yuv_filter_mac_mukbM_DSP48_7_U/p output yuv2rgb_U0/yuv_filter_mac_mukbM_U44/yuv_filter_mac_mukbM_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00 output yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00 output yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP rgb2yuv11_U0/yuv_filter_mac_mucud_U2/yuv_filter_mac_mucud_DSP48_1_U/p multiplier stage rgb2yuv11_U0/yuv_filter_mac_mucud_U2/yuv_filter_mac_mucud_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP rgb2yuv11_U0/yuv_filter_mac_mudEe_U3/yuv_filter_mac_mudEe_DSP48_2_U/p multiplier stage rgb2yuv11_U0/yuv_filter_mac_mudEe_U3/yuv_filter_mac_mudEe_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP rgb2yuv11_U0/yuv_filter_mac_mueOg_U4/yuv_filter_mac_mueOg_DSP48_3_U/p multiplier stage rgb2yuv11_U0/yuv_filter_mac_mueOg_U4/yuv_filter_mac_mueOg_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP rgb2yuv11_U0/yuv_filter_mac_mufYi_U5/yuv_filter_mac_mufYi_DSP48_4_U/p multiplier stage rgb2yuv11_U0/yuv_filter_mac_mufYi_U5/yuv_filter_mac_mufYi_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP rgb2yuv11_U0/yuv_filter_mac_mufYi_U6/yuv_filter_mac_mufYi_DSP48_4_U/p multiplier stage rgb2yuv11_U0/yuv_filter_mac_mufYi_U6/yuv_filter_mac_mufYi_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00 multiplier stage rgb2yuv11_U0/yuv_filter_mul_mubkb_U1/yuv_filter_mul_mubkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p multiplier stage yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP yuv2rgb_U0/yuv_filter_mac_mujbC_U43/yuv_filter_mac_mujbC_DSP48_6_U/p multiplier stage yuv2rgb_U0/yuv_filter_mac_mujbC_U43/yuv_filter_mac_mujbC_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP yuv2rgb_U0/yuv_filter_mac_mukbM_U44/yuv_filter_mac_mukbM_DSP48_7_U/p multiplier stage yuv2rgb_U0/yuv_filter_mac_mukbM_U44/yuv_filter_mac_mukbM_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00 multiplier stage yuv2rgb_U0/yuv_filter_mul_mubkb_x_U41/yuv_filter_mul_mubkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00 multiplier stage yuv_scale_U0/yuv_filter_mul_mubkb_x_U26/yuv_filter_mul_mubkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>

REQP-29#1 Advisory
enum_CREG_0_connects_CEC_GND  
rgb2yuv11_U0/yuv_filter_mac_mufYi_U5/yuv_filter_mac_mufYi_DSP48_4_U/p: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
Related violations: <none>


