# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sources_1/new/4_Shift_Register_DB.vhd"
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sim_6/new/Shift_Register_TB.vhd"

# Do not sort compile order
nosort
