{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486395639118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 32-bit " "Running Quartus II 32-bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486395639119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 06 10:40:38 2017 " "Processing started: Mon Feb 06 10:40:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486395639119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486395639119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --generate_symbol=Z:/ELEC374/Phase1/bus32_to_5_encoder.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --generate_symbol=Z:/ELEC374/Phase1/bus32_to_5_encoder.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486395639119 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(11) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(11): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646454 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(12) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(12): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(13) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(13): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(14) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(14): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(15) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(15): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(16) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(16): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(17) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(17): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(18) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(18): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(19) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(19): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(20) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(20): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(21) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(21): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(22) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(22): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(23) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(23): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(24) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(24): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(25) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(25): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646457 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(26) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(26): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646458 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(27) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(27): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646458 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(28) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(28): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646458 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "S bus32_to_5_encoder.v(29) " "Verilog HDL Procedural Assignment error at bus32_to_5_encoder.v(29): object \"S\" on left-hand side of assignment must have a variable data type" {  } { { "bus32_to_5_encoder.v" "" { Text "Z:/ELEC374/Phase1/bus32_to_5_encoder.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1486395646458 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 19 s 0 s Quartus II 32-bit " "Quartus II 32-bit Create Symbol File was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486395646459 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 06 10:40:46 2017 " "Processing ended: Mon Feb 06 10:40:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486395646459 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486395646459 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486395646459 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486395646459 ""}
