# //  Questa Sim-64
# //  Version 2024.3_2 linux_x86_64 Nov 25 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do scripts/vsim_mixedsim.tcl
# 0
# 1
# 0
# -all
# QuestaSim
# 0
# 1
# output/control_unit_rtl.dbg
# output/control_unit_rtl.bin
# output/control_unit_rtl.db
# control_unit_rtl_vopt
# output/control_unit_questasim_work
#  -g -I input -work output/control_unit_questasim_work -verbose
#  +define+design_top_is_control_unit +define+DESIGN_NAME_MACRO=control_unit +incdir+input -work work -sv
#  -mixedsvvh -work work
#  -assertdebug -msgmode both -classdebug -uvmcontrol=all -debugDB=output/control_unit_rtl.dbg -sclib output/control_unit_questasim_work -L output/control_unit_questasim_work
#  +acc -suppress 10587 -debugdb -noincr -sclib output/control_unit_questasim_work -L output/control_unit_questasim_work
# -suppress 13314 -suppress 13233 +define+RTL_SIM +define+SYSTEMC_DUT +define+design_top_is_control_unit +define+DESIGN_NAME_MACRO=control_unit +incdir+input -work work -sv
# -mixedsvvh -work work
# -assertdebug -msgmode both -classdebug -uvmcontrol=all -debugDB=output/control_unit_rtl.dbg -sclib output/control_unit_questasim_work -L output/control_unit_questasim_work
# 1
# QuestaSim-64 vlog 2024.3_2 Compiler 2024.11 Nov 25 2024
# Start time: 13:43:26 on Jan 24,2025
# vlog -reportprogress 300 -suppress 13314 -suppress 13233 "+define+RTL_SIM" "+define+SYSTEMC_DUT" "+define+design_top_is_control_unit" "+define+DESIGN_NAME_MACRO=control_unit" "+incdir+input" -work work -sv input/apb_pkg.sv 
# -- Compiling package apb_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:43:26 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.3_2 Compiler 2024.11 Nov 25 2024
# Start time: 13:43:26 on Jan 24,2025
# vlog -reportprogress 300 -suppress 13314 -suppress 13233 "+define+RTL_SIM" "+define+SYSTEMC_DUT" "+define+design_top_is_control_unit" "+define+DESIGN_NAME_MACRO=control_unit" "+incdir+input" -work work -sv input/audioport_pkg.sv 
# -- Compiling package audioport_pkg
# -- Importing package apb_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:43:26 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.3_2 Compiler 2024.11 Nov 25 2024
# Start time: 13:43:26 on Jan 24,2025
# vlog -reportprogress 300 -suppress 13314 -suppress 13233 "+define+RTL_SIM" "+define+SYSTEMC_DUT" "+define+design_top_is_control_unit" "+define+DESIGN_NAME_MACRO=control_unit" "+incdir+input" -work work -sv input/audioport_util_pkg.sv 
# -- Compiling package audioport_util_pkg
# -- Importing package apb_pkg
# -- Importing package audioport_pkg
# 
# Top level modules:
# 	--none--
# End time: 13:43:26 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.3_2 Compiler 2024.11 Nov 25 2024
# Start time: 13:43:26 on Jan 24,2025
# vlog -reportprogress 300 -suppress 13314 -suppress 13233 "+define+RTL_SIM" "+define+SYSTEMC_DUT" "+define+design_top_is_control_unit" "+define+DESIGN_NAME_MACRO=control_unit" "+incdir+input" -work work -sv input/control_unit_svamod.sv 
# -- Compiling package control_unit_svamod_sv_unit
# -- Importing package audioport_pkg
# -- Importing package apb_pkg
# -- Importing package audioport_util_pkg
# -- Compiling module control_unit_svamod
# 
# Top level modules:
# 	control_unit_svamod
# End time: 13:43:27 on Jan 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.3_2 Compiler 2024.11 Nov 25 2024
# Start time: 13:43:27 on Jan 24,2025
# vlog -reportprogress 300 -suppress 13314 -suppress 13233 "+define+RTL_SIM" "+define+SYSTEMC_DUT" "+define+design_top_is_control_unit" "+define+DESIGN_NAME_MACRO=control_unit" "+incdir+input" -work work -sv input/apb_if.sv 
# -- Compiling package apb_if_sv_unit
# -- Importing package audioport_pkg
# -- Importing package apb_pkg
# -- Compiling interface apb_if
# 
# Top level modules:
# 	--none--
# End time: 13:43:27 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.3_2 Compiler 2024.11 Nov 25 2024
# Start time: 13:43:27 on Jan 24,2025
# vlog -reportprogress 300 -suppress 13314 -suppress 13233 "+define+RTL_SIM" "+define+SYSTEMC_DUT" "+define+design_top_is_control_unit" "+define+DESIGN_NAME_MACRO=control_unit" "+incdir+input" -work work -sv input/irq_out_if.sv 
# -- Compiling package irq_out_if_sv_unit
# -- Importing package audioport_pkg
# -- Importing package apb_pkg
# -- Compiling interface irq_out_if
# 
# Top level modules:
# 	--none--
# End time: 13:43:27 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.3_2 Compiler 2024.11 Nov 25 2024
# Start time: 13:43:27 on Jan 24,2025
# vlog -reportprogress 300 -suppress 13314 -suppress 13233 "+define+RTL_SIM" "+define+SYSTEMC_DUT" "+define+design_top_is_control_unit" "+define+DESIGN_NAME_MACRO=control_unit" "+incdir+input" -work work -sv input/control_unit_test.sv 
# -- Compiling package control_unit_test_sv_unit
# -- Importing package audioport_pkg
# -- Importing package apb_pkg
# -- Importing package audioport_util_pkg
# -- Compiling program control_unit_test
# 
# Top level modules:
# 	control_unit_test
# End time: 13:43:27 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.3_2 Compiler 2024.11 Nov 25 2024
# Start time: 13:43:27 on Jan 24,2025
# vlog -reportprogress 300 -suppress 13314 -suppress 13233 "+define+RTL_SIM" "+define+SYSTEMC_DUT" "+define+design_top_is_control_unit" "+define+DESIGN_NAME_MACRO=control_unit" "+incdir+input" -work work -sv input/control_unit_tb.sv 
# -- Compiling package control_unit_tb_sv_unit
# -- Importing package apb_pkg
# -- Importing package audioport_pkg
# -- Importing package audioport_util_pkg
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 13:43:27 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# sccom -reportprogress -verbose -g -I input -work output/control_unit_questasim_work -verbose input/control_unit.cpp 
# Start time: 13:43:27 on Jan 24,2025
# 
# QuestaSim-64 sccom 2024.3_2 compiler 2024.11 Nov 25 2024
# 
# -- Compiling module control_unit
# Exported modules:
# 	control_unit
# End time: 13:43:31 on Jan 24,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# sccom -reportprogress -g -I input -work output/control_unit_questasim_work -verbose -link 
# Start time: 13:43:31 on Jan 24,2025
# 
# QuestaSim-64 sccom 2024.3_2 compiler 2024.11 Nov 25 2024
# End time: 13:43:34 on Jan 24,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.3_2 Compiler 2024.11 Nov 25 2024
# Start time: 13:43:34 on Jan 24,2025
# vopt -reportprogress 300 "+acc" -suppress 10587 -debugdb -noincr -sclib output/control_unit_questasim_work -L output/control_unit_questasim_work work.control_unit_tb -o control_unit_rtl_vopt 
# 
# Top level modules:
# 	control_unit_tb
# 
# Analyzing design...
# -- Loading module control_unit_tb
# -- Loading interface apb_if
# -- Loading interface irq_out_if
# -- Loading program control_unit_test
# -- Loading shared library /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/output/control_unit_questasim_work/_sc/linux_x86_64_gcc-10.3.0/systemc.so
# -- Loading systemc module /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/output/control_unit_questasim_work.control_unit
# Optimizing 13 design-units (inlining 0/4 module instances, 0/1 systemc instances):
# -- Optimizing package apb_pkg(fast)
# -- Optimizing package audioport_pkg(fast)
# -- Optimizing package audioport_util_pkg(fast)
# -- Optimizing package control_unit_tb_sv_unit(fast)
# -- Optimizing package apb_if_sv_unit(fast)
# -- Optimizing package irq_out_if_sv_unit(fast)
# -- Optimizing package control_unit_test_sv_unit(fast)
# -- Optimizing program control_unit_test(fast)
# -- Optimizing interface apb_if(fast__1)
# -- Optimizing module control_unit_tb(fast)
# -- Processing module control_unit_tb(fast) for debug
# -- Optimizing interface irq_out_if(fast__1)
# -- Optimizing interface irq_out_if(fast)
# -- Optimizing interface apb_if(fast)
# Optimized design name is control_unit_rtl_vopt
# End time: 13:43:35 on Jan 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim control_unit_rtl_vopt -assertdebug -msgmode both -classdebug -uvmcontrol=all -debugDB=output/control_unit_rtl.dbg -sclib output/control_unit_questasim_work -L output/control_unit_questasim_work 
# Start time: 13:43:35 on Jan 24,2025
# Loading sv_std.std
# Loading work.apb_pkg(fast)
# Loading work.audioport_pkg(fast)
# Loading work.audioport_util_pkg(fast)
# Loading work.control_unit_tb_sv_unit(fast)
# Loading work.control_unit_tb(fast)
# Loading work.apb_if_sv_unit(fast)
# Loading work.apb_if(fast__1)
# Loading work.irq_out_if_sv_unit(fast)
# Loading work.irq_out_if(fast__1)
# Loading work.control_unit_test_sv_unit(fast)
# Loading work.control_unit_test(fast)
# Loading /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/output/control_unit_questasim_work/_sc/linux_x86_64_gcc-10.3.0/systemc.so
# Loading /study/2025/521406S/personal/ahyypio20/DT3_2025/project/workdir/output/control_unit_questasim_work.control_unit
# ** Note: (vsim-8900) Creating design debug database output/control_unit_rtl.dbg.
# sim_coverage
# ** Info: apb_test
#    Time: 50 ns  Scope: control_unit_tb.TEST.apb_test File: input/control_unit_test_tasks.svh Line: 20
# ** Info: address_decoding_test
#    Time: 305 ns  Scope: control_unit_tb.TEST.address_decoding_test File: input/control_unit_test_tasks.svh Line: 51
# ** Info: register_test
#    Time: 6995 ns  Scope: control_unit_tb.TEST.register_test File: input/control_unit_test_tasks.svh Line: 75
# ** Info: fifo_bus_test
#    Time: 13775 ns  Scope: control_unit_tb.TEST.fifo_bus_test File: input/control_unit_test_tasks.svh Line: 109
# ** Info: cmd_clr_test
#    Time: 21005 ns  Scope: control_unit_tb.TEST.cmd_clr_test File: input/control_unit_test_tasks.svh Line: 168
# ** Info: cmd_cfg_test
#    Time: 28265 ns  Scope: control_unit_tb.TEST.cmd_cfg_test File: input/control_unit_test_tasks.svh Line: 201
# ** Info: cmd_level_test
#    Time: 28425 ns  Scope: control_unit_tb.TEST.cmd_level_test File: input/control_unit_test_tasks.svh Line: 221
# ** Info: req_tick_test
#    Time: 28585 ns  Scope: control_unit_tb.TEST.req_tick_test File: input/control_unit_test_tasks.svh Line: 248
#####################################################################################################
# control_unit_test results: PASSED:           8 / FAILED:           0
#####################################################################################################
# ** Note: $finish    : input/control_unit_test.sv(84)
#    Time: 29675 ns  Iteration: 2  Instance: /control_unit_tb/TEST
# 1
# Break in Module control_unit_test at input/control_unit_test.sv line 84
# ** Note: (vsim-17388) No matching coverage data found.
# ** Note: (vsim-17388) No matching coverage data found.
# ** Note: (vsim-17388) No matching coverage data found.
# .main_pane.msgviewer.interior.cs.body.tree
quit
# Saving coverage database on exit...
# End time: 14:32:55 on Jan 24,2025, Elapsed time: 0:49:20
# Errors: 0, Warnings: 0
