INFO-FLOW: Workspace /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol opened at Wed Mar 12 17:37:19 CST 2025
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
Execute         create_platform xcvu19p-fsvb3824-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsvb3824-2-e'
Command         create_platform done; 7.4 sec.
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 7.79 sec.
Execute       create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
Execute         ap_set_clock -name default -period 3.3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute       config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
Execute       csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute         ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute         elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 640.500 MB.
Execute           set_directive_top convn_valid -name=convn_valid 
Execute           source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute             source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../source/hls.cpp as C++
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../source/hls.cpp -foptimization-record-file=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/.autopilot/db/hls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/.autopilot/db/all.directive.json -E -DTBCONFIG_CONVN_VALID -DXMEM_ARRAY_LATENCY_3=1 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/.autopilot/db/hls.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_3840.000000_FF_8171520.000000_LUT_4085760.000000_SLICE_510720.000000_SLR_4.000000_URAM_320.000000 -device-name-info=xcvu19p-fsvb3824-2-e > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/.autopilot/db/hls.cpp.clang.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/.autopilot/db/hls.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/.autopilot/db/hls.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_3840.000000_FF_8171520.000000_LUT_4085760.000000_SLICE_510720.000000_SLR_4.000000_URAM_320.000000 -device-name-info=xcvu19p-fsvb3824-2-e > /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/.autopilot/db/clang.out.log 2> /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/.autopilot/db/clang.err.log
WARNING: [HLS 207-3993] declaration does not declare anything (../source/xmem.h:46:35)
ERROR: [HLS 207-3339] no matching function for call to 'convn_valid' (../source/hls.cpp:126:4)
INFO: [HLS 207-4373] candidate function not viable: requires 12 arguments, but 9 were provided (../source/hls.cpp:74:6)
ERROR: [HLS 207-3339] no matching function for call to 'convn_valid' (../source/hls.cpp:155:13)
ERROR: [HLS 207-3339] no matching function for call to 'convn_valid' (../source/hls.cpp:183:13)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 62)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command         elaborate done; error code: 2; 2.27 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command       csynth_design done; error code: 2; 2.32 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 1.691 MB.
Command     ap_source done; error code: 1; 10.13 sec.
Command   ap_source done; error code: 1; 10.14 sec.
Execute   cleanup_all 
