Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:26:51 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/FIR_HLS_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.118        0.000                      0                25963        0.046        0.000                      0                25963        4.238        0.000                       0                  5862  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.118        0.000                      0                25963        0.046        0.000                      0                25963        4.238        0.000                       0                  5862  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.879ns  (logic 3.827ns (38.739%)  route 6.052ns (61.261%))
  Logic Levels:           34  (CARRY8=9 LUT1=1 LUT2=3 LUT3=3 LUT5=1 LUT6=16 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     0.155 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[244]/Q
                         net (fo=32, unplaced)        0.234     0.389    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[242]
                         LUT6 (Prop_LUT6_I0_O)        0.225     0.614 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544/O
                         net (fo=1, unplaced)         0.211     0.825    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_544_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.058     0.883 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536/O
                         net (fo=1, unplaced)         0.211     1.094    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_536_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.152 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519/O
                         net (fo=1, unplaced)         0.211     1.363    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_519_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.058     1.421 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497/O
                         net (fo=1, unplaced)         0.211     1.632    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_497_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.058     1.690 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472/O
                         net (fo=1, unplaced)         0.211     1.901    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_472_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.058     1.959 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445/O
                         net (fo=1, unplaced)         0.211     2.170    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_445_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.058     2.228 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421/O
                         net (fo=1, unplaced)         0.211     2.439    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_421_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.058     2.497 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394/O
                         net (fo=1, unplaced)         0.211     2.708    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_394_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.766 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357/O
                         net (fo=1, unplaced)         0.211     2.977    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_357_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.058     3.035 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319/O
                         net (fo=1, unplaced)         0.211     3.246    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_319_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.058     3.304 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290/O
                         net (fo=1, unplaced)         0.211     3.515    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_290_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.058     3.573 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241/O
                         net (fo=1, unplaced)         0.211     3.784    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_241_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.058     3.842 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169/O
                         net (fo=1, unplaced)         0.211     4.053    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_169_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.058     4.111 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90/O
                         net (fo=1, unplaced)         0.211     4.322    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_90_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.380 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27/O
                         net (fo=1, unplaced)         0.211     4.591    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_27_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.649 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5/O
                         net (fo=208, unplaced)       0.259     4.908    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_5_n_0
                         SRLC32E (Prop_SRLC32E_A[1]_Q)
                                                      0.152     5.060 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11/Q
                         net (fo=1, unplaced)         0.155     5.215    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32__11_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.137     5.352 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2/O
                         net (fo=6, unplaced)         0.176     5.528    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[0]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.152     5.680 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[0]_i_1/O
                         net (fo=93, unplaced)        0.295     5.975    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[0]
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.033 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60/O
                         net (fo=1, unplaced)         0.232     6.265    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_60_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_O[4])
                                                      0.271     6.536 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[4]
                         net (fo=2, unplaced)         0.209     6.745    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[4]
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.802 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49/O
                         net (fo=1, unplaced)         0.026     6.828    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_49_n_0
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.244     7.072 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, unplaced)         0.006     7.078    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.119     7.197 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[4]
                         net (fo=1, unplaced)         0.209     7.406    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[12]
                         LUT1 (Prop_LUT1_I0_O)        0.056     7.462 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38/O
                         net (fo=1, unplaced)         0.037     7.499    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_38_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     7.745 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/CO[7]
                         net (fo=1, unplaced)         0.006     7.751    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     7.857 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30/O[1]
                         net (fo=6, unplaced)         0.231     8.088    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_30_n_14
                         LUT3 (Prop_LUT3_I1_O)        0.093     8.181 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19/O
                         net (fo=1, unplaced)         0.277     8.458    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_19_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.240     8.698 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[4]
                         net (fo=2, unplaced)         0.209     8.907    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[20]
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.963 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12/O
                         net (fo=1, unplaced)         0.040     9.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_12_n_0
                         CARRY8 (Prop_CARRY8_S[3]_O[4])
                                                      0.215     9.218 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[4]
                         net (fo=2, unplaced)         0.209     9.427    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[21]
                         LUT2 (Prop_LUT2_I0_O)        0.056     9.483 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5/O
                         net (fo=1, unplaced)         0.037     9.520    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_5_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.246     9.766 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     9.772    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.114     9.886 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.034     9.920    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  0.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.034     0.034    bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_CLK_D_DATA[0])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, unplaced)         0.000     0.115    bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
                         DSP_PREADD (Prop_DSP_PREADD_D_DATA[0]_AD[0])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, unplaced)         0.000     0.148    bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<0>
                         DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6267, unset)         0.042     0.042    bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/CLK
                         DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
                         DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_CLK_AD[0])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/ama_addmuladd_16s_16s_10s_26s_27_4_1_U39/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     SRLC32E/CLK  n/a            1.524         10.000      8.476                bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.762         5.000       4.238                bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.762         5.000       4.238                bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32/CLK



