{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712547940407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712547940408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 09:15:40 2024 " "Processing started: Mon Apr  8 09:15:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712547940408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547940408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registerQ2 -c registerQ2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off registerQ2 -c registerQ2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547940408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712547941965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712547941965 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ2.v(34) " "Verilog HDL warning at registerQ2.v(34): extended using \"x\" or \"z\"" {  } { { "registerQ2.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/registerQ2.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712547958189 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ2.v(40) " "Verilog HDL warning at registerQ2.v(40): extended using \"x\" or \"z\"" {  } { { "registerQ2.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/registerQ2.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712547958190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerq2.v 1 1 " "Found 1 design units, including 1 entities, in source file registerq2.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ2 " "Found entity 1: registerQ2" {  } { { "registerQ2.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/registerQ2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712547958196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547958196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerq2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerq2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ2_tb " "Found entity 1: registerQ2_tb" {  } { { "registerQ2_tb.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/registerQ2_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712547958205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547958205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hiaru/documents/github/nitc-hw-lab-s4/assg3/registerq3/registerq3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hiaru/documents/github/nitc-hw-lab-s4/assg3/registerq3/registerq3.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ3 " "Found entity 1: registerQ3" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712547958215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547958215 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"testbench\";  expecting \")\" registerQ3_tb.v(8) " "Verilog HDL syntax error at registerQ3_tb.v(8) near text: \"testbench\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../registerQ3/registerQ3_tb.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3_tb.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1712547958224 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "registerQ3_tb registerQ3_tb.v(1) " "Ignored design unit \"registerQ3_tb\" at registerQ3_tb.v(1) due to previous errors" {  } { { "../registerQ3/registerQ3_tb.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3_tb.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1712547958226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hiaru/documents/github/nitc-hw-lab-s4/assg3/registerq3/registerq3_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/hiaru/documents/github/nitc-hw-lab-s4/assg3/registerq3/registerq3_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547958226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/output_files/registerQ2.map.smsg " "Generated suppressed messages file C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/output_files/registerQ2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547958264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712547958325 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr  8 09:15:58 2024 " "Processing ended: Mon Apr  8 09:15:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712547958325 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712547958325 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712547958325 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547958325 ""}
