// Seed: 1475068959
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wand id_4,
    input uwire id_5,
    input uwire id_6,
    input tri0 id_7,
    output supply0 id_8
);
  assign id_8 = id_1;
  assign id_8 = id_7;
  assign id_2 = id_7;
  id_10(
      .id_0(1), .id_1(id_6), .id_2(id_4), .id_3(1), .id_4(id_7)
  );
  assign id_4 = 1;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output tri1 id_2,
    inout supply1 id_3,
    input supply0 id_4,
    input logic id_5,
    output supply1 id_6,
    output wand id_7,
    input tri id_8,
    output wand id_9,
    output logic id_10,
    input supply1 id_11,
    inout wand id_12,
    input wire id_13
);
  always id_10 <= id_5;
  module_0(
      id_3, id_4, id_6, id_9, id_9, id_8, id_13, id_13, id_9
  );
endmodule
