Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'clock_main'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-csg324-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o clock_main_map.ncd clock_main.ngd clock_main.pcf 
Target Device  : xc6slx9
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Sep 13 09:46:48 2022

ERROR:Map:116 - The design is empty.  No processing will be done.
ERROR:Map:52 - Problem encountered processing RPMs. 

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
