library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity De2_4 is
	port(in0 : in std_logic_vector(1 downto 0);
		out0 : out std_logic_vector(3 downto 0));
end De2_4;

architecture Behavorial of De2_4 is
begin 