<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="count4_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ctrl_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ctrl_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decode4_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab5.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab5.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab5.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab5.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab5.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab5_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab5_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab5_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab5_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab5_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg8_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sreg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sreg_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sreg_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sreg_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1404401598" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1404401598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406172934" xil_pn:in_ck="5235523439878053648" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1406172934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="count4.vhd"/>
      <outfile xil_pn:name="count4_tb.vhd"/>
      <outfile xil_pn:name="ctrl.vhd"/>
      <outfile xil_pn:name="ctrl_tb.vhd"/>
      <outfile xil_pn:name="dacode.vhd"/>
      <outfile xil_pn:name="decode4_tb.vhd"/>
      <outfile xil_pn:name="lab5.vhd"/>
      <outfile xil_pn:name="lab5_tb.vhd"/>
      <outfile xil_pn:name="reg8.vhd"/>
      <outfile xil_pn:name="reg8_tb.vhd"/>
      <outfile xil_pn:name="sreg.vhd"/>
      <outfile xil_pn:name="sreg_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1406172882" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7767931934721308036" xil_pn:start_ts="1406172882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406172882" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3181703478521047302" xil_pn:start_ts="1406172882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404401598" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8816628794391867116" xil_pn:start_ts="1404401598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1406172934" xil_pn:in_ck="5235523439878053648" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1406172934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="count4.vhd"/>
      <outfile xil_pn:name="count4_tb.vhd"/>
      <outfile xil_pn:name="ctrl.vhd"/>
      <outfile xil_pn:name="ctrl_tb.vhd"/>
      <outfile xil_pn:name="dacode.vhd"/>
      <outfile xil_pn:name="decode4_tb.vhd"/>
      <outfile xil_pn:name="lab5.vhd"/>
      <outfile xil_pn:name="lab5_tb.vhd"/>
      <outfile xil_pn:name="reg8.vhd"/>
      <outfile xil_pn:name="reg8_tb.vhd"/>
      <outfile xil_pn:name="sreg.vhd"/>
      <outfile xil_pn:name="sreg_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1406172940" xil_pn:in_ck="5235523439878053648" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4217111290166158824" xil_pn:start_ts="1406172934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sreg_tb_beh.prj"/>
      <outfile xil_pn:name="sreg_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1406172942" xil_pn:in_ck="-4653016848303702780" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8399020578969515525" xil_pn:start_ts="1406172940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sreg_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1404435668" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1404435668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404435668" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3866335655499900507" xil_pn:start_ts="1404435668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404435668" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8816628794391867116" xil_pn:start_ts="1404435668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404435668" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1404435668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404435668" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4346384909843749337" xil_pn:start_ts="1404435668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404435668" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1404435668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404435668" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6615682022990658914" xil_pn:start_ts="1404435668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404437243" xil_pn:in_ck="-5570003200458389955" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1499852223175817683" xil_pn:start_ts="1404437234">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab5.lso"/>
      <outfile xil_pn:name="lab5.prj"/>
      <outfile xil_pn:name="lab5.syr"/>
      <outfile xil_pn:name="lab5.xst"/>
      <outfile xil_pn:name="lab5_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1404435677" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="709830529447602300" xil_pn:start_ts="1404435677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
