<stg><name>ShuffleNetV2</name>


<trans_list>

<trans id="1917" from="1" to="2">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="2" to="3">
<condition id="211">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="2" to="28">
<condition id="250">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="3" to="4">
<condition id="212">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="3" to="2">
<condition id="248">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="4" to="5">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="5" to="6">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="6" to="7">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="7" to="8">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="8" to="9">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="9" to="10">
<condition id="220">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="9" to="21">
<condition id="235">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="10" to="11">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="11" to="12">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="12" to="13">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="13" to="14">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="14" to="15">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="15" to="16">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="16" to="17">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="17" to="18">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="18" to="19">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="19" to="20">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="20" to="9">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="21" to="22">
<condition id="236">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="21" to="3">
<condition id="246">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="22" to="23">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="23" to="24">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="24" to="25">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="25" to="26">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="26" to="27">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="27" to="21">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="28" to="29">
<condition id="252">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="28" to="48">
<condition id="288">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="29" to="30">
<condition id="254">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="29" to="28">
<condition id="286">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="30" to="31">
<condition id="255">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="30" to="29">
<condition id="284">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="31" to="32">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="32" to="33">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="33" to="34">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="34" to="35">
<condition id="261">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="34" to="42">
<condition id="272">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="35" to="36">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="36" to="37">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="37" to="38">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="38" to="39">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="39" to="40">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="40" to="41">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="41" to="34">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="42" to="43">
<condition id="273">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="42" to="30">
<condition id="282">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="43" to="44">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="44" to="45">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="45" to="46">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="46" to="47">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="47" to="42">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="48" to="49">
<condition id="289">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="48" to="83">
<condition id="335">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="49" to="50">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="50" to="51">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="51" to="52">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="52" to="53">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="53" to="54">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="54" to="55">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="55" to="56">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="56" to="57">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="57" to="58">
<condition id="300">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="57" to="74">
<condition id="320">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="58" to="59">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="59" to="60">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="60" to="61">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="61" to="62">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="62" to="63">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="63" to="64">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="64" to="65">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="65" to="66">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="66" to="67">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="67" to="68">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="68" to="69">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="69" to="70">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="70" to="71">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="71" to="72">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="72" to="73">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="73" to="57">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="74" to="75">
<condition id="321">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="74" to="48">
<condition id="333">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="75" to="76">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="76" to="77">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="77" to="78">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="78" to="79">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="79" to="80">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="80" to="81">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="81" to="82">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="82" to="74">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="83" to="84">
<condition id="336">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="83" to="85">
<condition id="341">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="84" to="83">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="85" to="86">
<condition id="343">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="85" to="87">
<condition id="342">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="86" to="85">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="87" to="88">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="88" to="89">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="89" to="90">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="90" to="91">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="91" to="92">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="92" to="93">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="93" to="94">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="94" to="95">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="95" to="96">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="96" to="97">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="97" to="98">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="98" to="99">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="99" to="100">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="100" to="101">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="101" to="102">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="102" to="103">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="103" to="104">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="104" to="105">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="105" to="106">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="106" to="107">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="107" to="108">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="108" to="109">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="109" to="110">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="110" to="111">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="111" to="112">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="112" to="113">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="113" to="114">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="114" to="115">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="115" to="116">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="116" to="117">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="117" to="118">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="118" to="119">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="119" to="120">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="120" to="121">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="121" to="122">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="122" to="123">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="123" to="124">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="124" to="125">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="125" to="126">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="126" to="127">
<condition id="389">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="127" to="128">
<condition id="391">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="127" to="138">
<condition id="390">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="128" to="129">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="129" to="130">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="130" to="131">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="131" to="132">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="132" to="133">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="133" to="134">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="134" to="135">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="135" to="136">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="136" to="137">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="137" to="127">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="138" to="139">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="139" to="140">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="140" to="141">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="141" to="142">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="142" to="143">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="143" to="144">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="144" to="126">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([3072 x float]* %image_r) nounwind, !map !874

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([648 x float]* %conv1_weight) nounwind, !map !879

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9720 x float]* %shuffle_conv_3x3) nounwind, !map !884

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([131904 x float]* %shuffle_conv_1x1) nounwind, !map !890

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([98304 x float]* %conv_last_weight) nounwind, !map !896

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([5120 x float]* %fc_weight) nounwind, !map !901

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([3618 x float]* %bias) nounwind, !map !906

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([1000 x float]* %fc_output) nounwind, !map !912

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ShuffleNetV2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_22, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="5">
<![CDATA[
.loopexit:1  %co_cast1 = zext i5 %co to i13

]]></Node>
<StgValue><ssdm name="co_cast1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="5">
<![CDATA[
.loopexit:2  %co_cast2 = zext i5 %co to i12

]]></Node>
<StgValue><ssdm name="co_cast2"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="5">
<![CDATA[
.loopexit:3  %co_cast144_cast = zext i5 %co to i11

]]></Node>
<StgValue><ssdm name="co_cast144_cast"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="5">
<![CDATA[
.loopexit:4  %co_cast143_cast1 = zext i5 %co to i9

]]></Node>
<StgValue><ssdm name="co_cast143_cast1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="5">
<![CDATA[
.loopexit:5  %co_cast143_cast = zext i5 %co to i10

]]></Node>
<StgValue><ssdm name="co_cast143_cast"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="5">
<![CDATA[
.loopexit:6  %co_cast8 = zext i5 %co to i8

]]></Node>
<StgValue><ssdm name="co_cast8"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="5">
<![CDATA[
.loopexit:7  %co_cast138_cast = zext i5 %co to i7

]]></Node>
<StgValue><ssdm name="co_cast138_cast"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:8  %co_cast137_cast = zext i5 %co to i6

]]></Node>
<StgValue><ssdm name="co_cast137_cast"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:9  %exitcond = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:10  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:11  %co_22 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_22"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:12  br i1 %exitcond, label %.preheader33.preheader, label %.preheader35.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader35.preheader:0  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="10">
<![CDATA[
.preheader35.preheader:1  %p_shl35_cast = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="p_shl35_cast"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader35.preheader:2  %tmp_218 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="8">
<![CDATA[
.preheader35.preheader:3  %p_shl36_cast = zext i8 %tmp_218 to i11

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader35.preheader:4  %tmp_220 = sub i11 %p_shl35_cast, %p_shl36_cast

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="11">
<![CDATA[
.preheader35.preheader:5  %tmp_362_cast = sext i11 %tmp_220 to i12

]]></Node>
<StgValue><ssdm name="tmp_362_cast"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader35.preheader:6  %tmp_s = add i6 24, %co_cast137_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader35.preheader:7  %tmp_309 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_s, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="11">
<![CDATA[
.preheader35.preheader:8  %p_shl33_cast = zext i11 %tmp_309 to i12

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader35.preheader:9  %tmp_355 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="9">
<![CDATA[
.preheader35.preheader:10  %p_shl34_cast = zext i9 %tmp_355 to i12

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader35.preheader:11  %tmp_357 = sub i12 %p_shl33_cast, %p_shl34_cast

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="12">
<![CDATA[
.preheader35.preheader:12  %tmp_368_cast = sext i12 %tmp_357 to i13

]]></Node>
<StgValue><ssdm name="tmp_368_cast"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader35.preheader:13  %tmp_170 = add i7 48, %co_cast138_cast

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader35.preheader:14  %tmp_359 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_170, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="12">
<![CDATA[
.preheader35.preheader:15  %p_shl31_cast = zext i12 %tmp_359 to i13

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader35.preheader:16  %tmp_360 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_170, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="10">
<![CDATA[
.preheader35.preheader:17  %p_shl32_cast = zext i10 %tmp_360 to i13

]]></Node>
<StgValue><ssdm name="p_shl32_cast"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader35.preheader:18  %tmp_362 = sub i13 %p_shl31_cast, %p_shl32_cast

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="13">
<![CDATA[
.preheader35.preheader:19  %tmp_439_cast = sext i13 %tmp_362 to i14

]]></Node>
<StgValue><ssdm name="tmp_439_cast"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader35.preheader:20  %tmp_171 = add i7 -56, %co_cast138_cast

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader35.preheader:21  %tmp_363 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_171, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="12">
<![CDATA[
.preheader35.preheader:22  %p_shl29_cast = zext i12 %tmp_363 to i13

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader35.preheader:23  %tmp_364 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_171, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="10">
<![CDATA[
.preheader35.preheader:24  %p_shl30_cast = zext i10 %tmp_364 to i13

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader35.preheader:25  %tmp_366 = sub i13 %p_shl29_cast, %p_shl30_cast

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="13">
<![CDATA[
.preheader35.preheader:26  %tmp_442_cast = sext i13 %tmp_366 to i14

]]></Node>
<StgValue><ssdm name="tmp_442_cast"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader35.preheader:27  %tmp_367 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i5(i1 true, i5 %co, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="11">
<![CDATA[
.preheader35.preheader:28  %tmp_368 = sext i11 %tmp_367 to i12

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="12">
<![CDATA[
.preheader35.preheader:29  %p_shl27_cast = zext i12 %tmp_368 to i13

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="5" op_3_bw="3">
<![CDATA[
.preheader35.preheader:30  %tmp_370 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i5.i3(i1 true, i5 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="9">
<![CDATA[
.preheader35.preheader:31  %tmp_371 = sext i9 %tmp_370 to i10

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="10">
<![CDATA[
.preheader35.preheader:32  %p_shl28_cast = zext i10 %tmp_371 to i13

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader35.preheader:33  %tmp_373 = sub i13 %p_shl27_cast, %p_shl28_cast

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="13">
<![CDATA[
.preheader35.preheader:34  %tmp_447_cast = sext i13 %tmp_373 to i14

]]></Node>
<StgValue><ssdm name="tmp_447_cast"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader35.preheader:35  %tmp_172 = add i8 120, %co_cast8

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader35.preheader:36  %tmp_375 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_172, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="13">
<![CDATA[
.preheader35.preheader:37  %p_shl25_cast = zext i13 %tmp_375 to i14

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader35.preheader:38  %tmp_377 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_172, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="11">
<![CDATA[
.preheader35.preheader:39  %p_shl26_cast = zext i11 %tmp_377 to i14

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader35.preheader:40  %tmp_379 = sub i14 %p_shl25_cast, %p_shl26_cast

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="14">
<![CDATA[
.preheader35.preheader:41  %tmp_450_cast = sext i14 %tmp_379 to i15

]]></Node>
<StgValue><ssdm name="tmp_450_cast"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader35.preheader:42  %tmp_173 = add i8 -112, %co_cast8

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader35.preheader:43  %tmp_381 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_173, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="13">
<![CDATA[
.preheader35.preheader:44  %p_shl23_cast = zext i13 %tmp_381 to i14

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader35.preheader:45  %tmp_384 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_173, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="11">
<![CDATA[
.preheader35.preheader:46  %p_shl24_cast = zext i11 %tmp_384 to i14

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader35.preheader:47  %tmp_386 = sub i14 %p_shl23_cast, %p_shl24_cast

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="15" op_0_bw="14">
<![CDATA[
.preheader35.preheader:48  %tmp_453_cast = sext i14 %tmp_386 to i15

]]></Node>
<StgValue><ssdm name="tmp_453_cast"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader35.preheader:49  %tmp_174 = add i8 -88, %co_cast8

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader35.preheader:50  %tmp_388 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_174, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="13">
<![CDATA[
.preheader35.preheader:51  %p_shl21_cast = zext i13 %tmp_388 to i14

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader35.preheader:52  %tmp_390 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_174, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="11">
<![CDATA[
.preheader35.preheader:53  %p_shl22_cast = zext i11 %tmp_390 to i14

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader35.preheader:54  %tmp_392 = sub i14 %p_shl21_cast, %p_shl22_cast

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="14">
<![CDATA[
.preheader35.preheader:55  %tmp_456_cast = sext i14 %tmp_392 to i15

]]></Node>
<StgValue><ssdm name="tmp_456_cast"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="5" op_3_bw="5">
<![CDATA[
.preheader35.preheader:56  %tmp_394 = call i12 @_ssdm_op_BitConcatenate.i12.i2.i5.i5(i2 -2, i5 %co, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="12">
<![CDATA[
.preheader35.preheader:57  %tmp_395 = sext i12 %tmp_394 to i13

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="13">
<![CDATA[
.preheader35.preheader:58  %p_shl19_cast = zext i13 %tmp_395 to i14

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="5" op_3_bw="3">
<![CDATA[
.preheader35.preheader:59  %tmp_396 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3(i2 -2, i5 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="10">
<![CDATA[
.preheader35.preheader:60  %tmp_397 = sext i10 %tmp_396 to i11

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="11">
<![CDATA[
.preheader35.preheader:61  %p_shl20_cast = zext i11 %tmp_397 to i14

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader35.preheader:62  %tmp_398 = sub i14 %p_shl19_cast, %p_shl20_cast

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="14">
<![CDATA[
.preheader35.preheader:63  %tmp_461_cast = sext i14 %tmp_398 to i15

]]></Node>
<StgValue><ssdm name="tmp_461_cast"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5">
<![CDATA[
.preheader35.preheader:64  %tmp_120 = trunc i5 %co to i1

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader35.preheader:65  %p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_120, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="6">
<![CDATA[
.preheader35.preheader:66  %p_shl1_cast = zext i6 %p_shl1 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader35.preheader:67  %p_shl2 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_120, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="4">
<![CDATA[
.preheader35.preheader:68  %p_shl2_cast = zext i4 %p_shl2 to i7

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader35.preheader:69  %tmp_175 = sub i7 %p_shl1_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader35.preheader:70  %p_lshr_f1_cast = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %co, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f1_cast"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="4">
<![CDATA[
.preheader35.preheader:71  %tmp_186_cast = zext i4 %p_lshr_f1_cast to i7

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="2" op_0_bw="5">
<![CDATA[
.preheader35.preheader:72  %tmp_121 = trunc i5 %co to i2

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader35.preheader:73  %p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_121, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="7">
<![CDATA[
.preheader35.preheader:74  %p_shl_cast = zext i7 %p_shl to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader35.preheader:75  %tmp_122 = shl i5 %co, 3

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="5">
<![CDATA[
.preheader35.preheader:76  %p_shl3_cast = zext i5 %tmp_122 to i8

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader35.preheader:77  %tmp_176 = sub i8 %p_shl_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader35.preheader:78  %p_lshr_f_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %co, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="3">
<![CDATA[
.preheader35.preheader:79  %tmp_189_cast = zext i3 %p_lshr_f_cast to i8

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.preheader:80  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
.preheader33.preheader:0  br label %.preheader33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader35:0  %ci = phi i5 [ 0, %.preheader35.preheader ], [ %ci_9, %.preheader35.loopexit ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="5">
<![CDATA[
.preheader35:1  %ci_cast = zext i5 %ci to i8

]]></Node>
<StgValue><ssdm name="ci_cast"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="5">
<![CDATA[
.preheader35:2  %ci_cast1 = zext i5 %ci to i7

]]></Node>
<StgValue><ssdm name="ci_cast1"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader35:3  %exitcond2 = icmp eq i5 %ci, -8

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader35:4  %empty_404 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader35:5  %ci_9 = add i5 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_9"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader35:6  br i1 %exitcond2, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="5">
<![CDATA[
:6  %tmp_186_cast7 = zext i5 %ci to i13

]]></Node>
<StgValue><ssdm name="tmp_186_cast7"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="5">
<![CDATA[
:7  %tmp_186_cast8 = zext i5 %ci to i12

]]></Node>
<StgValue><ssdm name="tmp_186_cast8"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_410 = add i12 %tmp_186_cast8, %tmp_362_cast

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="12">
<![CDATA[
:9  %tmp_477_cast = sext i12 %tmp_410 to i64

]]></Node>
<StgValue><ssdm name="tmp_477_cast"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %shuffle_conv_1x1_add = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11  %tmp_411 = add i13 %tmp_186_cast7, %tmp_368_cast

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="13">
<![CDATA[
:12  %tmp_478_cast = sext i13 %tmp_411 to i64

]]></Node>
<StgValue><ssdm name="tmp_478_cast"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %shuffle_conv_1x1_add_1 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_478_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_1"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="18">
<![CDATA[
:44  %shuffle_conv_1x1_loa = load float* %shuffle_conv_1x1_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="18">
<![CDATA[
:46  %shuffle_conv_1x1_loa_1 = load float* %shuffle_conv_1x1_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_1"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:62  %tmp_187 = add i7 %tmp_175, %ci_cast1

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="5">
<![CDATA[
:5  %tmp_186_cast6 = zext i5 %ci to i14

]]></Node>
<StgValue><ssdm name="tmp_186_cast6"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:14  %tmp_412 = add i14 %tmp_186_cast6, %tmp_439_cast

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="14">
<![CDATA[
:15  %tmp_479_cast = sext i14 %tmp_412 to i64

]]></Node>
<StgValue><ssdm name="tmp_479_cast"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %shuffle_conv_1x1_add_2 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_479_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_2"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:17  %tmp_413 = add i14 %tmp_186_cast6, %tmp_442_cast

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="14">
<![CDATA[
:18  %tmp_480_cast = sext i14 %tmp_413 to i64

]]></Node>
<StgValue><ssdm name="tmp_480_cast"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_3 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_480_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_3"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:20  %tmp_414 = add i14 %tmp_186_cast6, %tmp_447_cast

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %ShuffleConvs_0_Downs = getelementptr [576 x float]* @ShuffleConvs_0_Downs_7, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %ShuffleConvs_0_Downs_12 = getelementptr [576 x float]* @ShuffleConvs_0_Downs_10, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_12"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="18">
<![CDATA[
:44  %shuffle_conv_1x1_loa = load float* %shuffle_conv_1x1_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:45  store float %shuffle_conv_1x1_loa, float* %ShuffleConvs_0_Downs, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="18">
<![CDATA[
:46  %shuffle_conv_1x1_loa_1 = load float* %shuffle_conv_1x1_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_1"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:47  store float %shuffle_conv_1x1_loa_1, float* %ShuffleConvs_0_Downs_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="18">
<![CDATA[
:48  %shuffle_conv_1x1_loa_2 = load float* %shuffle_conv_1x1_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_2"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="18">
<![CDATA[
:50  %shuffle_conv_1x1_loa_3 = load float* %shuffle_conv_1x1_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="5">
<![CDATA[
:4  %tmp_186_cast5 = zext i5 %ci to i15

]]></Node>
<StgValue><ssdm name="tmp_186_cast5"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="14">
<![CDATA[
:21  %tmp_481_cast = sext i14 %tmp_414 to i64

]]></Node>
<StgValue><ssdm name="tmp_481_cast"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %shuffle_conv_1x1_add_4 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_481_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_4"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:23  %tmp_415 = add i15 %tmp_186_cast5, %tmp_450_cast

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="15">
<![CDATA[
:24  %tmp_482_cast = sext i15 %tmp_415 to i64

]]></Node>
<StgValue><ssdm name="tmp_482_cast"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %shuffle_conv_1x1_add_5 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_482_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_5"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %tmp_416 = add i15 %tmp_186_cast5, %tmp_453_cast

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:29  %tmp_417 = add i15 %tmp_186_cast5, %tmp_456_cast

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:32  %tmp_418 = add i15 %tmp_186_cast5, %tmp_461_cast

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %ShuffleConvs_0_Downs_11 = getelementptr [576 x float]* @ShuffleConvs_0_Downs_8, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_11"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %ShuffleConvs_0_Shuff_26 = getelementptr [576 x float]* @ShuffleConvs_0_Shuff_5, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_26"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="18">
<![CDATA[
:48  %shuffle_conv_1x1_loa_2 = load float* %shuffle_conv_1x1_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_2"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:49  store float %shuffle_conv_1x1_loa_2, float* %ShuffleConvs_0_Downs_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="18">
<![CDATA[
:50  %shuffle_conv_1x1_loa_3 = load float* %shuffle_conv_1x1_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_3"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:51  store float %shuffle_conv_1x1_loa_3, float* %ShuffleConvs_0_Shuff_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="18">
<![CDATA[
:52  %shuffle_conv_1x1_loa_4 = load float* %shuffle_conv_1x1_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_4"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="18">
<![CDATA[
:54  %shuffle_conv_1x1_loa_5 = load float* %shuffle_conv_1x1_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="15">
<![CDATA[
:27  %tmp_483_cast = sext i15 %tmp_416 to i64

]]></Node>
<StgValue><ssdm name="tmp_483_cast"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %shuffle_conv_1x1_add_6 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_483_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_6"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="15">
<![CDATA[
:30  %tmp_484_cast = sext i15 %tmp_417 to i64

]]></Node>
<StgValue><ssdm name="tmp_484_cast"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %shuffle_conv_1x1_add_7 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_484_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_7"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %ShuffleConvs_0_Shuff = getelementptr [576 x float]* @ShuffleConvs_0_Shuff_7, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %ShuffleConvs_0_Shuff_24 = getelementptr [576 x float]* @ShuffleConvs_0_Shuff_8, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_24"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="18">
<![CDATA[
:52  %shuffle_conv_1x1_loa_4 = load float* %shuffle_conv_1x1_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_4"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:53  store float %shuffle_conv_1x1_loa_4, float* %ShuffleConvs_0_Shuff, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="18">
<![CDATA[
:54  %shuffle_conv_1x1_loa_5 = load float* %shuffle_conv_1x1_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_5"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:55  store float %shuffle_conv_1x1_loa_5, float* %ShuffleConvs_0_Shuff_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="18">
<![CDATA[
:56  %shuffle_conv_1x1_loa_6 = load float* %shuffle_conv_1x1_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_6"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="18">
<![CDATA[
:58  %shuffle_conv_1x1_loa_7 = load float* %shuffle_conv_1x1_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="15">
<![CDATA[
:33  %tmp_485_cast = sext i15 %tmp_418 to i64

]]></Node>
<StgValue><ssdm name="tmp_485_cast"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %shuffle_conv_1x1_add_8 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_485_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_8"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %ShuffleConvs_0_Shuff_23 = getelementptr [576 x float]* @ShuffleConvs_0_Shuff_11, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_23"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %ShuffleConvs_0_Shuff_27 = getelementptr [576 x float]* @ShuffleConvs_0_Shuff_13, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_27"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="18">
<![CDATA[
:56  %shuffle_conv_1x1_loa_6 = load float* %shuffle_conv_1x1_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_6"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:57  store float %shuffle_conv_1x1_loa_6, float* %ShuffleConvs_0_Shuff_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="18">
<![CDATA[
:58  %shuffle_conv_1x1_loa_7 = load float* %shuffle_conv_1x1_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_7"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:59  store float %shuffle_conv_1x1_loa_7, float* %ShuffleConvs_0_Shuff_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="18">
<![CDATA[
:60  %shuffle_conv_1x1_loa_8 = load float* %shuffle_conv_1x1_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="5">
<![CDATA[
:0  %tmp_186_cast1 = zext i5 %ci to i18

]]></Node>
<StgValue><ssdm name="tmp_186_cast1"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="5">
<![CDATA[
:1  %tmp_186_cast2 = zext i5 %ci to i17

]]></Node>
<StgValue><ssdm name="tmp_186_cast2"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="5">
<![CDATA[
:2  %tmp_186_cast3 = zext i5 %ci to i16

]]></Node>
<StgValue><ssdm name="tmp_186_cast3"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="19" op_0_bw="5">
<![CDATA[
:3  %tmp_186_cast4 = zext i5 %ci to i19

]]></Node>
<StgValue><ssdm name="tmp_186_cast4"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %ShuffleConvs_0_Shuff_25 = getelementptr [576 x float]* @ShuffleConvs_0_Shuff_18, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_25"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="18">
<![CDATA[
:60  %shuffle_conv_1x1_loa_8 = load float* %shuffle_conv_1x1_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_8"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:61  store float %shuffle_conv_1x1_loa_8, float* %ShuffleConvs_0_Shuff_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="7">
<![CDATA[
:63  %tmp_188_cast = sext i7 %tmp_187 to i13

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
:64  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %1 ], [ %i_1, %3 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond5 = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_405 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %.preheader34.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_128 = trunc i3 %i to i2

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl6 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_128, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl6_cast = zext i7 %p_shl6 to i8

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl7 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_128, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl7_cast = zext i5 %p_shl7 to i8

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_221 = sub i8 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="8">
<![CDATA[
:7  %tmp_330_cast127_cast_1 = sext i8 %tmp_221 to i9

]]></Node>
<StgValue><ssdm name="tmp_330_cast127_cast_1"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp1 = add i9 216, %tmp_330_cast127_cast_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %tmp_222 = add i9 %tmp1, %co_cast143_cast1

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21  %p_shl8 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_128, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="6">
<![CDATA[
:22  %p_shl8_cast = zext i6 %p_shl8 to i7

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23  %p_shl9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_128, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="4">
<![CDATA[
:24  %p_shl9_cast = zext i4 %p_shl9 to i7

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_223 = sub i7 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %tmp_224 = add i7 %tmp_223, %tmp_186_cast

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
:27  %tmp_433 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_224, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:28  %tmp_434 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_224, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="11">
<![CDATA[
:29  %p_shl74_cast = sext i11 %tmp_434 to i13

]]></Node>
<StgValue><ssdm name="p_shl74_cast"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:30  %tmp_435 = sub i13 %tmp_433, %p_shl74_cast

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:31  %tmp_436 = add i13 %tmp_188_cast, %tmp_435

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:53  %tmp2 = add i9 -200, %tmp_330_cast127_cast_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:54  %tmp_225 = add i9 %tmp2, %co_cast143_cast1

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader34.preheader:0  %tmp_219 = add i8 %tmp_176, %ci_cast

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="15" op_0_bw="8">
<![CDATA[
.preheader34.preheader:1  %tmp_220_cast = sext i8 %tmp_219 to i15

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
.preheader34.preheader:2  br label %.preheader34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="8">
<![CDATA[
:8  %tmp_330_cast127_cast = sext i8 %tmp_221 to i10

]]></Node>
<StgValue><ssdm name="tmp_330_cast127_cast"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:11  %tmp_429 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_222, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="15" op_0_bw="14">
<![CDATA[
:12  %p_shl75_cast = zext i14 %tmp_429 to i15

]]></Node>
<StgValue><ssdm name="p_shl75_cast"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:13  %tmp_430 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_222, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="15" op_0_bw="12">
<![CDATA[
:14  %p_shl76_cast = zext i12 %tmp_430 to i15

]]></Node>
<StgValue><ssdm name="p_shl76_cast"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:15  %tmp_431 = sub i15 %p_shl75_cast, %p_shl76_cast

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="15">
<![CDATA[
:16  %tmp_505_cast2 = sext i15 %tmp_431 to i16

]]></Node>
<StgValue><ssdm name="tmp_505_cast2"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %tmp_432 = add i16 %tmp_186_cast3, %tmp_505_cast2

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="16">
<![CDATA[
:18  %tmp_506_cast = sext i16 %tmp_432 to i64

]]></Node>
<StgValue><ssdm name="tmp_506_cast"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %shuffle_conv_1x1_add_9 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_506_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_9"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_9 = load float* %shuffle_conv_1x1_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_9"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:55  %tmp_437 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_225, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="15" op_0_bw="14">
<![CDATA[
:56  %p_shl71_cast = zext i14 %tmp_437 to i15

]]></Node>
<StgValue><ssdm name="p_shl71_cast"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:57  %tmp_438 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_225, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="15" op_0_bw="12">
<![CDATA[
:58  %p_shl72_cast = zext i12 %tmp_438 to i15

]]></Node>
<StgValue><ssdm name="p_shl72_cast"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:59  %tmp_439 = sub i15 %p_shl71_cast, %p_shl72_cast

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="15">
<![CDATA[
:60  %tmp_517_cast = sext i15 %tmp_439 to i16

]]></Node>
<StgValue><ssdm name="tmp_517_cast"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:61  %tmp_440 = add i16 %tmp_186_cast3, %tmp_517_cast

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="16">
<![CDATA[
:62  %tmp_518_cast = sext i16 %tmp_440 to i64

]]></Node>
<StgValue><ssdm name="tmp_518_cast"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %shuffle_conv_1x1_add_10 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_10"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="18">
<![CDATA[
:64  %shuffle_conv_1x1_loa_10 = load float* %shuffle_conv_1x1_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_10"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:66  %tmp3 = add i9 -104, %tmp_330_cast127_cast_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="9">
<![CDATA[
:67  %tmp3_cast = zext i9 %tmp3 to i10

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:68  %tmp_226 = add i10 %tmp3_cast, %co_cast143_cast

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:80  %tmp4 = add i10 504, %tmp_330_cast127_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:81  %tmp_227 = add i10 %tmp4, %co_cast143_cast

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:132  %tmp8 = add i9 -136, %tmp_330_cast127_cast_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:133  %tmp_234 = add i9 %tmp8, %co_cast143_cast1

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="14">
<![CDATA[
:268  %tmp_507 = sext i14 %tmp_437 to i16

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="16">
<![CDATA[
:269  %p_shl39_cast = zext i16 %tmp_507 to i17

]]></Node>
<StgValue><ssdm name="p_shl39_cast"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="12">
<![CDATA[
:270  %tmp_508 = sext i12 %tmp_438 to i14

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="17" op_0_bw="14">
<![CDATA[
:271  %p_shl40_cast = zext i14 %tmp_508 to i17

]]></Node>
<StgValue><ssdm name="p_shl40_cast"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:272  %tmp_509 = sub i17 %p_shl39_cast, %p_shl40_cast

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="395" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="18">
<![CDATA[
:20  %shuffle_conv_1x1_loa_9 = load float* %shuffle_conv_1x1_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_9"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="13">
<![CDATA[
:32  %tmp_514_cast = sext i13 %tmp_436 to i64

]]></Node>
<StgValue><ssdm name="tmp_514_cast"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %ShuffleConvs_1_Downs = getelementptr [2304 x float]* @ShuffleConvs_1_Downs_10, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %ShuffleConvs_1_Downs_11 = getelementptr [2304 x float]* @ShuffleConvs_1_Downs_7, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_11"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:52  store float %shuffle_conv_1x1_loa_9, float* %ShuffleConvs_1_Downs_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="18">
<![CDATA[
:64  %shuffle_conv_1x1_loa_10 = load float* %shuffle_conv_1x1_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_10"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:65  store float %shuffle_conv_1x1_loa_10, float* %ShuffleConvs_1_Downs, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:69  %tmp_441 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_226, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="15">
<![CDATA[
:70  %p_shl69_cast = zext i15 %tmp_441 to i16

]]></Node>
<StgValue><ssdm name="p_shl69_cast"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:71  %tmp_442 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_226, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="13">
<![CDATA[
:72  %p_shl70_cast = zext i13 %tmp_442 to i16

]]></Node>
<StgValue><ssdm name="p_shl70_cast"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:73  %tmp_443 = sub i16 %p_shl69_cast, %p_shl70_cast

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="17" op_0_bw="16">
<![CDATA[
:74  %tmp_521_cast = sext i16 %tmp_443 to i17

]]></Node>
<StgValue><ssdm name="tmp_521_cast"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:75  %tmp_444 = add i17 %tmp_186_cast2, %tmp_521_cast

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="17">
<![CDATA[
:76  %tmp_522_cast = sext i17 %tmp_444 to i64

]]></Node>
<StgValue><ssdm name="tmp_522_cast"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %shuffle_conv_1x1_add_11 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_522_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_11"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="18">
<![CDATA[
:78  %shuffle_conv_1x1_loa_11 = load float* %shuffle_conv_1x1_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_11"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:82  %tmp_445 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_227, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="15">
<![CDATA[
:83  %p_shl67_cast = zext i15 %tmp_445 to i16

]]></Node>
<StgValue><ssdm name="p_shl67_cast"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:84  %tmp_446 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_227, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="13">
<![CDATA[
:85  %p_shl68_cast = zext i13 %tmp_446 to i16

]]></Node>
<StgValue><ssdm name="p_shl68_cast"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %tmp_447 = sub i16 %p_shl67_cast, %p_shl68_cast

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="17" op_0_bw="16">
<![CDATA[
:87  %tmp_525_cast = sext i16 %tmp_447 to i17

]]></Node>
<StgValue><ssdm name="tmp_525_cast"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:88  %tmp_448 = add i17 %tmp_186_cast2, %tmp_525_cast

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="17">
<![CDATA[
:89  %tmp_526_cast = sext i17 %tmp_448 to i64

]]></Node>
<StgValue><ssdm name="tmp_526_cast"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %shuffle_conv_1x1_add_12 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_526_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_12"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="18">
<![CDATA[
:91  %shuffle_conv_1x1_loa_12 = load float* %shuffle_conv_1x1_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_12"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:93  %tmp5 = add i10 -424, %tmp_330_cast127_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:94  %tmp_228 = add i10 %tmp5, %co_cast143_cast

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:106  %tmp6 = add i10 -328, %tmp_330_cast127_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:107  %tmp_229 = add i10 %tmp6, %co_cast143_cast

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="9">
<![CDATA[
:279  %tmp19_cast1 = sext i9 %tmp3 to i11

]]></Node>
<StgValue><ssdm name="tmp19_cast1"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="11">
<![CDATA[
:280  %tmp19_cast = zext i11 %tmp19_cast1 to i12

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:281  %tmp_268 = add i12 %tmp19_cast, %co_cast2

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %ShuffleConvs_1_Shuff_82 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_1, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_82"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %ShuffleConvs_1_Downs_12 = getelementptr [2304 x float]* @ShuffleConvs_1_Downs_8, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_12"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="18">
<![CDATA[
:78  %shuffle_conv_1x1_loa_11 = load float* %shuffle_conv_1x1_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_11"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:79  store float %shuffle_conv_1x1_loa_11, float* %ShuffleConvs_1_Downs_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="18">
<![CDATA[
:91  %shuffle_conv_1x1_loa_12 = load float* %shuffle_conv_1x1_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_12"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:92  store float %shuffle_conv_1x1_loa_12, float* %ShuffleConvs_1_Shuff_82, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:95  %tmp_449 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_228, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="15">
<![CDATA[
:96  %p_shl65_cast = zext i15 %tmp_449 to i16

]]></Node>
<StgValue><ssdm name="p_shl65_cast"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:97  %tmp_450 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_228, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="13">
<![CDATA[
:98  %p_shl66_cast = zext i13 %tmp_450 to i16

]]></Node>
<StgValue><ssdm name="p_shl66_cast"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:99  %tmp_451 = sub i16 %p_shl65_cast, %p_shl66_cast

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="17" op_0_bw="16">
<![CDATA[
:100  %tmp_529_cast = sext i16 %tmp_451 to i17

]]></Node>
<StgValue><ssdm name="tmp_529_cast"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:101  %tmp_452 = add i17 %tmp_186_cast2, %tmp_529_cast

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="17">
<![CDATA[
:102  %tmp_530_cast = sext i17 %tmp_452 to i64

]]></Node>
<StgValue><ssdm name="tmp_530_cast"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %shuffle_conv_1x1_add_13 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_530_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_13"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="18">
<![CDATA[
:104  %shuffle_conv_1x1_loa_13 = load float* %shuffle_conv_1x1_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_13"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:108  %tmp_453 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_229, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="15">
<![CDATA[
:109  %p_shl63_cast = zext i15 %tmp_453 to i16

]]></Node>
<StgValue><ssdm name="p_shl63_cast"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:110  %tmp_454 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_229, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="13">
<![CDATA[
:111  %p_shl64_cast = zext i13 %tmp_454 to i16

]]></Node>
<StgValue><ssdm name="p_shl64_cast"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:112  %tmp_455 = sub i16 %p_shl63_cast, %p_shl64_cast

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="17" op_0_bw="16">
<![CDATA[
:113  %tmp_533_cast = sext i16 %tmp_455 to i17

]]></Node>
<StgValue><ssdm name="tmp_533_cast"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:114  %tmp_456 = add i17 %tmp_186_cast2, %tmp_533_cast

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="17">
<![CDATA[
:115  %tmp_534_cast = sext i17 %tmp_456 to i64

]]></Node>
<StgValue><ssdm name="tmp_534_cast"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %shuffle_conv_1x1_add_14 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_534_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_14"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="18">
<![CDATA[
:117  %shuffle_conv_1x1_loa_14 = load float* %shuffle_conv_1x1_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_14"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:119  %tmp7 = add i10 -232, %tmp_330_cast127_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:120  %tmp_230 = add i10 %tmp7, %co_cast143_cast

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:121  %tmp_457 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_230, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="15">
<![CDATA[
:122  %p_shl61_cast = zext i15 %tmp_457 to i16

]]></Node>
<StgValue><ssdm name="p_shl61_cast"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:123  %tmp_458 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_230, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="13">
<![CDATA[
:124  %p_shl62_cast = zext i13 %tmp_458 to i16

]]></Node>
<StgValue><ssdm name="p_shl62_cast"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:125  %tmp_459 = sub i16 %p_shl61_cast, %p_shl62_cast

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="17" op_0_bw="16">
<![CDATA[
:126  %tmp_537_cast = sext i16 %tmp_459 to i17

]]></Node>
<StgValue><ssdm name="tmp_537_cast"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:127  %tmp_460 = add i17 %tmp_186_cast2, %tmp_537_cast

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
:134  %tmp_461 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_234, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="15" op_0_bw="14">
<![CDATA[
:135  %tmp_462 = sext i14 %tmp_461 to i15

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="466" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="15">
<![CDATA[
:136  %p_shl59_cast = zext i15 %tmp_462 to i16

]]></Node>
<StgValue><ssdm name="p_shl59_cast"/></StgValue>
</operation>

<operation id="467" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
:137  %tmp_463 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_234, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="468" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="13" op_0_bw="12">
<![CDATA[
:138  %tmp_464 = sext i12 %tmp_463 to i13

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="13">
<![CDATA[
:139  %p_shl60_cast = zext i13 %tmp_464 to i16

]]></Node>
<StgValue><ssdm name="p_shl60_cast"/></StgValue>
</operation>

<operation id="470" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %tmp_465 = sub i16 %p_shl59_cast, %p_shl60_cast

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="471" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="17" op_0_bw="16">
<![CDATA[
:141  %tmp_543_cast = sext i16 %tmp_465 to i17

]]></Node>
<StgValue><ssdm name="tmp_543_cast"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:142  %tmp_466 = add i17 %tmp_186_cast2, %tmp_543_cast

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_330_cast1 = sext i8 %tmp_221 to i11

]]></Node>
<StgValue><ssdm name="tmp_330_cast1"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %ShuffleConvs_1_Shuff_80 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_5, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_80"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %ShuffleConvs_1_Shuff_81 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_7, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_81"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="18">
<![CDATA[
:104  %shuffle_conv_1x1_loa_13 = load float* %shuffle_conv_1x1_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_13"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:105  store float %shuffle_conv_1x1_loa_13, float* %ShuffleConvs_1_Shuff_80, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="18">
<![CDATA[
:117  %shuffle_conv_1x1_loa_14 = load float* %shuffle_conv_1x1_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_14"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:118  store float %shuffle_conv_1x1_loa_14, float* %ShuffleConvs_1_Shuff_81, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="17">
<![CDATA[
:128  %tmp_538_cast = sext i17 %tmp_460 to i64

]]></Node>
<StgValue><ssdm name="tmp_538_cast"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %shuffle_conv_1x1_add_15 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_538_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_15"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="18">
<![CDATA[
:130  %shuffle_conv_1x1_loa_15 = load float* %shuffle_conv_1x1_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_15"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="17">
<![CDATA[
:143  %tmp_544_cast = sext i17 %tmp_466 to i64

]]></Node>
<StgValue><ssdm name="tmp_544_cast"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %shuffle_conv_1x1_add_16 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_544_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_16"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="18">
<![CDATA[
:145  %shuffle_conv_1x1_loa_16 = load float* %shuffle_conv_1x1_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_16"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:147  %tmp9 = add i11 984, %tmp_330_cast1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:148  %tmp_239 = add i11 %tmp9, %co_cast144_cast

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:160  %tmp10 = add i11 -968, %tmp_330_cast1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:161  %tmp_244 = add i11 %tmp10, %co_cast144_cast

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="490" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %ShuffleConvs_1_Shuff_72 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_13, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_72"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %ShuffleConvs_1_Shuff_73 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_11, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_73"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="18">
<![CDATA[
:130  %shuffle_conv_1x1_loa_15 = load float* %shuffle_conv_1x1_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_15"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:131  store float %shuffle_conv_1x1_loa_15, float* %ShuffleConvs_1_Shuff_73, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="18">
<![CDATA[
:145  %shuffle_conv_1x1_loa_16 = load float* %shuffle_conv_1x1_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_16"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:146  store float %shuffle_conv_1x1_loa_16, float* %ShuffleConvs_1_Shuff_72, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:149  %tmp_467 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_239, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="17" op_0_bw="16">
<![CDATA[
:150  %p_shl57_cast = zext i16 %tmp_467 to i17

]]></Node>
<StgValue><ssdm name="p_shl57_cast"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:151  %tmp_468 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_239, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="14">
<![CDATA[
:152  %p_shl58_cast = zext i14 %tmp_468 to i17

]]></Node>
<StgValue><ssdm name="p_shl58_cast"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:153  %tmp_469 = sub i17 %p_shl57_cast, %p_shl58_cast

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="18" op_0_bw="17">
<![CDATA[
:154  %tmp_547_cast = sext i17 %tmp_469 to i18

]]></Node>
<StgValue><ssdm name="tmp_547_cast"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:155  %tmp_470 = add i18 %tmp_186_cast1, %tmp_547_cast

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="18">
<![CDATA[
:156  %tmp_548_cast = sext i18 %tmp_470 to i64

]]></Node>
<StgValue><ssdm name="tmp_548_cast"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %shuffle_conv_1x1_add_17 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_548_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_17"/></StgValue>
</operation>

<operation id="505" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="18">
<![CDATA[
:158  %shuffle_conv_1x1_loa_17 = load float* %shuffle_conv_1x1_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_17"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:162  %tmp_471 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_244, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="17" op_0_bw="16">
<![CDATA[
:163  %p_shl55_cast = zext i16 %tmp_471 to i17

]]></Node>
<StgValue><ssdm name="p_shl55_cast"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:164  %tmp_472 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_244, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="17" op_0_bw="14">
<![CDATA[
:165  %p_shl56_cast = zext i14 %tmp_472 to i17

]]></Node>
<StgValue><ssdm name="p_shl56_cast"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:166  %tmp_473 = sub i17 %p_shl55_cast, %p_shl56_cast

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="18" op_0_bw="17">
<![CDATA[
:167  %tmp_551_cast = sext i17 %tmp_473 to i18

]]></Node>
<StgValue><ssdm name="tmp_551_cast"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:168  %tmp_474 = add i18 %tmp_186_cast1, %tmp_551_cast

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="18">
<![CDATA[
:169  %tmp_552_cast = sext i18 %tmp_474 to i64

]]></Node>
<StgValue><ssdm name="tmp_552_cast"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %shuffle_conv_1x1_add_18 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_552_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_18"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="18">
<![CDATA[
:171  %shuffle_conv_1x1_loa_18 = load float* %shuffle_conv_1x1_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_18"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:173  %tmp11 = add i11 -872, %tmp_330_cast1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:174  %tmp_247 = add i11 %tmp11, %co_cast144_cast

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:186  %tmp12 = add i11 -776, %tmp_330_cast1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:187  %tmp_250 = add i11 %tmp12, %co_cast144_cast

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:282  %tmp_511 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_268, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="18" op_0_bw="17">
<![CDATA[
:283  %p_shl37_cast = zext i17 %tmp_511 to i18

]]></Node>
<StgValue><ssdm name="p_shl37_cast"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:284  %tmp_512 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_268, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="18" op_0_bw="15">
<![CDATA[
:285  %p_shl38_cast = zext i15 %tmp_512 to i18

]]></Node>
<StgValue><ssdm name="p_shl38_cast"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:286  %tmp_513 = sub i18 %p_shl37_cast, %p_shl38_cast

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="19" op_0_bw="18">
<![CDATA[
:287  %tmp_593_cast = sext i18 %tmp_513 to i19

]]></Node>
<StgValue><ssdm name="tmp_593_cast"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:288  %tmp_514 = add i19 %tmp_186_cast4, %tmp_593_cast

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="527" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %ShuffleConvs_1_Shuff_74 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_21, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_74"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %ShuffleConvs_1_Shuff_75 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_19, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_75"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="18">
<![CDATA[
:158  %shuffle_conv_1x1_loa_17 = load float* %shuffle_conv_1x1_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_17"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:159  store float %shuffle_conv_1x1_loa_17, float* %ShuffleConvs_1_Shuff_75, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="18">
<![CDATA[
:171  %shuffle_conv_1x1_loa_18 = load float* %shuffle_conv_1x1_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_18"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:172  store float %shuffle_conv_1x1_loa_18, float* %ShuffleConvs_1_Shuff_74, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:175  %tmp_475 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_247, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="17" op_0_bw="16">
<![CDATA[
:176  %p_shl53_cast = zext i16 %tmp_475 to i17

]]></Node>
<StgValue><ssdm name="p_shl53_cast"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:177  %tmp_476 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_247, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="17" op_0_bw="14">
<![CDATA[
:178  %p_shl54_cast = zext i14 %tmp_476 to i17

]]></Node>
<StgValue><ssdm name="p_shl54_cast"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:179  %tmp_477 = sub i17 %p_shl53_cast, %p_shl54_cast

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="18" op_0_bw="17">
<![CDATA[
:180  %tmp_555_cast = sext i17 %tmp_477 to i18

]]></Node>
<StgValue><ssdm name="tmp_555_cast"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:181  %tmp_478 = add i18 %tmp_186_cast1, %tmp_555_cast

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="18">
<![CDATA[
:182  %tmp_556_cast = sext i18 %tmp_478 to i64

]]></Node>
<StgValue><ssdm name="tmp_556_cast"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %shuffle_conv_1x1_add_19 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_556_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_19"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="18">
<![CDATA[
:184  %shuffle_conv_1x1_loa_19 = load float* %shuffle_conv_1x1_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_19"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:188  %tmp_479 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_250, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="17" op_0_bw="16">
<![CDATA[
:189  %p_shl51_cast = zext i16 %tmp_479 to i17

]]></Node>
<StgValue><ssdm name="p_shl51_cast"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:190  %tmp_480 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_250, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="14">
<![CDATA[
:191  %p_shl52_cast = zext i14 %tmp_480 to i17

]]></Node>
<StgValue><ssdm name="p_shl52_cast"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:192  %tmp_481 = sub i17 %p_shl51_cast, %p_shl52_cast

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="18" op_0_bw="17">
<![CDATA[
:193  %tmp_559_cast = sext i17 %tmp_481 to i18

]]></Node>
<StgValue><ssdm name="tmp_559_cast"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:194  %tmp_482 = add i18 %tmp_186_cast1, %tmp_559_cast

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="18">
<![CDATA[
:195  %tmp_560_cast = sext i18 %tmp_482 to i64

]]></Node>
<StgValue><ssdm name="tmp_560_cast"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %shuffle_conv_1x1_add_20 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_560_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_20"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="18">
<![CDATA[
:197  %shuffle_conv_1x1_loa_20 = load float* %shuffle_conv_1x1_add_20, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_20"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:199  %tmp13 = add i11 -680, %tmp_330_cast1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="554" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:200  %tmp_253 = add i11 %tmp13, %co_cast144_cast

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="555" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:212  %tmp14 = add i11 -584, %tmp_330_cast1

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:213  %tmp_256 = add i11 %tmp14, %co_cast144_cast

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="557" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:225  %tmp15 = add i11 -488, %tmp_330_cast1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="558" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:226  %tmp_259 = add i11 %tmp15, %co_cast144_cast

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="559" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %ShuffleConvs_1_Shuff_78 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_27, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_78"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %ShuffleConvs_1_Shuff_79 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_25, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_79"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="18">
<![CDATA[
:184  %shuffle_conv_1x1_loa_19 = load float* %shuffle_conv_1x1_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_19"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:185  store float %shuffle_conv_1x1_loa_19, float* %ShuffleConvs_1_Shuff_79, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="18">
<![CDATA[
:197  %shuffle_conv_1x1_loa_20 = load float* %shuffle_conv_1x1_add_20, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_20"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:198  store float %shuffle_conv_1x1_loa_20, float* %ShuffleConvs_1_Shuff_78, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:201  %tmp_483 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_253, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="17" op_0_bw="16">
<![CDATA[
:202  %p_shl49_cast = zext i16 %tmp_483 to i17

]]></Node>
<StgValue><ssdm name="p_shl49_cast"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:203  %tmp_484 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_253, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="17" op_0_bw="14">
<![CDATA[
:204  %p_shl50_cast = zext i14 %tmp_484 to i17

]]></Node>
<StgValue><ssdm name="p_shl50_cast"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:205  %tmp_485 = sub i17 %p_shl49_cast, %p_shl50_cast

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="570" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="18" op_0_bw="17">
<![CDATA[
:206  %tmp_563_cast = sext i17 %tmp_485 to i18

]]></Node>
<StgValue><ssdm name="tmp_563_cast"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:207  %tmp_486 = add i18 %tmp_186_cast1, %tmp_563_cast

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="18">
<![CDATA[
:208  %tmp_564_cast = sext i18 %tmp_486 to i64

]]></Node>
<StgValue><ssdm name="tmp_564_cast"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %shuffle_conv_1x1_add_21 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_564_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_21"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="18">
<![CDATA[
:210  %shuffle_conv_1x1_loa_21 = load float* %shuffle_conv_1x1_add_21, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_21"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:214  %tmp_487 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_256, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="16">
<![CDATA[
:215  %p_shl47_cast = zext i16 %tmp_487 to i17

]]></Node>
<StgValue><ssdm name="p_shl47_cast"/></StgValue>
</operation>

<operation id="577" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:216  %tmp_488 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_256, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="17" op_0_bw="14">
<![CDATA[
:217  %p_shl48_cast = zext i14 %tmp_488 to i17

]]></Node>
<StgValue><ssdm name="p_shl48_cast"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:218  %tmp_489 = sub i17 %p_shl47_cast, %p_shl48_cast

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="18" op_0_bw="17">
<![CDATA[
:219  %tmp_567_cast = sext i17 %tmp_489 to i18

]]></Node>
<StgValue><ssdm name="tmp_567_cast"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:220  %tmp_490 = add i18 %tmp_186_cast1, %tmp_567_cast

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="18">
<![CDATA[
:221  %tmp_568_cast = sext i18 %tmp_490 to i64

]]></Node>
<StgValue><ssdm name="tmp_568_cast"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:222  %shuffle_conv_1x1_add_22 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_568_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_22"/></StgValue>
</operation>

<operation id="584" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="18">
<![CDATA[
:223  %shuffle_conv_1x1_loa_22 = load float* %shuffle_conv_1x1_add_22, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_22"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:238  %tmp16 = add i10 -392, %tmp_330_cast127_cast

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:239  %tmp_262 = add i10 %tmp16, %co_cast143_cast

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:253  %tmp17 = add i10 -296, %tmp_330_cast127_cast

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:254  %tmp_265 = add i10 %tmp17, %co_cast143_cast

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="589" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %ShuffleConvs_1_Shuff_83 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_33, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_83"/></StgValue>
</operation>

<operation id="590" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %ShuffleConvs_1_Shuff_86 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_31, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_86"/></StgValue>
</operation>

<operation id="591" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="18">
<![CDATA[
:210  %shuffle_conv_1x1_loa_21 = load float* %shuffle_conv_1x1_add_21, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_21"/></StgValue>
</operation>

<operation id="592" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:211  store float %shuffle_conv_1x1_loa_21, float* %ShuffleConvs_1_Shuff_86, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="18">
<![CDATA[
:223  %shuffle_conv_1x1_loa_22 = load float* %shuffle_conv_1x1_add_22, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_22"/></StgValue>
</operation>

<operation id="594" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:224  store float %shuffle_conv_1x1_loa_22, float* %ShuffleConvs_1_Shuff_83, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:227  %tmp_491 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_259, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="596" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="17" op_0_bw="16">
<![CDATA[
:228  %p_shl45_cast = zext i16 %tmp_491 to i17

]]></Node>
<StgValue><ssdm name="p_shl45_cast"/></StgValue>
</operation>

<operation id="597" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:229  %tmp_492 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_259, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="17" op_0_bw="14">
<![CDATA[
:230  %p_shl46_cast = zext i14 %tmp_492 to i17

]]></Node>
<StgValue><ssdm name="p_shl46_cast"/></StgValue>
</operation>

<operation id="599" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:231  %tmp_493 = sub i17 %p_shl45_cast, %p_shl46_cast

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="18" op_0_bw="17">
<![CDATA[
:232  %tmp_571_cast = sext i17 %tmp_493 to i18

]]></Node>
<StgValue><ssdm name="tmp_571_cast"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:233  %tmp_494 = add i18 %tmp_186_cast1, %tmp_571_cast

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="18">
<![CDATA[
:234  %tmp_572_cast = sext i18 %tmp_494 to i64

]]></Node>
<StgValue><ssdm name="tmp_572_cast"/></StgValue>
</operation>

<operation id="603" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %shuffle_conv_1x1_add_23 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_572_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_23"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="18">
<![CDATA[
:236  %shuffle_conv_1x1_loa_23 = load float* %shuffle_conv_1x1_add_23, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_23"/></StgValue>
</operation>

<operation id="605" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:240  %tmp_495 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_262, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="15">
<![CDATA[
:241  %tmp_496 = sext i15 %tmp_495 to i16

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="607" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="17" op_0_bw="16">
<![CDATA[
:242  %p_shl43_cast = zext i16 %tmp_496 to i17

]]></Node>
<StgValue><ssdm name="p_shl43_cast"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:243  %tmp_497 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_262, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="14" op_0_bw="13">
<![CDATA[
:244  %tmp_498 = sext i13 %tmp_497 to i14

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="17" op_0_bw="14">
<![CDATA[
:245  %p_shl44_cast = zext i14 %tmp_498 to i17

]]></Node>
<StgValue><ssdm name="p_shl44_cast"/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:246  %tmp_499 = sub i17 %p_shl43_cast, %p_shl44_cast

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="18" op_0_bw="17">
<![CDATA[
:247  %tmp_577_cast = sext i17 %tmp_499 to i18

]]></Node>
<StgValue><ssdm name="tmp_577_cast"/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:248  %tmp_500 = add i18 %tmp_186_cast1, %tmp_577_cast

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="614" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="18">
<![CDATA[
:249  %tmp_578_cast = sext i18 %tmp_500 to i64

]]></Node>
<StgValue><ssdm name="tmp_578_cast"/></StgValue>
</operation>

<operation id="615" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %shuffle_conv_1x1_add_24 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_578_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_24"/></StgValue>
</operation>

<operation id="616" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="18">
<![CDATA[
:251  %shuffle_conv_1x1_loa_24 = load float* %shuffle_conv_1x1_add_24, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_24"/></StgValue>
</operation>

<operation id="617" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:255  %tmp_501 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %tmp_265, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="618" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="15">
<![CDATA[
:256  %tmp_502 = sext i15 %tmp_501 to i16

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="619" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="16">
<![CDATA[
:257  %p_shl41_cast = zext i16 %tmp_502 to i17

]]></Node>
<StgValue><ssdm name="p_shl41_cast"/></StgValue>
</operation>

<operation id="620" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:258  %tmp_503 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_265, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="621" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="13">
<![CDATA[
:259  %tmp_504 = sext i13 %tmp_503 to i14

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="622" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="17" op_0_bw="14">
<![CDATA[
:260  %p_shl42_cast = zext i14 %tmp_504 to i17

]]></Node>
<StgValue><ssdm name="p_shl42_cast"/></StgValue>
</operation>

<operation id="623" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:261  %tmp_505 = sub i17 %p_shl41_cast, %p_shl42_cast

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="624" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="18" op_0_bw="17">
<![CDATA[
:262  %tmp_583_cast = sext i17 %tmp_505 to i18

]]></Node>
<StgValue><ssdm name="tmp_583_cast"/></StgValue>
</operation>

<operation id="625" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:263  %tmp_506 = add i18 %tmp_186_cast1, %tmp_583_cast

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="626" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="18" op_0_bw="17">
<![CDATA[
:273  %tmp_589_cast = sext i17 %tmp_509 to i18

]]></Node>
<StgValue><ssdm name="tmp_589_cast"/></StgValue>
</operation>

<operation id="627" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:274  %tmp_510 = add i18 %tmp_186_cast1, %tmp_589_cast

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="628" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %ShuffleConvs_1_Shuff_76 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_37, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_76"/></StgValue>
</operation>

<operation id="629" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %ShuffleConvs_1_Shuff_77 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_41, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_77"/></StgValue>
</operation>

<operation id="630" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="18">
<![CDATA[
:236  %shuffle_conv_1x1_loa_23 = load float* %shuffle_conv_1x1_add_23, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_23"/></StgValue>
</operation>

<operation id="631" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:237  store float %shuffle_conv_1x1_loa_23, float* %ShuffleConvs_1_Shuff_76, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="18">
<![CDATA[
:251  %shuffle_conv_1x1_loa_24 = load float* %shuffle_conv_1x1_add_24, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_24"/></StgValue>
</operation>

<operation id="633" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:252  store float %shuffle_conv_1x1_loa_24, float* %ShuffleConvs_1_Shuff_77, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="18">
<![CDATA[
:264  %tmp_584_cast = sext i18 %tmp_506 to i64

]]></Node>
<StgValue><ssdm name="tmp_584_cast"/></StgValue>
</operation>

<operation id="635" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265  %shuffle_conv_1x1_add_25 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_584_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_25"/></StgValue>
</operation>

<operation id="636" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="18">
<![CDATA[
:266  %shuffle_conv_1x1_loa_25 = load float* %shuffle_conv_1x1_add_25, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_25"/></StgValue>
</operation>

<operation id="637" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="18">
<![CDATA[
:275  %tmp_590_cast = sext i18 %tmp_510 to i64

]]></Node>
<StgValue><ssdm name="tmp_590_cast"/></StgValue>
</operation>

<operation id="638" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276  %shuffle_conv_1x1_add_26 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_590_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_26"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="18">
<![CDATA[
:277  %shuffle_conv_1x1_loa_26 = load float* %shuffle_conv_1x1_add_26, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_26"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="640" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %ShuffleConvs_1_Shuff_84 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_47, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_84"/></StgValue>
</operation>

<operation id="641" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %ShuffleConvs_1_Shuff_85 = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_45, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_85"/></StgValue>
</operation>

<operation id="642" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="18">
<![CDATA[
:266  %shuffle_conv_1x1_loa_25 = load float* %shuffle_conv_1x1_add_25, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_25"/></StgValue>
</operation>

<operation id="643" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:267  store float %shuffle_conv_1x1_loa_25, float* %ShuffleConvs_1_Shuff_85, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="18">
<![CDATA[
:277  %shuffle_conv_1x1_loa_26 = load float* %shuffle_conv_1x1_add_26, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_26"/></StgValue>
</operation>

<operation id="645" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:278  store float %shuffle_conv_1x1_loa_26, float* %ShuffleConvs_1_Shuff_84, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="19">
<![CDATA[
:289  %tmp_594_cast = sext i19 %tmp_514 to i64

]]></Node>
<StgValue><ssdm name="tmp_594_cast"/></StgValue>
</operation>

<operation id="647" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %shuffle_conv_1x1_add_27 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_594_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_27"/></StgValue>
</operation>

<operation id="648" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="18">
<![CDATA[
:291  %shuffle_conv_1x1_loa_27 = load float* %shuffle_conv_1x1_add_27, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_27"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="649" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %ShuffleConvs_1_Shuff = getelementptr [2304 x float]* @ShuffleConvs_1_Shuff_50, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff"/></StgValue>
</operation>

<operation id="650" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="18">
<![CDATA[
:291  %shuffle_conv_1x1_loa_27 = load float* %shuffle_conv_1x1_add_27, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_27"/></StgValue>
</operation>

<operation id="651" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:292  store float %shuffle_conv_1x1_loa_27, float* %ShuffleConvs_1_Shuff, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
:293  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="653" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader34:0  %i1 = phi i5 [ %i_3, %4 ], [ 0, %.preheader34.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader34:1  %exitcond11 = icmp eq i5 %i1, -16

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader34:2  %empty_406 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader34:3  %i_3 = add i5 %i1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader34:4  br i1 %exitcond11, label %.preheader35.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="4" op_0_bw="5">
<![CDATA[
:0  %tmp_130 = trunc i5 %i1 to i4

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:1  %p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_130, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="9">
<![CDATA[
:2  %p_shl12_cast = zext i9 %p_shl3 to i10

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl12 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_130, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl13_cast1 = zext i7 %p_shl12 to i8

]]></Node>
<StgValue><ssdm name="p_shl13_cast1"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="7">
<![CDATA[
:5  %p_shl13_cast = zext i7 %p_shl12 to i10

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_310 = sub i10 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="10">
<![CDATA[
:8  %tmp_438_cast = sext i10 %tmp_310 to i12

]]></Node>
<StgValue><ssdm name="tmp_438_cast"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %tmp20 = add i12 2040, %tmp_438_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %tmp_311 = add i12 %tmp20, %co_cast2

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="668" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:22  %tmp_131 = shl i5 %i1, 1

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="5">
<![CDATA[
:23  %p_shl14_cast = zext i5 %tmp_131 to i8

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="670" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %tmp_312 = sub i8 %p_shl13_cast1, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="671" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %tmp_313 = add i8 %tmp_312, %tmp_189_cast

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="672" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:26  %tmp_524 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_313, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="673" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:27  %tmp_525 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_313, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="674" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="15" op_0_bw="13">
<![CDATA[
:28  %p_shl94_cast = sext i13 %tmp_525 to i15

]]></Node>
<StgValue><ssdm name="p_shl94_cast"/></StgValue>
</operation>

<operation id="675" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:29  %tmp_526 = sub i15 %tmp_524, %p_shl94_cast

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="676" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:30  %tmp_527 = add i15 %tmp_220_cast, %tmp_526

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="677" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:42  %tmp21 = add i12 -1672, %tmp_438_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="678" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:43  %tmp_314 = add i12 %tmp21, %co_cast2

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="679" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.loopexit:0  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="680" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:12  %tmp_520 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_311, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="18" op_0_bw="17">
<![CDATA[
:13  %p_shl95_cast = zext i17 %tmp_520 to i18

]]></Node>
<StgValue><ssdm name="p_shl95_cast"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:14  %tmp_521 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_311, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="18" op_0_bw="15">
<![CDATA[
:15  %p_shl96_cast = zext i15 %tmp_521 to i18

]]></Node>
<StgValue><ssdm name="p_shl96_cast"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:16  %tmp_522 = sub i18 %p_shl95_cast, %p_shl96_cast

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="19" op_0_bw="18">
<![CDATA[
:17  %tmp_606_cast = sext i18 %tmp_522 to i19

]]></Node>
<StgValue><ssdm name="tmp_606_cast"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:18  %tmp_523 = add i19 %tmp_186_cast4, %tmp_606_cast

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="19">
<![CDATA[
:19  %tmp_607_cast = sext i19 %tmp_523 to i64

]]></Node>
<StgValue><ssdm name="tmp_607_cast"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %shuffle_conv_1x1_add_28 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_607_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_28"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="18">
<![CDATA[
:21  %shuffle_conv_1x1_loa_28 = load float* %shuffle_conv_1x1_add_28, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_28"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:44  %tmp_528 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_314, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="18" op_0_bw="17">
<![CDATA[
:45  %p_shl91_cast = zext i17 %tmp_528 to i18

]]></Node>
<StgValue><ssdm name="p_shl91_cast"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:46  %tmp_529 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_314, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="18" op_0_bw="15">
<![CDATA[
:47  %p_shl92_cast = zext i15 %tmp_529 to i18

]]></Node>
<StgValue><ssdm name="p_shl92_cast"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:48  %tmp_530 = sub i18 %p_shl91_cast, %p_shl92_cast

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="19" op_0_bw="18">
<![CDATA[
:49  %tmp_617_cast = sext i18 %tmp_530 to i19

]]></Node>
<StgValue><ssdm name="tmp_617_cast"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:50  %tmp_531 = add i19 %tmp_186_cast4, %tmp_617_cast

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="19">
<![CDATA[
:51  %tmp_618_cast = sext i19 %tmp_531 to i64

]]></Node>
<StgValue><ssdm name="tmp_618_cast"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %shuffle_conv_1x1_add_29 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_618_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_29"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="18">
<![CDATA[
:53  %shuffle_conv_1x1_loa_29 = load float* %shuffle_conv_1x1_add_29, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_29"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:55  %tmp22 = add i12 -1288, %tmp_438_cast

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:56  %tmp_315 = add i12 %tmp22, %co_cast2

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="702" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:68  %tmp23 = add i12 -904, %tmp_438_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="703" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:69  %tmp_316 = add i12 %tmp23, %co_cast2

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="704" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="13" op_0_bw="10">
<![CDATA[
:7  %tmp_438_cast1 = sext i10 %tmp_310 to i13

]]></Node>
<StgValue><ssdm name="tmp_438_cast1"/></StgValue>
</operation>

<operation id="705" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="11" op_0_bw="10">
<![CDATA[
:9  %tmp_438_cast_cast = sext i10 %tmp_310 to i11

]]></Node>
<StgValue><ssdm name="tmp_438_cast_cast"/></StgValue>
</operation>

<operation id="706" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="18">
<![CDATA[
:21  %shuffle_conv_1x1_loa_28 = load float* %shuffle_conv_1x1_add_28, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_28"/></StgValue>
</operation>

<operation id="707" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="15">
<![CDATA[
:31  %tmp_614_cast = sext i15 %tmp_527 to i64

]]></Node>
<StgValue><ssdm name="tmp_614_cast"/></StgValue>
</operation>

<operation id="708" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %ShuffleConvs_2_Downs = getelementptr [9216 x float]* @ShuffleConvs_2_Downs_10, i64 0, i64 %tmp_614_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs"/></StgValue>
</operation>

<operation id="709" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %ShuffleConvs_2_Downs_12 = getelementptr [9216 x float]* @ShuffleConvs_2_Downs_7, i64 0, i64 %tmp_614_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_12"/></StgValue>
</operation>

<operation id="710" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:41  store float %shuffle_conv_1x1_loa_28, float* %ShuffleConvs_2_Downs_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="18">
<![CDATA[
:53  %shuffle_conv_1x1_loa_29 = load float* %shuffle_conv_1x1_add_29, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_29"/></StgValue>
</operation>

<operation id="712" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:54  store float %shuffle_conv_1x1_loa_29, float* %ShuffleConvs_2_Downs, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:57  %tmp_532 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_315, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="714" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="18" op_0_bw="17">
<![CDATA[
:58  %p_shl89_cast = zext i17 %tmp_532 to i18

]]></Node>
<StgValue><ssdm name="p_shl89_cast"/></StgValue>
</operation>

<operation id="715" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:59  %tmp_533 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_315, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="716" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="18" op_0_bw="15">
<![CDATA[
:60  %p_shl90_cast = zext i15 %tmp_533 to i18

]]></Node>
<StgValue><ssdm name="p_shl90_cast"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:61  %tmp_534 = sub i18 %p_shl89_cast, %p_shl90_cast

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="19" op_0_bw="18">
<![CDATA[
:62  %tmp_621_cast = sext i18 %tmp_534 to i19

]]></Node>
<StgValue><ssdm name="tmp_621_cast"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:63  %tmp_535 = add i19 %tmp_186_cast4, %tmp_621_cast

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="19">
<![CDATA[
:64  %tmp_622_cast = sext i19 %tmp_535 to i64

]]></Node>
<StgValue><ssdm name="tmp_622_cast"/></StgValue>
</operation>

<operation id="721" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %shuffle_conv_1x1_add_30 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_622_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_30"/></StgValue>
</operation>

<operation id="722" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="18">
<![CDATA[
:66  %shuffle_conv_1x1_loa_30 = load float* %shuffle_conv_1x1_add_30, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_30"/></StgValue>
</operation>

<operation id="723" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:70  %tmp_536 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_316, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="724" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="18" op_0_bw="17">
<![CDATA[
:71  %p_shl87_cast = zext i17 %tmp_536 to i18

]]></Node>
<StgValue><ssdm name="p_shl87_cast"/></StgValue>
</operation>

<operation id="725" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
:72  %tmp_537 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_316, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="726" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="18" op_0_bw="15">
<![CDATA[
:73  %p_shl88_cast = zext i15 %tmp_537 to i18

]]></Node>
<StgValue><ssdm name="p_shl88_cast"/></StgValue>
</operation>

<operation id="727" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:74  %tmp_538 = sub i18 %p_shl87_cast, %p_shl88_cast

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="728" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="19" op_0_bw="18">
<![CDATA[
:75  %tmp_625_cast = sext i18 %tmp_538 to i19

]]></Node>
<StgValue><ssdm name="tmp_625_cast"/></StgValue>
</operation>

<operation id="729" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:76  %tmp_539 = add i19 %tmp_186_cast4, %tmp_625_cast

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="730" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="19">
<![CDATA[
:77  %tmp_626_cast = sext i19 %tmp_539 to i64

]]></Node>
<StgValue><ssdm name="tmp_626_cast"/></StgValue>
</operation>

<operation id="731" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %shuffle_conv_1x1_add_31 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_626_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_31"/></StgValue>
</operation>

<operation id="732" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="18">
<![CDATA[
:79  %shuffle_conv_1x1_loa_31 = load float* %shuffle_conv_1x1_add_31, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_31"/></StgValue>
</operation>

<operation id="733" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:81  %tmp24 = add i11 -520, %tmp_438_cast_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="734" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:82  %tmp_317 = add i11 %tmp24, %co_cast144_cast

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="735" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:96  %tmp25 = add i13 3960, %tmp_438_cast1

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="736" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:97  %tmp_318 = add i13 %tmp25, %co_cast1

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="737" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %ShuffleConvs_2_Shuff_23 = getelementptr [9216 x float]* @ShuffleConvs_2_Shuff_5, i64 0, i64 %tmp_614_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_23"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %ShuffleConvs_2_Downs_11 = getelementptr [9216 x float]* @ShuffleConvs_2_Downs_8, i64 0, i64 %tmp_614_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_11"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="18">
<![CDATA[
:66  %shuffle_conv_1x1_loa_30 = load float* %shuffle_conv_1x1_add_30, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_30"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:67  store float %shuffle_conv_1x1_loa_30, float* %ShuffleConvs_2_Downs_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="18">
<![CDATA[
:79  %shuffle_conv_1x1_loa_31 = load float* %shuffle_conv_1x1_add_31, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_31"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:80  store float %shuffle_conv_1x1_loa_31, float* %ShuffleConvs_2_Shuff_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:83  %tmp_540 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_317, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="16">
<![CDATA[
:84  %tmp_541 = sext i16 %tmp_540 to i17

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="18" op_0_bw="17">
<![CDATA[
:85  %p_shl85_cast = zext i17 %tmp_541 to i18

]]></Node>
<StgValue><ssdm name="p_shl85_cast"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
:86  %tmp_542 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_317, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="15" op_0_bw="14">
<![CDATA[
:87  %tmp_543 = sext i14 %tmp_542 to i15

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="18" op_0_bw="15">
<![CDATA[
:88  %p_shl86_cast = zext i15 %tmp_543 to i18

]]></Node>
<StgValue><ssdm name="p_shl86_cast"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:89  %tmp_544 = sub i18 %p_shl85_cast, %p_shl86_cast

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="19" op_0_bw="18">
<![CDATA[
:90  %tmp_631_cast = sext i18 %tmp_544 to i19

]]></Node>
<StgValue><ssdm name="tmp_631_cast"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:91  %tmp_545 = add i19 %tmp_186_cast4, %tmp_631_cast

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="752" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="19">
<![CDATA[
:92  %tmp_632_cast = sext i19 %tmp_545 to i64

]]></Node>
<StgValue><ssdm name="tmp_632_cast"/></StgValue>
</operation>

<operation id="753" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %shuffle_conv_1x1_add_32 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_632_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_32"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="18">
<![CDATA[
:94  %shuffle_conv_1x1_loa_32 = load float* %shuffle_conv_1x1_add_32, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_32"/></StgValue>
</operation>

<operation id="755" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:98  %tmp_546 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_318, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="756" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="19" op_0_bw="18">
<![CDATA[
:99  %p_shl83_cast = zext i18 %tmp_546 to i19

]]></Node>
<StgValue><ssdm name="p_shl83_cast"/></StgValue>
</operation>

<operation id="757" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:100  %tmp_547 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_318, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="758" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="19" op_0_bw="16">
<![CDATA[
:101  %p_shl84_cast = zext i16 %tmp_547 to i19

]]></Node>
<StgValue><ssdm name="p_shl84_cast"/></StgValue>
</operation>

<operation id="759" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:102  %tmp_548 = sub i19 %p_shl83_cast, %p_shl84_cast

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="760" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:103  %tmp_549 = add i19 %tmp_186_cast4, %tmp_548

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="761" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="19">
<![CDATA[
:104  %tmp_636_cast = sext i19 %tmp_549 to i64

]]></Node>
<StgValue><ssdm name="tmp_636_cast"/></StgValue>
</operation>

<operation id="762" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %shuffle_conv_1x1_add_33 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_636_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_33"/></StgValue>
</operation>

<operation id="763" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="18">
<![CDATA[
:106  %shuffle_conv_1x1_loa_33 = load float* %shuffle_conv_1x1_add_33, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_33"/></StgValue>
</operation>

<operation id="764" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:108  %tmp26 = add i13 -3848, %tmp_438_cast1

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="765" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:109  %tmp_319 = add i13 %tmp26, %co_cast1

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="766" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:120  %tmp27 = add i13 -3464, %tmp_438_cast1

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="767" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:121  %tmp_320 = add i13 %tmp27, %co_cast1

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="768" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:132  %tmp28 = add i13 -3080, %tmp_438_cast1

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="769" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:133  %tmp_321 = add i13 %tmp28, %co_cast1

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="770" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %ShuffleConvs_2_Shuff_24 = getelementptr [9216 x float]* @ShuffleConvs_2_Shuff_8, i64 0, i64 %tmp_614_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_24"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %ShuffleConvs_2_Shuff_26 = getelementptr [9216 x float]* @ShuffleConvs_2_Shuff_7, i64 0, i64 %tmp_614_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_26"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="18">
<![CDATA[
:94  %shuffle_conv_1x1_loa_32 = load float* %shuffle_conv_1x1_add_32, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_32"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:95  store float %shuffle_conv_1x1_loa_32, float* %ShuffleConvs_2_Shuff_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="18">
<![CDATA[
:106  %shuffle_conv_1x1_loa_33 = load float* %shuffle_conv_1x1_add_33, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_33"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:107  store float %shuffle_conv_1x1_loa_33, float* %ShuffleConvs_2_Shuff_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:110  %tmp_550 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_319, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="19" op_0_bw="18">
<![CDATA[
:111  %p_shl81_cast = zext i18 %tmp_550 to i19

]]></Node>
<StgValue><ssdm name="p_shl81_cast"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:112  %tmp_551 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_319, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="19" op_0_bw="16">
<![CDATA[
:113  %p_shl82_cast = zext i16 %tmp_551 to i19

]]></Node>
<StgValue><ssdm name="p_shl82_cast"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:114  %tmp_552 = sub i19 %p_shl81_cast, %p_shl82_cast

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:115  %tmp_553 = add i19 %tmp_186_cast4, %tmp_552

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="19">
<![CDATA[
:116  %tmp_640_cast = sext i19 %tmp_553 to i64

]]></Node>
<StgValue><ssdm name="tmp_640_cast"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %shuffle_conv_1x1_add_34 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_640_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_34"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="18">
<![CDATA[
:118  %shuffle_conv_1x1_loa_34 = load float* %shuffle_conv_1x1_add_34, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_34"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:122  %tmp_554 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_320, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="19" op_0_bw="18">
<![CDATA[
:123  %p_shl79_cast = zext i18 %tmp_554 to i19

]]></Node>
<StgValue><ssdm name="p_shl79_cast"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:124  %tmp_555 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_320, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="19" op_0_bw="16">
<![CDATA[
:125  %p_shl80_cast = zext i16 %tmp_555 to i19

]]></Node>
<StgValue><ssdm name="p_shl80_cast"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:126  %tmp_556 = sub i19 %p_shl79_cast, %p_shl80_cast

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:127  %tmp_557 = add i19 %tmp_186_cast4, %tmp_556

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="19">
<![CDATA[
:128  %tmp_644_cast = sext i19 %tmp_557 to i64

]]></Node>
<StgValue><ssdm name="tmp_644_cast"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %shuffle_conv_1x1_add_35 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_644_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_35"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="18">
<![CDATA[
:130  %shuffle_conv_1x1_loa_35 = load float* %shuffle_conv_1x1_add_35, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_35"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
:134  %tmp_558 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %tmp_321, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="795" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="19" op_0_bw="18">
<![CDATA[
:135  %p_shl77_cast = zext i18 %tmp_558 to i19

]]></Node>
<StgValue><ssdm name="p_shl77_cast"/></StgValue>
</operation>

<operation id="796" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
:136  %tmp_559 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_321, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="797" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="19" op_0_bw="16">
<![CDATA[
:137  %p_shl78_cast = zext i16 %tmp_559 to i19

]]></Node>
<StgValue><ssdm name="p_shl78_cast"/></StgValue>
</operation>

<operation id="798" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:138  %tmp_560 = sub i19 %p_shl77_cast, %p_shl78_cast

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:139  %tmp_561 = add i19 %tmp_186_cast4, %tmp_560

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="800" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %ShuffleConvs_2_Shuff = getelementptr [9216 x float]* @ShuffleConvs_2_Shuff_13, i64 0, i64 %tmp_614_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %ShuffleConvs_2_Shuff_27 = getelementptr [9216 x float]* @ShuffleConvs_2_Shuff_11, i64 0, i64 %tmp_614_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_27"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="18">
<![CDATA[
:118  %shuffle_conv_1x1_loa_34 = load float* %shuffle_conv_1x1_add_34, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_34"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:119  store float %shuffle_conv_1x1_loa_34, float* %ShuffleConvs_2_Shuff_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="18">
<![CDATA[
:130  %shuffle_conv_1x1_loa_35 = load float* %shuffle_conv_1x1_add_35, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_35"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:131  store float %shuffle_conv_1x1_loa_35, float* %ShuffleConvs_2_Shuff, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="19">
<![CDATA[
:140  %tmp_648_cast = sext i19 %tmp_561 to i64

]]></Node>
<StgValue><ssdm name="tmp_648_cast"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %shuffle_conv_1x1_add_36 = getelementptr [131904 x float]* %shuffle_conv_1x1, i64 0, i64 %tmp_648_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_add_36"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="18">
<![CDATA[
:142  %shuffle_conv_1x1_loa_36 = load float* %shuffle_conv_1x1_add_36, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_36"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="809" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %ShuffleConvs_2_Shuff_25 = getelementptr [9216 x float]* @ShuffleConvs_2_Shuff_18, i64 0, i64 %tmp_614_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_25"/></StgValue>
</operation>

<operation id="810" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="18">
<![CDATA[
:142  %shuffle_conv_1x1_loa_36 = load float* %shuffle_conv_1x1_add_36, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_1x1_loa_36"/></StgValue>
</operation>

<operation id="811" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:143  store float %shuffle_conv_1x1_loa_36, float* %ShuffleConvs_2_Shuff_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
:144  br label %.preheader34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="813" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader33:0  %co2 = phi i5 [ %co_23, %.preheader33.loopexit ], [ 0, %.preheader33.preheader ]

]]></Node>
<StgValue><ssdm name="co2"/></StgValue>
</operation>

<operation id="814" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="5">
<![CDATA[
.preheader33:1  %co2_cast1 = zext i5 %co2 to i11

]]></Node>
<StgValue><ssdm name="co2_cast1"/></StgValue>
</operation>

<operation id="815" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="10" op_0_bw="5">
<![CDATA[
.preheader33:2  %co2_cast2 = zext i5 %co2 to i10

]]></Node>
<StgValue><ssdm name="co2_cast2"/></StgValue>
</operation>

<operation id="816" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="5">
<![CDATA[
.preheader33:3  %co2_cast120_cast = zext i5 %co2 to i9

]]></Node>
<StgValue><ssdm name="co2_cast120_cast"/></StgValue>
</operation>

<operation id="817" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="5">
<![CDATA[
.preheader33:4  %co2_cast119_cast = zext i5 %co2 to i8

]]></Node>
<StgValue><ssdm name="co2_cast119_cast"/></StgValue>
</operation>

<operation id="818" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="7" op_0_bw="5">
<![CDATA[
.preheader33:5  %co2_cast5 = zext i5 %co2 to i7

]]></Node>
<StgValue><ssdm name="co2_cast5"/></StgValue>
</operation>

<operation id="819" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="5">
<![CDATA[
.preheader33:6  %co2_cast117_cast = zext i5 %co2 to i6

]]></Node>
<StgValue><ssdm name="co2_cast117_cast"/></StgValue>
</operation>

<operation id="820" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader33:7  %exitcond1 = icmp eq i5 %co2, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="821" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader33:8  %empty_407 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="822" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader33:9  %co_23 = add i5 %co2, 1

]]></Node>
<StgValue><ssdm name="co_23"/></StgValue>
</operation>

<operation id="823" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader33:10  br i1 %exitcond1, label %.preheader29.preheader, label %.preheader32.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader32.preheader:0  %tmp_399 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="825" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="7">
<![CDATA[
.preheader32.preheader:1  %p_shl101_cast = zext i7 %tmp_399 to i8

]]></Node>
<StgValue><ssdm name="p_shl101_cast"/></StgValue>
</operation>

<operation id="826" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader32.preheader:2  %tmp_400 = sub i8 %p_shl101_cast, %co2_cast119_cast

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="827" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="9" op_0_bw="8">
<![CDATA[
.preheader32.preheader:3  %tmp_467_cast = sext i8 %tmp_400 to i9

]]></Node>
<StgValue><ssdm name="tmp_467_cast"/></StgValue>
</operation>

<operation id="828" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader32.preheader:4  %tmp_178 = add i6 %co2_cast117_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="829" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="6">
<![CDATA[
.preheader32.preheader:5  %tmp_179_cast = zext i6 %tmp_178 to i9

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="830" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader32.preheader:6  %tmp_401 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_178, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="831" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="9" op_0_bw="8">
<![CDATA[
.preheader32.preheader:7  %p_shl100_cast = zext i8 %tmp_401 to i9

]]></Node>
<StgValue><ssdm name="p_shl100_cast"/></StgValue>
</operation>

<operation id="832" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader32.preheader:8  %tmp_402 = sub i9 %p_shl100_cast, %tmp_179_cast

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="833" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader32.preheader:9  %tmp_180 = add i7 %co2_cast5, 48

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="834" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="10" op_0_bw="7">
<![CDATA[
.preheader32.preheader:10  %tmp_181_cast = zext i7 %tmp_180 to i10

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="835" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader32.preheader:11  %tmp_403 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_180, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="836" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="9">
<![CDATA[
.preheader32.preheader:12  %p_shl99_cast = zext i9 %tmp_403 to i10

]]></Node>
<StgValue><ssdm name="p_shl99_cast"/></StgValue>
</operation>

<operation id="837" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader32.preheader:13  %tmp_404 = sub i10 %p_shl99_cast, %tmp_181_cast

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="838" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader32.preheader:14  %tmp_182 = add i7 %co2_cast5, -56

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="839" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="7">
<![CDATA[
.preheader32.preheader:15  %tmp_183_cast = zext i7 %tmp_182 to i10

]]></Node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="840" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader32.preheader:16  %tmp_405 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_182, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="841" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="9">
<![CDATA[
.preheader32.preheader:17  %p_shl98_cast = zext i9 %tmp_405 to i10

]]></Node>
<StgValue><ssdm name="p_shl98_cast"/></StgValue>
</operation>

<operation id="842" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader32.preheader:18  %tmp_406 = sub i10 %p_shl98_cast, %tmp_183_cast

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="843" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader32.preheader:19  %tmp_184 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %co2)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="844" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="6">
<![CDATA[
.preheader32.preheader:20  %tmp_197_cast = sext i6 %tmp_184 to i7

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="845" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="7">
<![CDATA[
.preheader32.preheader:21  %tmp_185_cast = zext i7 %tmp_197_cast to i10

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="846" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="5" op_3_bw="2">
<![CDATA[
.preheader32.preheader:22  %tmp_407 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i5.i2(i1 true, i5 %co2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="847" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="9" op_0_bw="8">
<![CDATA[
.preheader32.preheader:23  %tmp_408 = sext i8 %tmp_407 to i9

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="848" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="9">
<![CDATA[
.preheader32.preheader:24  %p_shl97_cast = zext i9 %tmp_408 to i10

]]></Node>
<StgValue><ssdm name="p_shl97_cast"/></StgValue>
</operation>

<operation id="849" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader32.preheader:25  %tmp_409 = sub i10 %p_shl97_cast, %tmp_185_cast

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="850" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="11" op_0_bw="10">
<![CDATA[
.preheader32.preheader:26  %tmp_476_cast = sext i10 %tmp_409 to i11

]]></Node>
<StgValue><ssdm name="tmp_476_cast"/></StgValue>
</operation>

<operation id="851" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
.preheader32.preheader:27  br label %.preheader32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
.preheader29.preheader:0  br label %.preheader29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="853" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader32:0  %w = phi i2 [ 0, %.preheader32.preheader ], [ %w_22, %.preheader32.loopexit ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="854" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader32:1  %exitcond4 = icmp eq i2 %w, -1

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="855" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader32:2  %empty_408 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="856" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader32:3  %w_22 = add i2 %w, 1

]]></Node>
<StgValue><ssdm name="w_22"/></StgValue>
</operation>

<operation id="857" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader32:4  br i1 %exitcond4, label %.preheader33.loopexit, label %.preheader31.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="2">
<![CDATA[
.preheader31.preheader:0  %tmp_218_cast1 = zext i2 %w to i12

]]></Node>
<StgValue><ssdm name="tmp_218_cast1"/></StgValue>
</operation>

<operation id="859" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="15" op_0_bw="2">
<![CDATA[
.preheader31.preheader:1  %tmp_218_cast2 = zext i2 %w to i15

]]></Node>
<StgValue><ssdm name="tmp_218_cast2"/></StgValue>
</operation>

<operation id="860" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="14" op_0_bw="2">
<![CDATA[
.preheader31.preheader:2  %tmp_218_cast3 = zext i2 %w to i14

]]></Node>
<StgValue><ssdm name="tmp_218_cast3"/></StgValue>
</operation>

<operation id="861" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="36" op_0_bw="2">
<![CDATA[
.preheader31.preheader:3  %tmp_218_cast4 = zext i2 %w to i36

]]></Node>
<StgValue><ssdm name="tmp_218_cast4"/></StgValue>
</operation>

<operation id="862" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="13" op_0_bw="2">
<![CDATA[
.preheader31.preheader:4  %tmp_218_cast5 = zext i2 %w to i13

]]></Node>
<StgValue><ssdm name="tmp_218_cast5"/></StgValue>
</operation>

<operation id="863" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="11" op_0_bw="2">
<![CDATA[
.preheader31.preheader:5  %tmp_218_cast6 = zext i2 %w to i11

]]></Node>
<StgValue><ssdm name="tmp_218_cast6"/></StgValue>
</operation>

<operation id="864" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="10" op_0_bw="2">
<![CDATA[
.preheader31.preheader:6  %tmp_218_cast7 = zext i2 %w to i10

]]></Node>
<StgValue><ssdm name="tmp_218_cast7"/></StgValue>
</operation>

<operation id="865" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="2">
<![CDATA[
.preheader31.preheader:7  %tmp_218_cast = zext i2 %w to i9

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="866" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader31.preheader:8  %tmp_419 = add i9 %tmp_218_cast, %tmp_467_cast

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="867" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="15" op_0_bw="9">
<![CDATA[
.preheader31.preheader:9  %tmp_486_cast = sext i9 %tmp_419 to i15

]]></Node>
<StgValue><ssdm name="tmp_486_cast"/></StgValue>
</operation>

<operation id="868" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader31.preheader:10  %tmp_123 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_419, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="869" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="15" op_0_bw="11">
<![CDATA[
.preheader31.preheader:11  %p_shl106_cast = sext i11 %tmp_123 to i15

]]></Node>
<StgValue><ssdm name="p_shl106_cast"/></StgValue>
</operation>

<operation id="870" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader31.preheader:12  %tmp_420 = sub i15 %p_shl106_cast, %tmp_486_cast

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="871" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader31.preheader:13  %tmp_421 = add i9 %tmp_218_cast, %tmp_402

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="872" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="15" op_0_bw="9">
<![CDATA[
.preheader31.preheader:14  %tmp_489_cast = sext i9 %tmp_421 to i15

]]></Node>
<StgValue><ssdm name="tmp_489_cast"/></StgValue>
</operation>

<operation id="873" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader31.preheader:15  %tmp_124 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_421, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="874" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="15" op_0_bw="11">
<![CDATA[
.preheader31.preheader:16  %p_shl105_cast = sext i11 %tmp_124 to i15

]]></Node>
<StgValue><ssdm name="p_shl105_cast"/></StgValue>
</operation>

<operation id="875" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader31.preheader:17  %tmp_422 = sub i15 %p_shl105_cast, %tmp_489_cast

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="876" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader31.preheader:18  %tmp_423 = add i10 %tmp_218_cast7, %tmp_404

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="877" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="15" op_0_bw="10">
<![CDATA[
.preheader31.preheader:19  %tmp_492_cast1 = sext i10 %tmp_423 to i15

]]></Node>
<StgValue><ssdm name="tmp_492_cast1"/></StgValue>
</operation>

<operation id="878" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader31.preheader:20  %tmp_125 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_423, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="879" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="15" op_0_bw="12">
<![CDATA[
.preheader31.preheader:21  %p_shl104_cast = sext i12 %tmp_125 to i15

]]></Node>
<StgValue><ssdm name="p_shl104_cast"/></StgValue>
</operation>

<operation id="880" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader31.preheader:22  %tmp_424 = sub i15 %p_shl104_cast, %tmp_492_cast1

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="881" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader31.preheader:23  %tmp_425 = add i10 %tmp_218_cast7, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="882" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="15" op_0_bw="10">
<![CDATA[
.preheader31.preheader:24  %tmp_495_cast1 = sext i10 %tmp_425 to i15

]]></Node>
<StgValue><ssdm name="tmp_495_cast1"/></StgValue>
</operation>

<operation id="883" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader31.preheader:25  %tmp_126 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_425, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="884" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="15" op_0_bw="12">
<![CDATA[
.preheader31.preheader:26  %p_shl103_cast = sext i12 %tmp_126 to i15

]]></Node>
<StgValue><ssdm name="p_shl103_cast"/></StgValue>
</operation>

<operation id="885" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader31.preheader:27  %tmp_426 = sub i15 %p_shl103_cast, %tmp_495_cast1

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="886" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader31.preheader:28  %tmp_427 = add i11 %tmp_218_cast6, %tmp_476_cast

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="887" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="15" op_0_bw="11">
<![CDATA[
.preheader31.preheader:29  %tmp_498_cast = sext i11 %tmp_427 to i15

]]></Node>
<StgValue><ssdm name="tmp_498_cast"/></StgValue>
</operation>

<operation id="888" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader31.preheader:30  %tmp_127 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_427, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="889" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="15" op_0_bw="13">
<![CDATA[
.preheader31.preheader:31  %p_shl102_cast = sext i13 %tmp_127 to i15

]]></Node>
<StgValue><ssdm name="p_shl102_cast"/></StgValue>
</operation>

<operation id="890" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader31.preheader:32  %tmp_428 = sub i15 %p_shl102_cast, %tmp_498_cast

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="891" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
.preheader31.preheader:33  br label %.preheader31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0">
<![CDATA[
.preheader33.loopexit:0  br label %.preheader33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="893" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader31:0  %h = phi i2 [ 0, %.preheader31.preheader ], [ %h_22, %.preheader31.loopexit ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="894" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader31:1  %exitcond10 = icmp eq i2 %h, -1

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="895" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader31:2  %empty_409 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="896" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader31:3  %h_22 = add i2 %h, 1

]]></Node>
<StgValue><ssdm name="h_22"/></StgValue>
</operation>

<operation id="897" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31:4  br i1 %exitcond10, label %.preheader32.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="15" op_0_bw="2">
<![CDATA[
:2  %tmp_309_cast = zext i2 %h to i15

]]></Node>
<StgValue><ssdm name="tmp_309_cast"/></StgValue>
</operation>

<operation id="899" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %tmp_515 = add i15 %tmp_420, %tmp_309_cast

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="900" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="15">
<![CDATA[
:4  %tmp_597_cast = zext i15 %tmp_515 to i64

]]></Node>
<StgValue><ssdm name="tmp_597_cast"/></StgValue>
</operation>

<operation id="901" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shuffle_conv_3x3_add = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_597_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add"/></StgValue>
</operation>

<operation id="902" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %tmp_516 = add i15 %tmp_422, %tmp_309_cast

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="903" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="15">
<![CDATA[
:7  %tmp_598_cast = zext i15 %tmp_516 to i64

]]></Node>
<StgValue><ssdm name="tmp_598_cast"/></StgValue>
</operation>

<operation id="904" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %shuffle_conv_3x3_add_1 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_598_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_1"/></StgValue>
</operation>

<operation id="905" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="14">
<![CDATA[
:23  %shuffle_conv_3x3_loa = load float* %shuffle_conv_3x3_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa"/></StgValue>
</operation>

<operation id="906" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="14">
<![CDATA[
:25  %shuffle_conv_3x3_loa_1 = load float* %shuffle_conv_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_1"/></StgValue>
</operation>

<operation id="907" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
.preheader32.loopexit:0  br label %.preheader32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="908" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_517 = add i15 %tmp_424, %tmp_309_cast

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="909" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="15">
<![CDATA[
:10  %tmp_599_cast = zext i15 %tmp_517 to i64

]]></Node>
<StgValue><ssdm name="tmp_599_cast"/></StgValue>
</operation>

<operation id="910" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %shuffle_conv_3x3_add_2 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_599_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_2"/></StgValue>
</operation>

<operation id="911" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:12  %tmp_518 = add i15 %tmp_426, %tmp_309_cast

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="912" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="15">
<![CDATA[
:13  %tmp_600_cast = zext i15 %tmp_518 to i64

]]></Node>
<StgValue><ssdm name="tmp_600_cast"/></StgValue>
</operation>

<operation id="913" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %shuffle_conv_3x3_add_3 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_600_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_3"/></StgValue>
</operation>

<operation id="914" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %ShuffleConvs_0_Downs_13 = getelementptr [216 x float]* @ShuffleConvs_0_Downs_6, i64 0, i64 %tmp_597_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_13"/></StgValue>
</operation>

<operation id="915" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %ShuffleConvs_0_Downs_14 = getelementptr [216 x float]* @ShuffleConvs_0_Downs_9, i64 0, i64 %tmp_597_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_14"/></StgValue>
</operation>

<operation id="916" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="14">
<![CDATA[
:23  %shuffle_conv_3x3_loa = load float* %shuffle_conv_3x3_add, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa"/></StgValue>
</operation>

<operation id="917" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:24  store float %shuffle_conv_3x3_loa, float* %ShuffleConvs_0_Downs_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="14">
<![CDATA[
:25  %shuffle_conv_3x3_loa_1 = load float* %shuffle_conv_3x3_add_1, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_1"/></StgValue>
</operation>

<operation id="919" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:26  store float %shuffle_conv_3x3_loa_1, float* %ShuffleConvs_0_Downs_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="14">
<![CDATA[
:27  %shuffle_conv_3x3_loa_2 = load float* %shuffle_conv_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_2"/></StgValue>
</operation>

<operation id="921" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="14">
<![CDATA[
:29  %shuffle_conv_3x3_loa_3 = load float* %shuffle_conv_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="922" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:15  %tmp_519 = add i15 %tmp_428, %tmp_309_cast

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="923" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="15">
<![CDATA[
:16  %tmp_601_cast = zext i15 %tmp_519 to i64

]]></Node>
<StgValue><ssdm name="tmp_601_cast"/></StgValue>
</operation>

<operation id="924" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %shuffle_conv_3x3_add_4 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_601_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_4"/></StgValue>
</operation>

<operation id="925" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ShuffleConvs_0_Shuff_28 = getelementptr [216 x float]* @ShuffleConvs_0_Shuff_9, i64 0, i64 %tmp_597_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_28"/></StgValue>
</operation>

<operation id="926" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %ShuffleConvs_0_Shuff_29 = getelementptr [216 x float]* @ShuffleConvs_0_Shuff_6, i64 0, i64 %tmp_597_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_29"/></StgValue>
</operation>

<operation id="927" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="14">
<![CDATA[
:27  %shuffle_conv_3x3_loa_2 = load float* %shuffle_conv_3x3_add_2, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_2"/></StgValue>
</operation>

<operation id="928" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:28  store float %shuffle_conv_3x3_loa_2, float* %ShuffleConvs_0_Shuff_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="14">
<![CDATA[
:29  %shuffle_conv_3x3_loa_3 = load float* %shuffle_conv_3x3_add_3, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_3"/></StgValue>
</operation>

<operation id="930" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:30  store float %shuffle_conv_3x3_loa_3, float* %ShuffleConvs_0_Shuff_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="14">
<![CDATA[
:31  %shuffle_conv_3x3_loa_4 = load float* %shuffle_conv_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="932" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="2">
<![CDATA[
:0  %tmp_309_cast1 = zext i2 %h to i10

]]></Node>
<StgValue><ssdm name="tmp_309_cast1"/></StgValue>
</operation>

<operation id="933" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="11" op_0_bw="2">
<![CDATA[
:1  %tmp_309_cast2 = zext i2 %h to i11

]]></Node>
<StgValue><ssdm name="tmp_309_cast2"/></StgValue>
</operation>

<operation id="934" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %ShuffleConvs_0_Shuff_30 = getelementptr [216 x float]* @ShuffleConvs_0_Shuff_15, i64 0, i64 %tmp_597_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_30"/></StgValue>
</operation>

<operation id="935" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="14">
<![CDATA[
:31  %shuffle_conv_3x3_loa_4 = load float* %shuffle_conv_3x3_add_4, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_4"/></StgValue>
</operation>

<operation id="936" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:32  store float %shuffle_conv_3x3_loa_4, float* %ShuffleConvs_0_Shuff_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="938" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %i3 = phi i2 [ 0, %5 ], [ %i_6, %7 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="939" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond13 = icmp eq i2 %i3, -2

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="940" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_410 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="941" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %i_6 = add i2 %i3, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="942" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond13, label %.preheader30.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_133 = trunc i2 %i3 to i1

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="944" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl13 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_133, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="945" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl15_cast = zext i6 %p_shl13 to i7

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="946" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl14 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_133, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="947" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl16_cast = zext i4 %p_shl14 to i7

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="948" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_353 = sub i7 %p_shl15_cast, %p_shl16_cast

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="949" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_356 = add i7 %co2_cast5, %tmp_353

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="950" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
.preheader30.preheader:0  br label %.preheader30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="951" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="7">
<![CDATA[
:8  %tmp_470_cast110_cast = sext i7 %tmp_353 to i8

]]></Node>
<StgValue><ssdm name="tmp_470_cast110_cast"/></StgValue>
</operation>

<operation id="952" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp29 = add i8 120, %tmp_470_cast110_cast

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="953" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %tmp_354 = add i8 %tmp29, %co2_cast119_cast

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="954" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="8">
<![CDATA[
:11  %tmp_355_cast = zext i8 %tmp_354 to i11

]]></Node>
<StgValue><ssdm name="tmp_355_cast"/></StgValue>
</operation>

<operation id="955" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:12  %tmp_562 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_354, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="956" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="11" op_0_bw="10">
<![CDATA[
:13  %p_shl128_cast = zext i10 %tmp_562 to i11

]]></Node>
<StgValue><ssdm name="p_shl128_cast"/></StgValue>
</operation>

<operation id="957" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14  %tmp_563 = sub i11 %p_shl128_cast, %tmp_355_cast

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="958" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="11">
<![CDATA[
:15  %tmp_654_cast = sext i11 %tmp_563 to i12

]]></Node>
<StgValue><ssdm name="tmp_654_cast"/></StgValue>
</operation>

<operation id="959" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_564 = add i12 %tmp_218_cast1, %tmp_654_cast

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="960" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="7">
<![CDATA[
:26  %tmp_474_cast = sext i7 %tmp_356 to i32

]]></Node>
<StgValue><ssdm name="tmp_474_cast"/></StgValue>
</operation>

<operation id="961" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="35" op_0_bw="32">
<![CDATA[
:27  %tmp_357_cast = zext i32 %tmp_474_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_357_cast"/></StgValue>
</operation>

<operation id="962" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:28  %tmp_567 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_356, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="963" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="34" op_0_bw="9">
<![CDATA[
:29  %tmp_568 = sext i9 %tmp_567 to i34

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="964" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="35" op_0_bw="34">
<![CDATA[
:30  %p_shl126_cast = zext i34 %tmp_568 to i35

]]></Node>
<StgValue><ssdm name="p_shl126_cast"/></StgValue>
</operation>

<operation id="965" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:31  %tmp_569 = sub i35 %p_shl126_cast, %tmp_357_cast

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="966" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="36" op_0_bw="35">
<![CDATA[
:32  %tmp_661_cast = sext i35 %tmp_569 to i36

]]></Node>
<StgValue><ssdm name="tmp_661_cast"/></StgValue>
</operation>

<operation id="967" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:33  %tmp_570 = add i36 %tmp_218_cast4, %tmp_661_cast

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="968" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="10" op_0_bw="36">
<![CDATA[
:34  %tmp_135 = trunc i36 %tmp_570 to i10

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="969" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="36">
<![CDATA[
:35  %tmp_136 = trunc i36 %tmp_570 to i8

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="970" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:51  %tmp30 = add i8 -88, %tmp_470_cast110_cast

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="971" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:52  %tmp_358 = add i8 %tmp30, %co2_cast119_cast

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="972" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="11" op_0_bw="8">
<![CDATA[
:53  %tmp_359_cast = zext i8 %tmp_358 to i11

]]></Node>
<StgValue><ssdm name="tmp_359_cast"/></StgValue>
</operation>

<operation id="973" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:54  %tmp_573 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_358, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="974" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="11" op_0_bw="10">
<![CDATA[
:55  %p_shl124_cast = zext i10 %tmp_573 to i11

]]></Node>
<StgValue><ssdm name="p_shl124_cast"/></StgValue>
</operation>

<operation id="975" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:56  %tmp_574 = sub i11 %p_shl124_cast, %tmp_359_cast

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="976" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:57  %tmp_575 = add i11 %tmp_218_cast6, %tmp_574

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="977" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:67  %tmp31 = add i7 -40, %tmp_353

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="978" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="9" op_0_bw="7">
<![CDATA[
:7  %tmp_470_cast2 = sext i7 %tmp_353 to i9

]]></Node>
<StgValue><ssdm name="tmp_470_cast2"/></StgValue>
</operation>

<operation id="979" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="15" op_0_bw="12">
<![CDATA[
:17  %tmp_655_cast = sext i12 %tmp_564 to i15

]]></Node>
<StgValue><ssdm name="tmp_655_cast"/></StgValue>
</operation>

<operation id="980" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:18  %tmp_134 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_564, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="981" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="15" op_0_bw="14">
<![CDATA[
:19  %p_shl127_cast = sext i14 %tmp_134 to i15

]]></Node>
<StgValue><ssdm name="p_shl127_cast"/></StgValue>
</operation>

<operation id="982" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:20  %tmp_565 = sub i15 %p_shl127_cast, %tmp_655_cast

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="983" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:21  %tmp_566 = add i15 %tmp_309_cast, %tmp_565

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="984" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="15">
<![CDATA[
:22  %tmp_658_cast = zext i15 %tmp_566 to i64

]]></Node>
<StgValue><ssdm name="tmp_658_cast"/></StgValue>
</operation>

<operation id="985" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %shuffle_conv_3x3_add_5 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_658_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_5"/></StgValue>
</operation>

<operation id="986" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="14">
<![CDATA[
:24  %shuffle_conv_3x3_loa_5 = load float* %shuffle_conv_3x3_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_5"/></StgValue>
</operation>

<operation id="987" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:36  %p_shl125_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_136, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl125_cast"/></StgValue>
</operation>

<operation id="988" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:37  %tmp_571 = sub i10 %p_shl125_cast, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="989" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:38  %tmp_572 = add i10 %tmp_309_cast1, %tmp_571

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="990" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="15" op_0_bw="11">
<![CDATA[
:58  %tmp_668_cast = sext i11 %tmp_575 to i15

]]></Node>
<StgValue><ssdm name="tmp_668_cast"/></StgValue>
</operation>

<operation id="991" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:59  %tmp_137 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_575, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="992" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="15" op_0_bw="13">
<![CDATA[
:60  %p_shl123_cast = sext i13 %tmp_137 to i15

]]></Node>
<StgValue><ssdm name="p_shl123_cast"/></StgValue>
</operation>

<operation id="993" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:61  %tmp_576 = sub i15 %p_shl123_cast, %tmp_668_cast

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="994" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:62  %tmp_577 = add i15 %tmp_309_cast, %tmp_576

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="995" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="15">
<![CDATA[
:63  %tmp_671_cast = zext i15 %tmp_577 to i64

]]></Node>
<StgValue><ssdm name="tmp_671_cast"/></StgValue>
</operation>

<operation id="996" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %shuffle_conv_3x3_add_6 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_671_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_6"/></StgValue>
</operation>

<operation id="997" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="14">
<![CDATA[
:65  %shuffle_conv_3x3_loa_6 = load float* %shuffle_conv_3x3_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_6"/></StgValue>
</operation>

<operation id="998" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="7">
<![CDATA[
:68  %tmp31_cast1 = sext i7 %tmp31 to i8

]]></Node>
<StgValue><ssdm name="tmp31_cast1"/></StgValue>
</operation>

<operation id="999" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="8">
<![CDATA[
:69  %tmp31_cast = zext i8 %tmp31_cast1 to i9

]]></Node>
<StgValue><ssdm name="tmp31_cast"/></StgValue>
</operation>

<operation id="1000" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:70  %tmp_361 = add i9 %tmp31_cast, %co2_cast120_cast

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1001" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="9">
<![CDATA[
:71  %tmp_363_cast = zext i9 %tmp_361 to i12

]]></Node>
<StgValue><ssdm name="tmp_363_cast"/></StgValue>
</operation>

<operation id="1002" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:72  %tmp_578 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_361, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="1003" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="11">
<![CDATA[
:73  %p_shl122_cast = zext i11 %tmp_578 to i12

]]></Node>
<StgValue><ssdm name="p_shl122_cast"/></StgValue>
</operation>

<operation id="1004" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:74  %tmp_579 = sub i12 %p_shl122_cast, %tmp_363_cast

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="1005" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="13" op_0_bw="12">
<![CDATA[
:75  %tmp_673_cast = sext i12 %tmp_579 to i13

]]></Node>
<StgValue><ssdm name="tmp_673_cast"/></StgValue>
</operation>

<operation id="1006" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:76  %tmp_580 = add i13 %tmp_218_cast5, %tmp_673_cast

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="1007" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:85  %tmp32 = add i9 -248, %tmp_470_cast2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1008" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:86  %tmp_365 = add i9 %tmp32, %co2_cast120_cast

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1009" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="12" op_0_bw="9">
<![CDATA[
:87  %tmp_367_cast = zext i9 %tmp_365 to i12

]]></Node>
<StgValue><ssdm name="tmp_367_cast"/></StgValue>
</operation>

<operation id="1010" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:88  %tmp_583 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_365, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="1011" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="12" op_0_bw="11">
<![CDATA[
:89  %p_shl120_cast = zext i11 %tmp_583 to i12

]]></Node>
<StgValue><ssdm name="p_shl120_cast"/></StgValue>
</operation>

<operation id="1012" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:90  %tmp_584 = sub i12 %p_shl120_cast, %tmp_367_cast

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="1013" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="13" op_0_bw="12">
<![CDATA[
:91  %tmp_679_cast = sext i12 %tmp_584 to i13

]]></Node>
<StgValue><ssdm name="tmp_679_cast"/></StgValue>
</operation>

<operation id="1014" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:92  %tmp_585 = add i13 %tmp_218_cast5, %tmp_679_cast

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="1015" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:101  %tmp33 = add i9 -200, %tmp_470_cast2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1016" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:102  %tmp_369 = add i9 %tmp33, %co2_cast120_cast

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1017" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="9">
<![CDATA[
:103  %tmp_371_cast = zext i9 %tmp_369 to i12

]]></Node>
<StgValue><ssdm name="tmp_371_cast"/></StgValue>
</operation>

<operation id="1018" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:104  %tmp_588 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_369, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="1019" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="11">
<![CDATA[
:105  %p_shl118_cast = zext i11 %tmp_588 to i12

]]></Node>
<StgValue><ssdm name="p_shl118_cast"/></StgValue>
</operation>

<operation id="1020" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:106  %tmp_589 = sub i12 %p_shl118_cast, %tmp_371_cast

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="1021" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:107  %tmp_590 = add i12 %tmp_218_cast1, %tmp_589

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="1022" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:117  %tmp34 = add i9 -152, %tmp_470_cast2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1023" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:118  %tmp_372 = add i9 %tmp34, %co2_cast120_cast

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1024" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="9">
<![CDATA[
:119  %tmp_373_cast = zext i9 %tmp_372 to i12

]]></Node>
<StgValue><ssdm name="tmp_373_cast"/></StgValue>
</operation>

<operation id="1025" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:120  %tmp_593 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_372, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="1026" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="12" op_0_bw="11">
<![CDATA[
:121  %p_shl116_cast = zext i11 %tmp_593 to i12

]]></Node>
<StgValue><ssdm name="p_shl116_cast"/></StgValue>
</operation>

<operation id="1027" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:122  %tmp_594 = sub i12 %p_shl116_cast, %tmp_373_cast

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="1028" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:123  %tmp_595 = add i12 %tmp_218_cast1, %tmp_594

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="1029" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:133  %tmp35 = add i8 -104, %tmp_470_cast110_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1030" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:134  %tmp_374 = add i8 %tmp35, %co2_cast119_cast

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1031" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="9" op_0_bw="8">
<![CDATA[
:135  %tmp_492_cast = sext i8 %tmp_374 to i9

]]></Node>
<StgValue><ssdm name="tmp_492_cast"/></StgValue>
</operation>

<operation id="1032" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="9">
<![CDATA[
:136  %tmp_375_cast = zext i9 %tmp_492_cast to i12

]]></Node>
<StgValue><ssdm name="tmp_375_cast"/></StgValue>
</operation>

<operation id="1033" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:137  %tmp_598 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_374, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="1034" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="11" op_0_bw="10">
<![CDATA[
:138  %tmp_599 = sext i10 %tmp_598 to i11

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="1035" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="11">
<![CDATA[
:139  %p_shl114_cast = zext i11 %tmp_599 to i12

]]></Node>
<StgValue><ssdm name="p_shl114_cast"/></StgValue>
</operation>

<operation id="1036" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:140  %tmp_600 = sub i12 %p_shl114_cast, %tmp_375_cast

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="1037" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:141  %tmp_601 = add i12 %tmp_218_cast1, %tmp_600

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="1038" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:151  %tmp36 = add i8 -56, %tmp_470_cast110_cast

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1039" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:152  %tmp_376 = add i8 %tmp36, %co2_cast119_cast

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1040" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="10" op_0_bw="7">
<![CDATA[
:6  %tmp_470_cast1 = sext i7 %tmp_353 to i10

]]></Node>
<StgValue><ssdm name="tmp_470_cast1"/></StgValue>
</operation>

<operation id="1041" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="14">
<![CDATA[
:24  %shuffle_conv_3x3_loa_5 = load float* %shuffle_conv_3x3_add_5, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_5"/></StgValue>
</operation>

<operation id="1042" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="10">
<![CDATA[
:39  %tmp_665_cast = zext i10 %tmp_572 to i64

]]></Node>
<StgValue><ssdm name="tmp_665_cast"/></StgValue>
</operation>

<operation id="1043" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %ShuffleConvs_1_Downs_13 = getelementptr [432 x float]* @ShuffleConvs_1_Downs_6, i64 0, i64 %tmp_665_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_13"/></StgValue>
</operation>

<operation id="1044" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %ShuffleConvs_1_Downs_14 = getelementptr [432 x float]* @ShuffleConvs_1_Downs_9, i64 0, i64 %tmp_665_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_14"/></StgValue>
</operation>

<operation id="1045" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:50  store float %shuffle_conv_3x3_loa_5, float* %ShuffleConvs_1_Downs_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="14">
<![CDATA[
:65  %shuffle_conv_3x3_loa_6 = load float* %shuffle_conv_3x3_add_6, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_6"/></StgValue>
</operation>

<operation id="1047" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:66  store float %shuffle_conv_3x3_loa_6, float* %ShuffleConvs_1_Downs_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1048" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="15" op_0_bw="13">
<![CDATA[
:77  %tmp_674_cast = sext i13 %tmp_580 to i15

]]></Node>
<StgValue><ssdm name="tmp_674_cast"/></StgValue>
</operation>

<operation id="1049" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:78  %p_shl121_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_580, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl121_cast"/></StgValue>
</operation>

<operation id="1050" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:79  %tmp_581 = sub i15 %p_shl121_cast, %tmp_674_cast

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="1051" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:80  %tmp_582 = add i15 %tmp_309_cast, %tmp_581

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="1052" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="15">
<![CDATA[
:81  %tmp_677_cast = zext i15 %tmp_582 to i64

]]></Node>
<StgValue><ssdm name="tmp_677_cast"/></StgValue>
</operation>

<operation id="1053" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %shuffle_conv_3x3_add_7 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_677_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_7"/></StgValue>
</operation>

<operation id="1054" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="14">
<![CDATA[
:83  %shuffle_conv_3x3_loa_7 = load float* %shuffle_conv_3x3_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_7"/></StgValue>
</operation>

<operation id="1055" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="15" op_0_bw="13">
<![CDATA[
:93  %tmp_680_cast = sext i13 %tmp_585 to i15

]]></Node>
<StgValue><ssdm name="tmp_680_cast"/></StgValue>
</operation>

<operation id="1056" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:94  %p_shl119_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_585, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl119_cast"/></StgValue>
</operation>

<operation id="1057" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:95  %tmp_586 = sub i15 %p_shl119_cast, %tmp_680_cast

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="1058" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:96  %tmp_587 = add i15 %tmp_309_cast, %tmp_586

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="1059" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="15">
<![CDATA[
:97  %tmp_683_cast = zext i15 %tmp_587 to i64

]]></Node>
<StgValue><ssdm name="tmp_683_cast"/></StgValue>
</operation>

<operation id="1060" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %shuffle_conv_3x3_add_8 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_683_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_8"/></StgValue>
</operation>

<operation id="1061" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="14">
<![CDATA[
:99  %shuffle_conv_3x3_loa_8 = load float* %shuffle_conv_3x3_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_8"/></StgValue>
</operation>

<operation id="1062" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="9" op_0_bw="8">
<![CDATA[
:153  %tmp_495_cast = sext i8 %tmp_376 to i9

]]></Node>
<StgValue><ssdm name="tmp_495_cast"/></StgValue>
</operation>

<operation id="1063" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="12" op_0_bw="9">
<![CDATA[
:154  %tmp_377_cast = zext i9 %tmp_495_cast to i12

]]></Node>
<StgValue><ssdm name="tmp_377_cast"/></StgValue>
</operation>

<operation id="1064" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:155  %tmp_604 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_376, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="1065" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="11" op_0_bw="10">
<![CDATA[
:156  %tmp_605 = sext i10 %tmp_604 to i11

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="1066" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="12" op_0_bw="11">
<![CDATA[
:157  %p_shl112_cast = zext i11 %tmp_605 to i12

]]></Node>
<StgValue><ssdm name="p_shl112_cast"/></StgValue>
</operation>

<operation id="1067" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:158  %tmp_606 = sub i12 %p_shl112_cast, %tmp_377_cast

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="1068" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="13" op_0_bw="12">
<![CDATA[
:159  %tmp_705_cast = sext i12 %tmp_606 to i13

]]></Node>
<StgValue><ssdm name="tmp_705_cast"/></StgValue>
</operation>

<operation id="1069" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:160  %tmp_607 = add i13 %tmp_218_cast5, %tmp_705_cast

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="1070" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:169  %tmp37 = add i10 504, %tmp_470_cast1

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1071" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:170  %tmp_378 = add i10 %tmp37, %co2_cast2

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1072" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:186  %tmp38 = add i10 -472, %tmp_470_cast1

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1073" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:187  %tmp_380 = add i10 %tmp38, %co2_cast2

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1074" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="13" op_0_bw="10">
<![CDATA[
:188  %tmp_381_cast = zext i10 %tmp_380 to i13

]]></Node>
<StgValue><ssdm name="tmp_381_cast"/></StgValue>
</operation>

<operation id="1075" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:189  %tmp_615 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_380, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="1076" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="13" op_0_bw="12">
<![CDATA[
:190  %p_shl108_cast = zext i12 %tmp_615 to i13

]]></Node>
<StgValue><ssdm name="p_shl108_cast"/></StgValue>
</operation>

<operation id="1077" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:191  %tmp_616 = sub i13 %p_shl108_cast, %tmp_381_cast

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="1078" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:192  %tmp_617 = add i13 %tmp_218_cast5, %tmp_616

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1079" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %ShuffleConvs_1_Shuff_88 = getelementptr [432 x float]* @ShuffleConvs_1_Shuff_9, i64 0, i64 %tmp_665_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_88"/></StgValue>
</operation>

<operation id="1080" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %ShuffleConvs_1_Shuff_92 = getelementptr [432 x float]* @ShuffleConvs_1_Shuff_3, i64 0, i64 %tmp_665_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_92"/></StgValue>
</operation>

<operation id="1081" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="14">
<![CDATA[
:83  %shuffle_conv_3x3_loa_7 = load float* %shuffle_conv_3x3_add_7, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_7"/></StgValue>
</operation>

<operation id="1082" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:84  store float %shuffle_conv_3x3_loa_7, float* %ShuffleConvs_1_Shuff_92, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="14">
<![CDATA[
:99  %shuffle_conv_3x3_loa_8 = load float* %shuffle_conv_3x3_add_8, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_8"/></StgValue>
</operation>

<operation id="1084" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:100  store float %shuffle_conv_3x3_loa_8, float* %ShuffleConvs_1_Shuff_88, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="15" op_0_bw="12">
<![CDATA[
:108  %tmp_686_cast = sext i12 %tmp_590 to i15

]]></Node>
<StgValue><ssdm name="tmp_686_cast"/></StgValue>
</operation>

<operation id="1086" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:109  %tmp_138 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_590, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1087" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="15" op_0_bw="14">
<![CDATA[
:110  %p_shl117_cast = sext i14 %tmp_138 to i15

]]></Node>
<StgValue><ssdm name="p_shl117_cast"/></StgValue>
</operation>

<operation id="1088" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:111  %tmp_591 = sub i15 %p_shl117_cast, %tmp_686_cast

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="1089" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:112  %tmp_592 = add i15 %tmp_309_cast, %tmp_591

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="1090" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="15">
<![CDATA[
:113  %tmp_689_cast = zext i15 %tmp_592 to i64

]]></Node>
<StgValue><ssdm name="tmp_689_cast"/></StgValue>
</operation>

<operation id="1091" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %shuffle_conv_3x3_add_9 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_689_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_9"/></StgValue>
</operation>

<operation id="1092" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="14">
<![CDATA[
:115  %shuffle_conv_3x3_loa_9 = load float* %shuffle_conv_3x3_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_9"/></StgValue>
</operation>

<operation id="1093" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="15" op_0_bw="12">
<![CDATA[
:124  %tmp_692_cast = sext i12 %tmp_595 to i15

]]></Node>
<StgValue><ssdm name="tmp_692_cast"/></StgValue>
</operation>

<operation id="1094" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:125  %tmp_139 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_595, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1095" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="15" op_0_bw="14">
<![CDATA[
:126  %p_shl115_cast = sext i14 %tmp_139 to i15

]]></Node>
<StgValue><ssdm name="p_shl115_cast"/></StgValue>
</operation>

<operation id="1096" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:127  %tmp_596 = sub i15 %p_shl115_cast, %tmp_692_cast

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="1097" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:128  %tmp_597 = add i15 %tmp_309_cast, %tmp_596

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="1098" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="15">
<![CDATA[
:129  %tmp_695_cast = zext i15 %tmp_597 to i64

]]></Node>
<StgValue><ssdm name="tmp_695_cast"/></StgValue>
</operation>

<operation id="1099" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %shuffle_conv_3x3_add_10 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_695_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_10"/></StgValue>
</operation>

<operation id="1100" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="14">
<![CDATA[
:131  %shuffle_conv_3x3_loa_10 = load float* %shuffle_conv_3x3_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_10"/></StgValue>
</operation>

<operation id="1101" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="15" op_0_bw="12">
<![CDATA[
:142  %tmp_699_cast = sext i12 %tmp_601 to i15

]]></Node>
<StgValue><ssdm name="tmp_699_cast"/></StgValue>
</operation>

<operation id="1102" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:143  %tmp_140 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_601, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1103" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="15" op_0_bw="14">
<![CDATA[
:144  %p_shl113_cast = sext i14 %tmp_140 to i15

]]></Node>
<StgValue><ssdm name="p_shl113_cast"/></StgValue>
</operation>

<operation id="1104" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:145  %tmp_602 = sub i15 %p_shl113_cast, %tmp_699_cast

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="1105" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:146  %tmp_603 = add i15 %tmp_309_cast, %tmp_602

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="1106" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="15" op_0_bw="13">
<![CDATA[
:161  %tmp_706_cast = sext i13 %tmp_607 to i15

]]></Node>
<StgValue><ssdm name="tmp_706_cast"/></StgValue>
</operation>

<operation id="1107" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:162  %p_shl111_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_607, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl111_cast"/></StgValue>
</operation>

<operation id="1108" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:163  %tmp_608 = sub i15 %p_shl111_cast, %tmp_706_cast

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="1109" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:164  %tmp_609 = add i15 %tmp_309_cast, %tmp_608

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="1110" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="13" op_0_bw="10">
<![CDATA[
:171  %tmp_379_cast = zext i10 %tmp_378 to i13

]]></Node>
<StgValue><ssdm name="tmp_379_cast"/></StgValue>
</operation>

<operation id="1111" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:172  %tmp_610 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_378, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="1112" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="13" op_0_bw="12">
<![CDATA[
:173  %p_shl110_cast = zext i12 %tmp_610 to i13

]]></Node>
<StgValue><ssdm name="p_shl110_cast"/></StgValue>
</operation>

<operation id="1113" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:174  %tmp_611 = sub i13 %p_shl110_cast, %tmp_379_cast

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="1114" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="14" op_0_bw="13">
<![CDATA[
:175  %tmp_711_cast = sext i13 %tmp_611 to i14

]]></Node>
<StgValue><ssdm name="tmp_711_cast"/></StgValue>
</operation>

<operation id="1115" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:176  %tmp_612 = add i14 %tmp_218_cast3, %tmp_711_cast

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="1116" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="15" op_0_bw="14">
<![CDATA[
:177  %tmp_712_cast = sext i14 %tmp_612 to i15

]]></Node>
<StgValue><ssdm name="tmp_712_cast"/></StgValue>
</operation>

<operation id="1117" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="13" op_0_bw="14">
<![CDATA[
:178  %tmp_141 = trunc i14 %tmp_612 to i13

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1118" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:179  %p_shl109_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_141, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl109_cast"/></StgValue>
</operation>

<operation id="1119" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:180  %tmp_613 = sub i15 %p_shl109_cast, %tmp_712_cast

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="1120" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:181  %tmp_614 = add i15 %tmp_309_cast, %tmp_613

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="1121" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="15" op_0_bw="13">
<![CDATA[
:193  %tmp_718_cast = sext i13 %tmp_617 to i15

]]></Node>
<StgValue><ssdm name="tmp_718_cast"/></StgValue>
</operation>

<operation id="1122" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:194  %p_shl107_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_617, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl107_cast"/></StgValue>
</operation>

<operation id="1123" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:195  %tmp_618 = sub i15 %p_shl107_cast, %tmp_718_cast

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="1124" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:196  %tmp_619 = add i15 %tmp_309_cast, %tmp_618

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1125" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %ShuffleConvs_1_Shuff_89 = getelementptr [432 x float]* @ShuffleConvs_1_Shuff_23, i64 0, i64 %tmp_665_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_89"/></StgValue>
</operation>

<operation id="1126" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %ShuffleConvs_1_Shuff_90 = getelementptr [432 x float]* @ShuffleConvs_1_Shuff_15, i64 0, i64 %tmp_665_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_90"/></StgValue>
</operation>

<operation id="1127" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="14">
<![CDATA[
:115  %shuffle_conv_3x3_loa_9 = load float* %shuffle_conv_3x3_add_9, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_9"/></StgValue>
</operation>

<operation id="1128" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:116  store float %shuffle_conv_3x3_loa_9, float* %ShuffleConvs_1_Shuff_90, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="14">
<![CDATA[
:131  %shuffle_conv_3x3_loa_10 = load float* %shuffle_conv_3x3_add_10, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_10"/></StgValue>
</operation>

<operation id="1130" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:132  store float %shuffle_conv_3x3_loa_10, float* %ShuffleConvs_1_Shuff_89, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="15">
<![CDATA[
:147  %tmp_702_cast = zext i15 %tmp_603 to i64

]]></Node>
<StgValue><ssdm name="tmp_702_cast"/></StgValue>
</operation>

<operation id="1132" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %shuffle_conv_3x3_add_11 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_702_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_11"/></StgValue>
</operation>

<operation id="1133" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="14">
<![CDATA[
:149  %shuffle_conv_3x3_loa_11 = load float* %shuffle_conv_3x3_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_11"/></StgValue>
</operation>

<operation id="1134" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="15">
<![CDATA[
:165  %tmp_709_cast = zext i15 %tmp_609 to i64

]]></Node>
<StgValue><ssdm name="tmp_709_cast"/></StgValue>
</operation>

<operation id="1135" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %shuffle_conv_3x3_add_12 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_709_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_12"/></StgValue>
</operation>

<operation id="1136" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="14">
<![CDATA[
:167  %shuffle_conv_3x3_loa_12 = load float* %shuffle_conv_3x3_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_12"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1137" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %ShuffleConvs_1_Shuff_91 = getelementptr [432 x float]* @ShuffleConvs_1_Shuff_35, i64 0, i64 %tmp_665_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_91"/></StgValue>
</operation>

<operation id="1138" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %ShuffleConvs_1_Shuff_94 = getelementptr [432 x float]* @ShuffleConvs_1_Shuff_29, i64 0, i64 %tmp_665_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_94"/></StgValue>
</operation>

<operation id="1139" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="14">
<![CDATA[
:149  %shuffle_conv_3x3_loa_11 = load float* %shuffle_conv_3x3_add_11, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_11"/></StgValue>
</operation>

<operation id="1140" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:150  store float %shuffle_conv_3x3_loa_11, float* %ShuffleConvs_1_Shuff_94, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1141" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="14">
<![CDATA[
:167  %shuffle_conv_3x3_loa_12 = load float* %shuffle_conv_3x3_add_12, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_12"/></StgValue>
</operation>

<operation id="1142" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:168  store float %shuffle_conv_3x3_loa_12, float* %ShuffleConvs_1_Shuff_91, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1143" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="15">
<![CDATA[
:182  %tmp_715_cast = zext i15 %tmp_614 to i64

]]></Node>
<StgValue><ssdm name="tmp_715_cast"/></StgValue>
</operation>

<operation id="1144" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %shuffle_conv_3x3_add_13 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_715_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_13"/></StgValue>
</operation>

<operation id="1145" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="14">
<![CDATA[
:184  %shuffle_conv_3x3_loa_13 = load float* %shuffle_conv_3x3_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_13"/></StgValue>
</operation>

<operation id="1146" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="15">
<![CDATA[
:197  %tmp_721_cast = zext i15 %tmp_619 to i64

]]></Node>
<StgValue><ssdm name="tmp_721_cast"/></StgValue>
</operation>

<operation id="1147" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %shuffle_conv_3x3_add_14 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_721_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_14"/></StgValue>
</operation>

<operation id="1148" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="14">
<![CDATA[
:199  %shuffle_conv_3x3_loa_14 = load float* %shuffle_conv_3x3_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_14"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1149" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %ShuffleConvs_1_Shuff_87 = getelementptr [432 x float]* @ShuffleConvs_1_Shuff_49, i64 0, i64 %tmp_665_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_87"/></StgValue>
</operation>

<operation id="1150" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %ShuffleConvs_1_Shuff_93 = getelementptr [432 x float]* @ShuffleConvs_1_Shuff_43, i64 0, i64 %tmp_665_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_93"/></StgValue>
</operation>

<operation id="1151" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="14">
<![CDATA[
:184  %shuffle_conv_3x3_loa_13 = load float* %shuffle_conv_3x3_add_13, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_13"/></StgValue>
</operation>

<operation id="1152" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:185  store float %shuffle_conv_3x3_loa_13, float* %ShuffleConvs_1_Shuff_93, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1153" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="14">
<![CDATA[
:199  %shuffle_conv_3x3_loa_14 = load float* %shuffle_conv_3x3_add_14, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_14"/></StgValue>
</operation>

<operation id="1154" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:200  store float %shuffle_conv_3x3_loa_14, float* %ShuffleConvs_1_Shuff_87, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0">
<![CDATA[
:201  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1156" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader30:0  %i4 = phi i3 [ %i_7, %8 ], [ 0, %.preheader30.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="1157" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader30:1  %exitcond12 = icmp eq i3 %i4, -4

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="1158" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader30:2  %empty_411 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="1159" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader30:3  %i_7 = add i3 %i4, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="1160" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30:4  br i1 %exitcond12, label %.preheader31.loopexit, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1161" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_142 = trunc i3 %i4 to i2

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1162" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl15 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_142, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl15"/></StgValue>
</operation>

<operation id="1163" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl17_cast = zext i7 %p_shl15 to i8

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="1164" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl16 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_142, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl16"/></StgValue>
</operation>

<operation id="1165" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl18_cast = zext i5 %p_shl16 to i8

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="1166" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_382 = sub i8 %p_shl17_cast, %p_shl18_cast

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1167" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0">
<![CDATA[
.preheader31.loopexit:0  br label %.preheader31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1168" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_505_cast1 = sext i8 %tmp_382 to i11

]]></Node>
<StgValue><ssdm name="tmp_505_cast1"/></StgValue>
</operation>

<operation id="1169" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="10" op_0_bw="8">
<![CDATA[
:7  %tmp_505_cast = sext i8 %tmp_382 to i10

]]></Node>
<StgValue><ssdm name="tmp_505_cast"/></StgValue>
</operation>

<operation id="1170" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="9" op_0_bw="8">
<![CDATA[
:8  %tmp_505_cast_cast = sext i8 %tmp_382 to i9

]]></Node>
<StgValue><ssdm name="tmp_505_cast_cast"/></StgValue>
</operation>

<operation id="1171" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %tmp39 = add i10 -424, %tmp_505_cast

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1172" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %tmp_383 = add i10 %co2_cast2, %tmp39

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1173" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="13" op_0_bw="10">
<![CDATA[
:11  %tmp_384_cast = zext i10 %tmp_383 to i13

]]></Node>
<StgValue><ssdm name="tmp_384_cast"/></StgValue>
</operation>

<operation id="1174" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:12  %tmp_621 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_383, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="1175" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="13" op_0_bw="12">
<![CDATA[
:13  %p_shl140_cast = zext i12 %tmp_621 to i13

]]></Node>
<StgValue><ssdm name="p_shl140_cast"/></StgValue>
</operation>

<operation id="1176" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14  %tmp_622 = sub i13 %p_shl140_cast, %tmp_384_cast

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="1177" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:15  %tmp_623 = add i13 %tmp_622, %tmp_218_cast5

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="1178" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %tmp_385 = add i8 %tmp_382, %co2_cast119_cast

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1179" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="8">
<![CDATA[
:24  %tmp_509_cast = sext i8 %tmp_385 to i32

]]></Node>
<StgValue><ssdm name="tmp_509_cast"/></StgValue>
</operation>

<operation id="1180" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="35" op_0_bw="32">
<![CDATA[
:25  %tmp_386_cast = zext i32 %tmp_509_cast to i35

]]></Node>
<StgValue><ssdm name="tmp_386_cast"/></StgValue>
</operation>

<operation id="1181" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:26  %tmp_626 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_385, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="1182" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="34" op_0_bw="10">
<![CDATA[
:27  %tmp_627 = sext i10 %tmp_626 to i34

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="1183" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="35" op_0_bw="34">
<![CDATA[
:28  %p_shl138_cast = zext i34 %tmp_627 to i35

]]></Node>
<StgValue><ssdm name="p_shl138_cast"/></StgValue>
</operation>

<operation id="1184" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
:29  %tmp_628 = sub i35 %p_shl138_cast, %tmp_386_cast

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="1185" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="36" op_0_bw="35">
<![CDATA[
:30  %tmp_734_cast = sext i35 %tmp_628 to i36

]]></Node>
<StgValue><ssdm name="tmp_734_cast"/></StgValue>
</operation>

<operation id="1186" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:31  %tmp_629 = add i36 %tmp_734_cast, %tmp_218_cast4

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="1187" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="36">
<![CDATA[
:32  %tmp_143 = trunc i36 %tmp_629 to i11

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1188" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="9" op_0_bw="36">
<![CDATA[
:33  %tmp_144 = trunc i36 %tmp_629 to i9

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1189" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:74  %tmp42 = add i9 -136, %tmp_505_cast_cast

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1190" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:75  %tmp_391 = add i9 %co2_cast120_cast, %tmp42

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1191" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:93  %tmp43 = add i11 984, %tmp_505_cast1

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1192" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:94  %tmp_393 = add i11 %co2_cast1, %tmp43

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1193" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="14" op_0_bw="11">
<![CDATA[
:95  %tmp_394_cast = zext i11 %tmp_393 to i14

]]></Node>
<StgValue><ssdm name="tmp_394_cast"/></StgValue>
</operation>

<operation id="1194" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:96  %tmp_648 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_393, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="1195" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="14" op_0_bw="13">
<![CDATA[
:97  %p_shl130_cast = zext i13 %tmp_648 to i14

]]></Node>
<StgValue><ssdm name="p_shl130_cast"/></StgValue>
</operation>

<operation id="1196" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:98  %tmp_649 = sub i14 %p_shl130_cast, %tmp_394_cast

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="1197" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="15" op_0_bw="14">
<![CDATA[
:99  %tmp_759_cast = sext i14 %tmp_649 to i15

]]></Node>
<StgValue><ssdm name="tmp_759_cast"/></StgValue>
</operation>

<operation id="1198" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:100  %tmp_650 = add i15 %tmp_759_cast, %tmp_218_cast2

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1199" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="15" op_0_bw="13">
<![CDATA[
:16  %tmp_728_cast = sext i13 %tmp_623 to i15

]]></Node>
<StgValue><ssdm name="tmp_728_cast"/></StgValue>
</operation>

<operation id="1200" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:17  %p_shl139_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_623, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl139_cast"/></StgValue>
</operation>

<operation id="1201" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:18  %tmp_624 = sub i15 %p_shl139_cast, %tmp_728_cast

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="1202" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:19  %tmp_625 = add i15 %tmp_624, %tmp_309_cast

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="1203" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="15">
<![CDATA[
:20  %tmp_731_cast = zext i15 %tmp_625 to i64

]]></Node>
<StgValue><ssdm name="tmp_731_cast"/></StgValue>
</operation>

<operation id="1204" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %shuffle_conv_3x3_add_15 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_731_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_15"/></StgValue>
</operation>

<operation id="1205" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_15 = load float* %shuffle_conv_3x3_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_15"/></StgValue>
</operation>

<operation id="1206" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:34  %p_shl137_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_144, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl137_cast"/></StgValue>
</operation>

<operation id="1207" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:35  %tmp_630 = sub i11 %p_shl137_cast, %tmp_143

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="1208" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:36  %tmp_631 = add i11 %tmp_630, %tmp_309_cast2

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="1209" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:44  %tmp40 = add i10 -328, %tmp_505_cast

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1210" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:45  %tmp_387 = add i10 %co2_cast2, %tmp40

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="1211" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="13" op_0_bw="10">
<![CDATA[
:46  %tmp_388_cast = zext i10 %tmp_387 to i13

]]></Node>
<StgValue><ssdm name="tmp_388_cast"/></StgValue>
</operation>

<operation id="1212" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:47  %tmp_632 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_387, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="1213" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="13" op_0_bw="12">
<![CDATA[
:48  %p_shl136_cast = zext i12 %tmp_632 to i13

]]></Node>
<StgValue><ssdm name="p_shl136_cast"/></StgValue>
</operation>

<operation id="1214" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:49  %tmp_633 = sub i13 %p_shl136_cast, %tmp_388_cast

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="1215" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:50  %tmp_634 = add i13 %tmp_633, %tmp_218_cast5

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="1216" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:59  %tmp41 = add i10 -232, %tmp_505_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1217" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:60  %tmp_389 = add i10 %co2_cast2, %tmp41

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1218" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="13" op_0_bw="10">
<![CDATA[
:61  %tmp_390_cast = zext i10 %tmp_389 to i13

]]></Node>
<StgValue><ssdm name="tmp_390_cast"/></StgValue>
</operation>

<operation id="1219" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
:62  %tmp_637 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_389, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="1220" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="13" op_0_bw="12">
<![CDATA[
:63  %p_shl134_cast = zext i12 %tmp_637 to i13

]]></Node>
<StgValue><ssdm name="p_shl134_cast"/></StgValue>
</operation>

<operation id="1221" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:64  %tmp_638 = sub i13 %p_shl134_cast, %tmp_390_cast

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="1222" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:65  %tmp_639 = add i13 %tmp_638, %tmp_218_cast5

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1223" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="14">
<![CDATA[
:22  %shuffle_conv_3x3_loa_15 = load float* %shuffle_conv_3x3_add_15, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_15"/></StgValue>
</operation>

<operation id="1224" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="15" op_0_bw="13">
<![CDATA[
:51  %tmp_741_cast = sext i13 %tmp_634 to i15

]]></Node>
<StgValue><ssdm name="tmp_741_cast"/></StgValue>
</operation>

<operation id="1225" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:52  %p_shl135_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_634, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl135_cast"/></StgValue>
</operation>

<operation id="1226" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:53  %tmp_635 = sub i15 %p_shl135_cast, %tmp_741_cast

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="1227" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:54  %tmp_636 = add i15 %tmp_635, %tmp_309_cast

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="1228" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="15">
<![CDATA[
:55  %tmp_744_cast = zext i15 %tmp_636 to i64

]]></Node>
<StgValue><ssdm name="tmp_744_cast"/></StgValue>
</operation>

<operation id="1229" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %shuffle_conv_3x3_add_16 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_744_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_16"/></StgValue>
</operation>

<operation id="1230" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="14">
<![CDATA[
:57  %shuffle_conv_3x3_loa_16 = load float* %shuffle_conv_3x3_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_16"/></StgValue>
</operation>

<operation id="1231" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="15" op_0_bw="13">
<![CDATA[
:66  %tmp_747_cast = sext i13 %tmp_639 to i15

]]></Node>
<StgValue><ssdm name="tmp_747_cast"/></StgValue>
</operation>

<operation id="1232" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:67  %p_shl133_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_639, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl133_cast"/></StgValue>
</operation>

<operation id="1233" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:68  %tmp_640 = sub i15 %p_shl133_cast, %tmp_747_cast

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="1234" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:69  %tmp_641 = add i15 %tmp_640, %tmp_309_cast

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="1235" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="15">
<![CDATA[
:70  %tmp_750_cast = zext i15 %tmp_641 to i64

]]></Node>
<StgValue><ssdm name="tmp_750_cast"/></StgValue>
</operation>

<operation id="1236" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %shuffle_conv_3x3_add_17 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_750_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_17"/></StgValue>
</operation>

<operation id="1237" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="14">
<![CDATA[
:72  %shuffle_conv_3x3_loa_17 = load float* %shuffle_conv_3x3_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_17"/></StgValue>
</operation>

<operation id="1238" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="10" op_0_bw="9">
<![CDATA[
:76  %tmp_515_cast = sext i9 %tmp_391 to i10

]]></Node>
<StgValue><ssdm name="tmp_515_cast"/></StgValue>
</operation>

<operation id="1239" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="13" op_0_bw="10">
<![CDATA[
:77  %tmp_392_cast = zext i10 %tmp_515_cast to i13

]]></Node>
<StgValue><ssdm name="tmp_392_cast"/></StgValue>
</operation>

<operation id="1240" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:78  %tmp_642 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_391, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="1241" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="12" op_0_bw="11">
<![CDATA[
:79  %tmp_643 = sext i11 %tmp_642 to i12

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="1242" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="13" op_0_bw="12">
<![CDATA[
:80  %p_shl132_cast = zext i12 %tmp_643 to i13

]]></Node>
<StgValue><ssdm name="p_shl132_cast"/></StgValue>
</operation>

<operation id="1243" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:81  %tmp_644 = sub i13 %p_shl132_cast, %tmp_392_cast

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="1244" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="14" op_0_bw="13">
<![CDATA[
:82  %tmp_753_cast = sext i13 %tmp_644 to i14

]]></Node>
<StgValue><ssdm name="tmp_753_cast"/></StgValue>
</operation>

<operation id="1245" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:83  %tmp_645 = add i14 %tmp_753_cast, %tmp_218_cast3

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="1246" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="15" op_0_bw="14">
<![CDATA[
:84  %tmp_754_cast = sext i14 %tmp_645 to i15

]]></Node>
<StgValue><ssdm name="tmp_754_cast"/></StgValue>
</operation>

<operation id="1247" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="13" op_0_bw="14">
<![CDATA[
:85  %tmp_145 = trunc i14 %tmp_645 to i13

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1248" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
:86  %p_shl131_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_145, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl131_cast"/></StgValue>
</operation>

<operation id="1249" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:87  %tmp_646 = sub i15 %p_shl131_cast, %tmp_754_cast

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="1250" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:88  %tmp_647 = add i15 %tmp_646, %tmp_309_cast

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="1251" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:101  %tmp_146 = shl i15 %tmp_650, 2

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1252" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:102  %tmp_651 = sub i15 %tmp_146, %tmp_650

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="1253" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:103  %tmp_652 = add i15 %tmp_651, %tmp_309_cast

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1254" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="11">
<![CDATA[
:37  %tmp_738_cast = zext i11 %tmp_631 to i64

]]></Node>
<StgValue><ssdm name="tmp_738_cast"/></StgValue>
</operation>

<operation id="1255" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %ShuffleConvs_2_Downs_13 = getelementptr [864 x float]* @ShuffleConvs_2_Downs_6, i64 0, i64 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_13"/></StgValue>
</operation>

<operation id="1256" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %ShuffleConvs_2_Shuff_28 = getelementptr [864 x float]* @ShuffleConvs_2_Shuff_6, i64 0, i64 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_28"/></StgValue>
</operation>

<operation id="1257" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %ShuffleConvs_2_Downs_14 = getelementptr [864 x float]* @ShuffleConvs_2_Downs_9, i64 0, i64 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_14"/></StgValue>
</operation>

<operation id="1258" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:43  store float %shuffle_conv_3x3_loa_15, float* %ShuffleConvs_2_Downs_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="14">
<![CDATA[
:57  %shuffle_conv_3x3_loa_16 = load float* %shuffle_conv_3x3_add_16, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_16"/></StgValue>
</operation>

<operation id="1260" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:58  store float %shuffle_conv_3x3_loa_16, float* %ShuffleConvs_2_Downs_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="14">
<![CDATA[
:72  %shuffle_conv_3x3_loa_17 = load float* %shuffle_conv_3x3_add_17, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_17"/></StgValue>
</operation>

<operation id="1262" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:73  store float %shuffle_conv_3x3_loa_17, float* %ShuffleConvs_2_Shuff_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="15">
<![CDATA[
:89  %tmp_757_cast = zext i15 %tmp_647 to i64

]]></Node>
<StgValue><ssdm name="tmp_757_cast"/></StgValue>
</operation>

<operation id="1264" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %shuffle_conv_3x3_add_18 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_757_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_18"/></StgValue>
</operation>

<operation id="1265" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="14">
<![CDATA[
:91  %shuffle_conv_3x3_loa_18 = load float* %shuffle_conv_3x3_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_18"/></StgValue>
</operation>

<operation id="1266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="15">
<![CDATA[
:104  %tmp_763_cast = zext i15 %tmp_652 to i64

]]></Node>
<StgValue><ssdm name="tmp_763_cast"/></StgValue>
</operation>

<operation id="1267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %shuffle_conv_3x3_add_19 = getelementptr [9720 x float]* %shuffle_conv_3x3, i64 0, i64 %tmp_763_cast

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_add_19"/></StgValue>
</operation>

<operation id="1268" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="14">
<![CDATA[
:106  %shuffle_conv_3x3_loa_19 = load float* %shuffle_conv_3x3_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_19"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1269" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %ShuffleConvs_2_Shuff_29 = getelementptr [864 x float]* @ShuffleConvs_2_Shuff_15, i64 0, i64 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_29"/></StgValue>
</operation>

<operation id="1270" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %ShuffleConvs_2_Shuff_30 = getelementptr [864 x float]* @ShuffleConvs_2_Shuff_9, i64 0, i64 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_30"/></StgValue>
</operation>

<operation id="1271" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="14">
<![CDATA[
:91  %shuffle_conv_3x3_loa_18 = load float* %shuffle_conv_3x3_add_18, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_18"/></StgValue>
</operation>

<operation id="1272" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:92  store float %shuffle_conv_3x3_loa_18, float* %ShuffleConvs_2_Shuff_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1273" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="14">
<![CDATA[
:106  %shuffle_conv_3x3_loa_19 = load float* %shuffle_conv_3x3_add_19, align 4

]]></Node>
<StgValue><ssdm name="shuffle_conv_3x3_loa_19"/></StgValue>
</operation>

<operation id="1274" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:107  store float %shuffle_conv_3x3_loa_19, float* %ShuffleConvs_2_Shuff_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0">
<![CDATA[
:108  br label %.preheader30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1276" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader29:0  %i5 = phi i5 [ %i_5, %.preheader29.loopexit ], [ 0, %.preheader29.preheader ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="1277" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="12" op_0_bw="5">
<![CDATA[
.preheader29:1  %i5_cast1 = zext i5 %i5 to i12

]]></Node>
<StgValue><ssdm name="i5_cast1"/></StgValue>
</operation>

<operation id="1278" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="11" op_0_bw="5">
<![CDATA[
.preheader29:2  %i5_cast2 = zext i5 %i5 to i11

]]></Node>
<StgValue><ssdm name="i5_cast2"/></StgValue>
</operation>

<operation id="1279" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="9" op_0_bw="5">
<![CDATA[
.preheader29:3  %i5_cast105_cast1 = zext i5 %i5 to i9

]]></Node>
<StgValue><ssdm name="i5_cast105_cast1"/></StgValue>
</operation>

<operation id="1280" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="5">
<![CDATA[
.preheader29:4  %i5_cast105_cast = zext i5 %i5 to i10

]]></Node>
<StgValue><ssdm name="i5_cast105_cast"/></StgValue>
</operation>

<operation id="1281" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="5">
<![CDATA[
.preheader29:5  %i5_cast104_cast1 = zext i5 %i5 to i8

]]></Node>
<StgValue><ssdm name="i5_cast104_cast1"/></StgValue>
</operation>

<operation id="1282" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="7" op_0_bw="5">
<![CDATA[
.preheader29:6  %i5_cast102_cast = zext i5 %i5 to i7

]]></Node>
<StgValue><ssdm name="i5_cast102_cast"/></StgValue>
</operation>

<operation id="1283" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="6" op_0_bw="5">
<![CDATA[
.preheader29:7  %i5_cast101_cast = zext i5 %i5 to i6

]]></Node>
<StgValue><ssdm name="i5_cast101_cast"/></StgValue>
</operation>

<operation id="1284" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader29:8  %exitcond3 = icmp eq i5 %i5, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="1285" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader29:9  %empty_412 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="1286" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader29:10  %i_5 = add i5 %i5, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="1287" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader29:11  br i1 %exitcond3, label %.preheader27.preheader, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_189 = zext i5 %i5 to i64

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1289" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %bias_addr = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="1290" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="12">
<![CDATA[
:2  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="1291" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_190 = add i6 %i5_cast101_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1292" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="6">
<![CDATA[
:6  %tmp_191 = zext i6 %tmp_190 to i64

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1293" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %bias_addr_1 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_191

]]></Node>
<StgValue><ssdm name="bias_addr_1"/></StgValue>
</operation>

<operation id="1294" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="12">
<![CDATA[
:8  %bias_load_1 = load float* %bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>

<operation id="1295" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.preheader:0  br label %.preheader27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1296" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="12">
<![CDATA[
:2  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="1297" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv1_bias_addr = getelementptr inbounds [24 x float]* @conv1_bias, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="conv1_bias_addr"/></StgValue>
</operation>

<operation id="1298" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:4  store float %bias_load, float* %conv1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1299" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="12">
<![CDATA[
:8  %bias_load_1 = load float* %bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>

<operation id="1300" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ShuffleConvs_0_Downs_15 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Downs_3, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_15"/></StgValue>
</operation>

<operation id="1301" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store float %bias_load_1, float* %ShuffleConvs_0_Downs_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1302" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11  %tmp_192 = add i7 %i5_cast102_cast, 48

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1303" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="7">
<![CDATA[
:12  %tmp_193 = zext i7 %tmp_192 to i64

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1304" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %bias_addr_2 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_193

]]></Node>
<StgValue><ssdm name="bias_addr_2"/></StgValue>
</operation>

<operation id="1305" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="12">
<![CDATA[
:14  %bias_load_2 = load float* %bias_addr_2, align 4

]]></Node>
<StgValue><ssdm name="bias_load_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1306" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="12">
<![CDATA[
:14  %bias_load_2 = load float* %bias_addr_2, align 4

]]></Node>
<StgValue><ssdm name="bias_load_2"/></StgValue>
</operation>

<operation id="1307" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %ShuffleConvs_0_Downs_16 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Downs_5, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_16"/></StgValue>
</operation>

<operation id="1308" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:16  store float %bias_load_2, float* %ShuffleConvs_0_Downs_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:17  %tmp_194 = add i7 %i5_cast102_cast, -56

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1310" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="7">
<![CDATA[
:18  %tmp_195 = zext i7 %tmp_194 to i64

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1311" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %bias_addr_3 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_195

]]></Node>
<StgValue><ssdm name="bias_addr_3"/></StgValue>
</operation>

<operation id="1312" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="12">
<![CDATA[
:20  %bias_load_3 = load float* %bias_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bias_load_3"/></StgValue>
</operation>

<operation id="1313" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:23  %tmp_196 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %i5)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1314" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="7" op_0_bw="6">
<![CDATA[
:24  %tmp_206_cast = sext i6 %tmp_196 to i7

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="1315" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="7">
<![CDATA[
:25  %tmp_197 = zext i7 %tmp_206_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1316" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %bias_addr_4 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_197

]]></Node>
<StgValue><ssdm name="bias_addr_4"/></StgValue>
</operation>

<operation id="1317" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="12">
<![CDATA[
:27  %bias_load_4 = load float* %bias_addr_4, align 4

]]></Node>
<StgValue><ssdm name="bias_load_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1318" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="12">
<![CDATA[
:20  %bias_load_3 = load float* %bias_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bias_load_3"/></StgValue>
</operation>

<operation id="1319" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %ShuffleConvs_0_Downs_17 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Downs, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_17"/></StgValue>
</operation>

<operation id="1320" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:22  store float %bias_load_3, float* %ShuffleConvs_0_Downs_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1321" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="12">
<![CDATA[
:27  %bias_load_4 = load float* %bias_addr_4, align 4

]]></Node>
<StgValue><ssdm name="bias_load_4"/></StgValue>
</operation>

<operation id="1322" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %ShuffleConvs_0_Downs_18 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Downs_1, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_18"/></StgValue>
</operation>

<operation id="1323" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:29  store float %bias_load_4, float* %ShuffleConvs_0_Downs_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1324" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %tmp_198 = add i8 %i5_cast104_cast1, 120

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1325" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="8">
<![CDATA[
:31  %tmp_199 = zext i8 %tmp_198 to i64

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1326" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %bias_addr_5 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_199

]]></Node>
<StgValue><ssdm name="bias_addr_5"/></StgValue>
</operation>

<operation id="1327" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="12">
<![CDATA[
:33  %bias_load_5 = load float* %bias_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bias_load_5"/></StgValue>
</operation>

<operation id="1328" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %tmp_200 = add i8 %i5_cast104_cast1, -112

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1329" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="8">
<![CDATA[
:37  %tmp_201 = zext i8 %tmp_200 to i64

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1330" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %bias_addr_6 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_201

]]></Node>
<StgValue><ssdm name="bias_addr_6"/></StgValue>
</operation>

<operation id="1331" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="12">
<![CDATA[
:39  %bias_load_6 = load float* %bias_addr_6, align 4

]]></Node>
<StgValue><ssdm name="bias_load_6"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1332" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="12">
<![CDATA[
:33  %bias_load_5 = load float* %bias_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bias_load_5"/></StgValue>
</operation>

<operation id="1333" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %ShuffleConvs_0_Downs_19 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Downs_4, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Downs_19"/></StgValue>
</operation>

<operation id="1334" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:35  store float %bias_load_5, float* %ShuffleConvs_0_Downs_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1335" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="12">
<![CDATA[
:39  %bias_load_6 = load float* %bias_addr_6, align 4

]]></Node>
<StgValue><ssdm name="bias_load_6"/></StgValue>
</operation>

<operation id="1336" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %ShuffleConvs_0_Shuff_31 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Shuff_19, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_31"/></StgValue>
</operation>

<operation id="1337" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:41  store float %bias_load_6, float* %ShuffleConvs_0_Shuff_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1338" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %tmp_202 = add i8 %i5_cast104_cast1, -88

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1339" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="8">
<![CDATA[
:43  %tmp_203 = zext i8 %tmp_202 to i64

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1340" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %bias_addr_7 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_203

]]></Node>
<StgValue><ssdm name="bias_addr_7"/></StgValue>
</operation>

<operation id="1341" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="12">
<![CDATA[
:45  %bias_load_7 = load float* %bias_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bias_load_7"/></StgValue>
</operation>

<operation id="1342" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:48  %tmp_204 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 -2, i5 %i5)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1343" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="7">
<![CDATA[
:49  %tmp_214_cast = sext i7 %tmp_204 to i8

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="1344" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="8">
<![CDATA[
:50  %tmp_205 = zext i8 %tmp_214_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1345" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %bias_addr_8 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_205

]]></Node>
<StgValue><ssdm name="bias_addr_8"/></StgValue>
</operation>

<operation id="1346" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="12">
<![CDATA[
:52  %bias_load_8 = load float* %bias_addr_8, align 4

]]></Node>
<StgValue><ssdm name="bias_load_8"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1347" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="12">
<![CDATA[
:45  %bias_load_7 = load float* %bias_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bias_load_7"/></StgValue>
</operation>

<operation id="1348" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %ShuffleConvs_0_Shuff_32 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Shuff_20, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_32"/></StgValue>
</operation>

<operation id="1349" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:47  store float %bias_load_7, float* %ShuffleConvs_0_Shuff_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1350" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="12">
<![CDATA[
:52  %bias_load_8 = load float* %bias_addr_8, align 4

]]></Node>
<StgValue><ssdm name="bias_load_8"/></StgValue>
</operation>

<operation id="1351" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %ShuffleConvs_0_Shuff_33 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Shuff_21, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_33"/></StgValue>
</operation>

<operation id="1352" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:54  store float %bias_load_8, float* %ShuffleConvs_0_Shuff_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:55  %tmp_206 = add i7 %i5_cast102_cast, -40

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1354" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="7">
<![CDATA[
:56  %tmp_216_cast = sext i7 %tmp_206 to i8

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="1355" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="8">
<![CDATA[
:57  %tmp_207 = zext i8 %tmp_216_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1356" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %bias_addr_9 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_207

]]></Node>
<StgValue><ssdm name="bias_addr_9"/></StgValue>
</operation>

<operation id="1357" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="12">
<![CDATA[
:59  %bias_load_9 = load float* %bias_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bias_load_9"/></StgValue>
</operation>

<operation id="1358" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:62  %tmp_208 = add i9 %i5_cast105_cast1, 240

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1359" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="9">
<![CDATA[
:63  %tmp_209 = zext i9 %tmp_208 to i64

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1360" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %bias_addr_10 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_209

]]></Node>
<StgValue><ssdm name="bias_addr_10"/></StgValue>
</operation>

<operation id="1361" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="12">
<![CDATA[
:65  %bias_load_10 = load float* %bias_addr_10, align 4

]]></Node>
<StgValue><ssdm name="bias_load_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1362" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="12">
<![CDATA[
:59  %bias_load_9 = load float* %bias_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bias_load_9"/></StgValue>
</operation>

<operation id="1363" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %ShuffleConvs_0_Shuff_34 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Shuff_22, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_34"/></StgValue>
</operation>

<operation id="1364" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:61  store float %bias_load_9, float* %ShuffleConvs_0_Shuff_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="12">
<![CDATA[
:65  %bias_load_10 = load float* %bias_addr_10, align 4

]]></Node>
<StgValue><ssdm name="bias_load_10"/></StgValue>
</operation>

<operation id="1366" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %ShuffleConvs_0_Shuff_35 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Shuff_1, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_35"/></StgValue>
</operation>

<operation id="1367" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:67  store float %bias_load_10, float* %ShuffleConvs_0_Shuff_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1368" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:68  %tmp_210 = add i9 %i5_cast105_cast1, -248

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1369" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="9">
<![CDATA[
:69  %tmp_211 = zext i9 %tmp_210 to i64

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1370" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %bias_addr_11 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_211

]]></Node>
<StgValue><ssdm name="bias_addr_11"/></StgValue>
</operation>

<operation id="1371" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="12">
<![CDATA[
:71  %bias_load_11 = load float* %bias_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bias_load_11"/></StgValue>
</operation>

<operation id="1372" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:74  %tmp_212 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 -7, i5 %i5)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1373" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="9">
<![CDATA[
:75  %tmp_213 = zext i9 %tmp_212 to i64

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1374" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %bias_addr_12 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_213

]]></Node>
<StgValue><ssdm name="bias_addr_12"/></StgValue>
</operation>

<operation id="1375" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="12">
<![CDATA[
:77  %bias_load_12 = load float* %bias_addr_12, align 4

]]></Node>
<StgValue><ssdm name="bias_load_12"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1376" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="12">
<![CDATA[
:71  %bias_load_11 = load float* %bias_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bias_load_11"/></StgValue>
</operation>

<operation id="1377" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %ShuffleConvs_0_Shuff_36 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Shuff_3, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_36"/></StgValue>
</operation>

<operation id="1378" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:73  store float %bias_load_11, float* %ShuffleConvs_0_Shuff_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="12">
<![CDATA[
:77  %bias_load_12 = load float* %bias_addr_12, align 4

]]></Node>
<StgValue><ssdm name="bias_load_12"/></StgValue>
</operation>

<operation id="1380" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %ShuffleConvs_0_Shuff_37 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Shuff_4, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_37"/></StgValue>
</operation>

<operation id="1381" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:79  store float %bias_load_12, float* %ShuffleConvs_0_Shuff_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:80  %tmp_214 = add i9 %i5_cast105_cast1, -200

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1383" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="9">
<![CDATA[
:81  %tmp_215 = zext i9 %tmp_214 to i64

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1384" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %bias_addr_13 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_215

]]></Node>
<StgValue><ssdm name="bias_addr_13"/></StgValue>
</operation>

<operation id="1385" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="12">
<![CDATA[
:83  %bias_load_13 = load float* %bias_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bias_load_13"/></StgValue>
</operation>

<operation id="1386" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:86  %tmp_216 = add i9 %i5_cast105_cast1, -176

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1387" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="9">
<![CDATA[
:87  %tmp_217 = zext i9 %tmp_216 to i64

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1388" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %bias_addr_14 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_217

]]></Node>
<StgValue><ssdm name="bias_addr_14"/></StgValue>
</operation>

<operation id="1389" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="12">
<![CDATA[
:89  %bias_load_14 = load float* %bias_addr_14, align 4

]]></Node>
<StgValue><ssdm name="bias_load_14"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1390" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="12">
<![CDATA[
:83  %bias_load_13 = load float* %bias_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bias_load_13"/></StgValue>
</operation>

<operation id="1391" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %ShuffleConvs_0_Shuff_38 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Shuff_17, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_38"/></StgValue>
</operation>

<operation id="1392" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:85  store float %bias_load_13, float* %ShuffleConvs_0_Shuff_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1393" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="12">
<![CDATA[
:89  %bias_load_14 = load float* %bias_addr_14, align 4

]]></Node>
<StgValue><ssdm name="bias_load_14"/></StgValue>
</operation>

<operation id="1394" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %ShuffleConvs_0_Shuff_39 = getelementptr inbounds [24 x float]* @ShuffleConvs_0_Shuff, i64 0, i64 %tmp_189

]]></Node>
<StgValue><ssdm name="ShuffleConvs_0_Shuff_39"/></StgValue>
</operation>

<operation id="1395" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:91  store float %bias_load_14, float* %ShuffleConvs_0_Shuff_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1396" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0">
<![CDATA[
:92  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1397" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %k = phi i2 [ 0, %9 ], [ %k_1, %11 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="1398" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond6 = icmp eq i2 %k, -2

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="1399" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_413 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="1400" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %k_1 = add i2 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="1401" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6, label %.preheader28.preheader, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_129 = trunc i2 %k to i1

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1403" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:1  %p_shl4 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_129, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="1404" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="7" op_0_bw="6">
<![CDATA[
:2  %p_shl4_cast = zext i6 %p_shl4 to i7

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="1405" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:3  %p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_129, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="1406" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="7" op_0_bw="4">
<![CDATA[
:4  %p_shl5_cast = zext i4 %p_shl5 to i7

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="1407" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_238 = sub i7 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1408" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.preheader:0  br label %.preheader28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1409" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="9" op_0_bw="7">
<![CDATA[
:9  %tmp_238_cast96_cast = sext i7 %tmp_238 to i9

]]></Node>
<StgValue><ssdm name="tmp_238_cast96_cast"/></StgValue>
</operation>

<operation id="1410" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %tmp44 = add i9 -152, %tmp_238_cast96_cast

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1411" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11  %tmp_240 = add i9 %i5_cast105_cast1, %tmp44

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1412" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="9">
<![CDATA[
:12  %tmp_241 = zext i9 %tmp_240 to i64

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1413" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %bias_addr_17 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_241

]]></Node>
<StgValue><ssdm name="bias_addr_17"/></StgValue>
</operation>

<operation id="1414" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="12">
<![CDATA[
:14  %bias_load_16 = load float* %bias_addr_17, align 4

]]></Node>
<StgValue><ssdm name="bias_load_16"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1415" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="7">
<![CDATA[
:8  %tmp_238_cast96_cast1 = sext i7 %tmp_238 to i8

]]></Node>
<StgValue><ssdm name="tmp_238_cast96_cast1"/></StgValue>
</operation>

<operation id="1416" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="12">
<![CDATA[
:14  %bias_load_16 = load float* %bias_addr_17, align 4

]]></Node>
<StgValue><ssdm name="bias_load_16"/></StgValue>
</operation>

<operation id="1417" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %tmp45 = add i8 -104, %tmp_238_cast96_cast1

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1418" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_245 = add i8 %i5_cast104_cast1, %tmp45

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1419" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="9" op_0_bw="8">
<![CDATA[
:22  %tmp_245_cast = sext i8 %tmp_245 to i9

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="1420" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="9">
<![CDATA[
:23  %tmp_246 = zext i9 %tmp_245_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1421" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %bias_addr_18 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_246

]]></Node>
<StgValue><ssdm name="bias_addr_18"/></StgValue>
</operation>

<operation id="1422" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="12">
<![CDATA[
:25  %bias_load_17 = load float* %bias_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bias_load_17"/></StgValue>
</operation>

<operation id="1423" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %tmp46 = add i8 -56, %tmp_238_cast96_cast1

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1424" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %tmp_248 = add i8 %i5_cast104_cast1, %tmp46

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1425" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="9" op_0_bw="8">
<![CDATA[
:30  %tmp_248_cast = sext i8 %tmp_248 to i9

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="1426" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="9">
<![CDATA[
:31  %tmp_249 = zext i9 %tmp_248_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1427" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %bias_addr_19 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_249

]]></Node>
<StgValue><ssdm name="bias_addr_19"/></StgValue>
</operation>

<operation id="1428" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="12">
<![CDATA[
:33  %bias_load_18 = load float* %bias_addr_19, align 4

]]></Node>
<StgValue><ssdm name="bias_load_18"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1429" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="10" op_0_bw="7">
<![CDATA[
:7  %tmp_238_cast97_cast = sext i7 %tmp_238 to i10

]]></Node>
<StgValue><ssdm name="tmp_238_cast97_cast"/></StgValue>
</operation>

<operation id="1430" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:15  %tmp_242 = add i7 %tmp_238, %i5_cast102_cast

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1431" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="7">
<![CDATA[
:16  %tmp_242_cast = sext i7 %tmp_242 to i32

]]></Node>
<StgValue><ssdm name="tmp_242_cast"/></StgValue>
</operation>

<operation id="1432" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="32">
<![CDATA[
:17  %tmp_243 = zext i32 %tmp_242_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1433" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ShuffleConvs_1_Downs_15 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Downs_3, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_15"/></StgValue>
</operation>

<operation id="1434" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:19  store float %bias_load_16, float* %ShuffleConvs_1_Downs_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1435" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="12">
<![CDATA[
:25  %bias_load_17 = load float* %bias_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bias_load_17"/></StgValue>
</operation>

<operation id="1436" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %ShuffleConvs_1_Downs_16 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Downs_5, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_16"/></StgValue>
</operation>

<operation id="1437" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:27  store float %bias_load_17, float* %ShuffleConvs_1_Downs_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="12">
<![CDATA[
:33  %bias_load_18 = load float* %bias_addr_19, align 4

]]></Node>
<StgValue><ssdm name="bias_load_18"/></StgValue>
</operation>

<operation id="1439" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %ShuffleConvs_1_Downs_17 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Downs, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_17"/></StgValue>
</operation>

<operation id="1440" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:35  store float %bias_load_18, float* %ShuffleConvs_1_Downs_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:36  %tmp47 = add i10 504, %tmp_238_cast97_cast

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1442" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:37  %tmp_251 = add i10 %i5_cast105_cast, %tmp47

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1443" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="10">
<![CDATA[
:38  %tmp_252 = zext i10 %tmp_251 to i64

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1444" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %bias_addr_20 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="bias_addr_20"/></StgValue>
</operation>

<operation id="1445" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="12">
<![CDATA[
:40  %bias_load_19 = load float* %bias_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bias_load_19"/></StgValue>
</operation>

<operation id="1446" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:43  %tmp48 = add i10 -472, %tmp_238_cast97_cast

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1447" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:44  %tmp_254 = add i10 %i5_cast105_cast, %tmp48

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1448" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="10">
<![CDATA[
:45  %tmp_255 = zext i10 %tmp_254 to i64

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1449" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %bias_addr_21 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_255

]]></Node>
<StgValue><ssdm name="bias_addr_21"/></StgValue>
</operation>

<operation id="1450" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="12">
<![CDATA[
:47  %bias_load_20 = load float* %bias_addr_21, align 4

]]></Node>
<StgValue><ssdm name="bias_load_20"/></StgValue>
</operation>

<operation id="1451" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %tmp56 = add i8 -88, %tmp_238_cast96_cast1

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="1452" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:103  %tmp_275 = add i8 %i5_cast104_cast1, %tmp56

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1453" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="12">
<![CDATA[
:40  %bias_load_19 = load float* %bias_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bias_load_19"/></StgValue>
</operation>

<operation id="1454" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %ShuffleConvs_1_Downs_18 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Downs_1, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_18"/></StgValue>
</operation>

<operation id="1455" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:42  store float %bias_load_19, float* %ShuffleConvs_1_Downs_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1456" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="12">
<![CDATA[
:47  %bias_load_20 = load float* %bias_addr_21, align 4

]]></Node>
<StgValue><ssdm name="bias_load_20"/></StgValue>
</operation>

<operation id="1457" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %ShuffleConvs_1_Downs_19 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Downs_4, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Downs_19"/></StgValue>
</operation>

<operation id="1458" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:49  store float %bias_load_20, float* %ShuffleConvs_1_Downs_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:50  %tmp49 = add i10 -424, %tmp_238_cast97_cast

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1460" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:51  %tmp_257 = add i10 %i5_cast105_cast, %tmp49

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1461" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="10">
<![CDATA[
:52  %tmp_258 = zext i10 %tmp_257 to i64

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1462" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %bias_addr_22 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_258

]]></Node>
<StgValue><ssdm name="bias_addr_22"/></StgValue>
</operation>

<operation id="1463" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="12">
<![CDATA[
:54  %bias_load_21 = load float* %bias_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bias_load_21"/></StgValue>
</operation>

<operation id="1464" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:57  %tmp50 = add i10 -376, %tmp_238_cast97_cast

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1465" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:58  %tmp_260 = add i10 %i5_cast105_cast, %tmp50

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1466" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="10">
<![CDATA[
:59  %tmp_261 = zext i10 %tmp_260 to i64

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1467" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %bias_addr_23 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_261

]]></Node>
<StgValue><ssdm name="bias_addr_23"/></StgValue>
</operation>

<operation id="1468" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="12">
<![CDATA[
:61  %bias_load_22 = load float* %bias_addr_23, align 4

]]></Node>
<StgValue><ssdm name="bias_load_22"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1469" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="12">
<![CDATA[
:54  %bias_load_21 = load float* %bias_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bias_load_21"/></StgValue>
</operation>

<operation id="1470" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %ShuffleConvs_1_Shuff_95 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_51, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_95"/></StgValue>
</operation>

<operation id="1471" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:56  store float %bias_load_21, float* %ShuffleConvs_1_Shuff_95, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1472" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="12">
<![CDATA[
:61  %bias_load_22 = load float* %bias_addr_23, align 4

]]></Node>
<StgValue><ssdm name="bias_load_22"/></StgValue>
</operation>

<operation id="1473" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %ShuffleConvs_1_Shuff_96 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_52, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_96"/></StgValue>
</operation>

<operation id="1474" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:63  store float %bias_load_22, float* %ShuffleConvs_1_Shuff_96, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1475" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:64  %tmp51 = add i10 -328, %tmp_238_cast97_cast

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1476" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:65  %tmp_263 = add i10 %i5_cast105_cast, %tmp51

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1477" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="10">
<![CDATA[
:66  %tmp_264 = zext i10 %tmp_263 to i64

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1478" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %bias_addr_24 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_264

]]></Node>
<StgValue><ssdm name="bias_addr_24"/></StgValue>
</operation>

<operation id="1479" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="12">
<![CDATA[
:68  %bias_load_23 = load float* %bias_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bias_load_23"/></StgValue>
</operation>

<operation id="1480" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:71  %tmp52 = add i10 -280, %tmp_238_cast97_cast

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1481" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:72  %tmp_266 = add i10 %i5_cast105_cast, %tmp52

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1482" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="10">
<![CDATA[
:73  %tmp_267 = zext i10 %tmp_266 to i64

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1483" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %bias_addr_25 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_267

]]></Node>
<StgValue><ssdm name="bias_addr_25"/></StgValue>
</operation>

<operation id="1484" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="12">
<![CDATA[
:75  %bias_load_24 = load float* %bias_addr_25, align 4

]]></Node>
<StgValue><ssdm name="bias_load_24"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1485" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="12">
<![CDATA[
:68  %bias_load_23 = load float* %bias_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bias_load_23"/></StgValue>
</operation>

<operation id="1486" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %ShuffleConvs_1_Shuff_97 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_53, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_97"/></StgValue>
</operation>

<operation id="1487" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:70  store float %bias_load_23, float* %ShuffleConvs_1_Shuff_97, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1488" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="12">
<![CDATA[
:75  %bias_load_24 = load float* %bias_addr_25, align 4

]]></Node>
<StgValue><ssdm name="bias_load_24"/></StgValue>
</operation>

<operation id="1489" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %ShuffleConvs_1_Shuff_98 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_54, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_98"/></StgValue>
</operation>

<operation id="1490" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:77  store float %bias_load_24, float* %ShuffleConvs_1_Shuff_98, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1491" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:78  %tmp53 = add i9 -232, %tmp_238_cast96_cast

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1492" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:79  %tmp_269 = add i9 %i5_cast105_cast1, %tmp53

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1493" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="10" op_0_bw="9">
<![CDATA[
:80  %tmp_269_cast = sext i9 %tmp_269 to i10

]]></Node>
<StgValue><ssdm name="tmp_269_cast"/></StgValue>
</operation>

<operation id="1494" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="10">
<![CDATA[
:81  %tmp_270 = zext i10 %tmp_269_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1495" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %bias_addr_26 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_270

]]></Node>
<StgValue><ssdm name="bias_addr_26"/></StgValue>
</operation>

<operation id="1496" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="12">
<![CDATA[
:83  %bias_load_25 = load float* %bias_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bias_load_25"/></StgValue>
</operation>

<operation id="1497" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:86  %tmp54 = add i9 -184, %tmp_238_cast96_cast

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1498" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:87  %tmp_271 = add i9 %i5_cast105_cast1, %tmp54

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1499" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="10" op_0_bw="9">
<![CDATA[
:88  %tmp_272_cast = sext i9 %tmp_271 to i10

]]></Node>
<StgValue><ssdm name="tmp_272_cast"/></StgValue>
</operation>

<operation id="1500" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="10">
<![CDATA[
:89  %tmp_272 = zext i10 %tmp_272_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1501" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %bias_addr_27 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_272

]]></Node>
<StgValue><ssdm name="bias_addr_27"/></StgValue>
</operation>

<operation id="1502" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="12">
<![CDATA[
:91  %bias_load_26 = load float* %bias_addr_27, align 4

]]></Node>
<StgValue><ssdm name="bias_load_26"/></StgValue>
</operation>

<operation id="1503" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:94  %tmp55 = add i9 -136, %tmp_238_cast96_cast

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="1504" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:95  %tmp_273 = add i9 %i5_cast105_cast1, %tmp55

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1505" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="12">
<![CDATA[
:83  %bias_load_25 = load float* %bias_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bias_load_25"/></StgValue>
</operation>

<operation id="1506" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %ShuffleConvs_1_Shuff_99 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_56, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_99"/></StgValue>
</operation>

<operation id="1507" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:85  store float %bias_load_25, float* %ShuffleConvs_1_Shuff_99, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="12">
<![CDATA[
:91  %bias_load_26 = load float* %bias_addr_27, align 4

]]></Node>
<StgValue><ssdm name="bias_load_26"/></StgValue>
</operation>

<operation id="1509" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %ShuffleConvs_1_Shuff_100 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_57, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_100"/></StgValue>
</operation>

<operation id="1510" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:93  store float %bias_load_26, float* %ShuffleConvs_1_Shuff_100, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1511" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="10" op_0_bw="9">
<![CDATA[
:96  %tmp_275_cast = sext i9 %tmp_273 to i10

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="1512" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="10">
<![CDATA[
:97  %tmp_274 = zext i10 %tmp_275_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1513" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %bias_addr_28 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_274

]]></Node>
<StgValue><ssdm name="bias_addr_28"/></StgValue>
</operation>

<operation id="1514" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="12">
<![CDATA[
:99  %bias_load_27 = load float* %bias_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bias_load_27"/></StgValue>
</operation>

<operation id="1515" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="10" op_0_bw="8">
<![CDATA[
:104  %tmp_278_cast = sext i8 %tmp_275 to i10

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="1516" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="10">
<![CDATA[
:105  %tmp_276 = zext i10 %tmp_278_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1517" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %bias_addr_29 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_276

]]></Node>
<StgValue><ssdm name="bias_addr_29"/></StgValue>
</operation>

<operation id="1518" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="12">
<![CDATA[
:107  %bias_load_28 = load float* %bias_addr_29, align 4

]]></Node>
<StgValue><ssdm name="bias_load_28"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1519" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="11" op_0_bw="7">
<![CDATA[
:6  %tmp_238_cast1 = sext i7 %tmp_238 to i11

]]></Node>
<StgValue><ssdm name="tmp_238_cast1"/></StgValue>
</operation>

<operation id="1520" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="12">
<![CDATA[
:99  %bias_load_27 = load float* %bias_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bias_load_27"/></StgValue>
</operation>

<operation id="1521" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %ShuffleConvs_1_Shuff_101 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_58, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_101"/></StgValue>
</operation>

<operation id="1522" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:101  store float %bias_load_27, float* %ShuffleConvs_1_Shuff_101, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="12">
<![CDATA[
:107  %bias_load_28 = load float* %bias_addr_29, align 4

]]></Node>
<StgValue><ssdm name="bias_load_28"/></StgValue>
</operation>

<operation id="1524" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %ShuffleConvs_1_Shuff_102 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_59, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_102"/></StgValue>
</operation>

<operation id="1525" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:109  store float %bias_load_28, float* %ShuffleConvs_1_Shuff_102, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:110  %tmp57 = add i7 -40, %tmp_238

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="1527" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="10" op_0_bw="7">
<![CDATA[
:111  %tmp57_cast1 = sext i7 %tmp57 to i10

]]></Node>
<StgValue><ssdm name="tmp57_cast1"/></StgValue>
</operation>

<operation id="1528" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="11" op_0_bw="10">
<![CDATA[
:112  %tmp57_cast = zext i10 %tmp57_cast1 to i11

]]></Node>
<StgValue><ssdm name="tmp57_cast"/></StgValue>
</operation>

<operation id="1529" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:113  %tmp_277 = add i11 %i5_cast2, %tmp57_cast

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1530" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="11">
<![CDATA[
:114  %tmp_278 = zext i11 %tmp_277 to i64

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1531" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %bias_addr_30 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_278

]]></Node>
<StgValue><ssdm name="bias_addr_30"/></StgValue>
</operation>

<operation id="1532" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="12">
<![CDATA[
:116  %bias_load_29 = load float* %bias_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bias_load_29"/></StgValue>
</operation>

<operation id="1533" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:119  %tmp58 = add i11 -1016, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1534" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:120  %tmp_279 = add i11 %i5_cast2, %tmp58

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1535" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="11">
<![CDATA[
:121  %tmp_280 = zext i11 %tmp_279 to i64

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1536" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %bias_addr_31 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_280

]]></Node>
<StgValue><ssdm name="bias_addr_31"/></StgValue>
</operation>

<operation id="1537" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="12">
<![CDATA[
:123  %bias_load_30 = load float* %bias_addr_31, align 4

]]></Node>
<StgValue><ssdm name="bias_load_30"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1538" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="12">
<![CDATA[
:116  %bias_load_29 = load float* %bias_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bias_load_29"/></StgValue>
</operation>

<operation id="1539" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %ShuffleConvs_1_Shuff_103 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_60, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_103"/></StgValue>
</operation>

<operation id="1540" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:118  store float %bias_load_29, float* %ShuffleConvs_1_Shuff_103, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1541" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="12">
<![CDATA[
:123  %bias_load_30 = load float* %bias_addr_31, align 4

]]></Node>
<StgValue><ssdm name="bias_load_30"/></StgValue>
</operation>

<operation id="1542" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %ShuffleConvs_1_Shuff_104 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_61, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_104"/></StgValue>
</operation>

<operation id="1543" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:125  store float %bias_load_30, float* %ShuffleConvs_1_Shuff_104, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1544" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:126  %tmp59 = add i11 -968, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="1545" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:127  %tmp_281 = add i11 %i5_cast2, %tmp59

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1546" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="11">
<![CDATA[
:128  %tmp_282 = zext i11 %tmp_281 to i64

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1547" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %bias_addr_32 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_282

]]></Node>
<StgValue><ssdm name="bias_addr_32"/></StgValue>
</operation>

<operation id="1548" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="12">
<![CDATA[
:130  %bias_load_31 = load float* %bias_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bias_load_31"/></StgValue>
</operation>

<operation id="1549" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:133  %tmp60 = add i11 -920, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1550" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:134  %tmp_283 = add i11 %i5_cast2, %tmp60

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1551" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="11">
<![CDATA[
:135  %tmp_284 = zext i11 %tmp_283 to i64

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1552" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %bias_addr_33 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_284

]]></Node>
<StgValue><ssdm name="bias_addr_33"/></StgValue>
</operation>

<operation id="1553" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="12">
<![CDATA[
:137  %bias_load_32 = load float* %bias_addr_33, align 4

]]></Node>
<StgValue><ssdm name="bias_load_32"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1554" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="12">
<![CDATA[
:130  %bias_load_31 = load float* %bias_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bias_load_31"/></StgValue>
</operation>

<operation id="1555" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %ShuffleConvs_1_Shuff_105 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_62, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_105"/></StgValue>
</operation>

<operation id="1556" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:132  store float %bias_load_31, float* %ShuffleConvs_1_Shuff_105, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1557" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="12">
<![CDATA[
:137  %bias_load_32 = load float* %bias_addr_33, align 4

]]></Node>
<StgValue><ssdm name="bias_load_32"/></StgValue>
</operation>

<operation id="1558" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %ShuffleConvs_1_Shuff_106 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_63, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_106"/></StgValue>
</operation>

<operation id="1559" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:139  store float %bias_load_32, float* %ShuffleConvs_1_Shuff_106, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1560" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:140  %tmp61 = add i11 -872, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="1561" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:141  %tmp_285 = add i11 %i5_cast2, %tmp61

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1562" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="11">
<![CDATA[
:142  %tmp_286 = zext i11 %tmp_285 to i64

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1563" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %bias_addr_34 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_286

]]></Node>
<StgValue><ssdm name="bias_addr_34"/></StgValue>
</operation>

<operation id="1564" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="12">
<![CDATA[
:144  %bias_load_33 = load float* %bias_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bias_load_33"/></StgValue>
</operation>

<operation id="1565" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:147  %tmp62 = add i11 -824, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="1566" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:148  %tmp_287 = add i11 %i5_cast2, %tmp62

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1567" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="11">
<![CDATA[
:149  %tmp_288 = zext i11 %tmp_287 to i64

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1568" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %bias_addr_35 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_288

]]></Node>
<StgValue><ssdm name="bias_addr_35"/></StgValue>
</operation>

<operation id="1569" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="12">
<![CDATA[
:151  %bias_load_34 = load float* %bias_addr_35, align 4

]]></Node>
<StgValue><ssdm name="bias_load_34"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1570" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="12">
<![CDATA[
:144  %bias_load_33 = load float* %bias_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bias_load_33"/></StgValue>
</operation>

<operation id="1571" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %ShuffleConvs_1_Shuff_107 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_64, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_107"/></StgValue>
</operation>

<operation id="1572" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:146  store float %bias_load_33, float* %ShuffleConvs_1_Shuff_107, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="12">
<![CDATA[
:151  %bias_load_34 = load float* %bias_addr_35, align 4

]]></Node>
<StgValue><ssdm name="bias_load_34"/></StgValue>
</operation>

<operation id="1574" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %ShuffleConvs_1_Shuff_108 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_65, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_108"/></StgValue>
</operation>

<operation id="1575" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:153  store float %bias_load_34, float* %ShuffleConvs_1_Shuff_108, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1576" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:154  %tmp63 = add i11 -776, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="1577" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:155  %tmp_289 = add i11 %i5_cast2, %tmp63

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1578" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="11">
<![CDATA[
:156  %tmp_290 = zext i11 %tmp_289 to i64

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1579" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %bias_addr_36 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_290

]]></Node>
<StgValue><ssdm name="bias_addr_36"/></StgValue>
</operation>

<operation id="1580" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="12">
<![CDATA[
:158  %bias_load_35 = load float* %bias_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bias_load_35"/></StgValue>
</operation>

<operation id="1581" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:161  %tmp64 = add i11 -728, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="1582" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:162  %tmp_291 = add i11 %i5_cast2, %tmp64

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1583" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="11">
<![CDATA[
:163  %tmp_292 = zext i11 %tmp_291 to i64

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1584" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %bias_addr_37 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_292

]]></Node>
<StgValue><ssdm name="bias_addr_37"/></StgValue>
</operation>

<operation id="1585" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="12">
<![CDATA[
:165  %bias_load_36 = load float* %bias_addr_37, align 4

]]></Node>
<StgValue><ssdm name="bias_load_36"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1586" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="12">
<![CDATA[
:158  %bias_load_35 = load float* %bias_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bias_load_35"/></StgValue>
</operation>

<operation id="1587" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %ShuffleConvs_1_Shuff_109 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_67, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_109"/></StgValue>
</operation>

<operation id="1588" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:160  store float %bias_load_35, float* %ShuffleConvs_1_Shuff_109, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1589" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="12">
<![CDATA[
:165  %bias_load_36 = load float* %bias_addr_37, align 4

]]></Node>
<StgValue><ssdm name="bias_load_36"/></StgValue>
</operation>

<operation id="1590" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %ShuffleConvs_1_Shuff_110 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_68, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_110"/></StgValue>
</operation>

<operation id="1591" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:167  store float %bias_load_36, float* %ShuffleConvs_1_Shuff_110, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1592" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:168  %tmp65 = add i11 -680, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="1593" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:169  %tmp_293 = add i11 %i5_cast2, %tmp65

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1594" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="11">
<![CDATA[
:170  %tmp_294 = zext i11 %tmp_293 to i64

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1595" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %bias_addr_38 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_294

]]></Node>
<StgValue><ssdm name="bias_addr_38"/></StgValue>
</operation>

<operation id="1596" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="12">
<![CDATA[
:172  %bias_load_37 = load float* %bias_addr_38, align 4

]]></Node>
<StgValue><ssdm name="bias_load_37"/></StgValue>
</operation>

<operation id="1597" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:175  %tmp66 = add i11 -632, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="1598" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:176  %tmp_295 = add i11 %i5_cast2, %tmp66

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1599" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="11">
<![CDATA[
:177  %tmp_296 = zext i11 %tmp_295 to i64

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1600" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %bias_addr_39 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_296

]]></Node>
<StgValue><ssdm name="bias_addr_39"/></StgValue>
</operation>

<operation id="1601" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="12">
<![CDATA[
:179  %bias_load_38 = load float* %bias_addr_39, align 4

]]></Node>
<StgValue><ssdm name="bias_load_38"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1602" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="12">
<![CDATA[
:172  %bias_load_37 = load float* %bias_addr_38, align 4

]]></Node>
<StgValue><ssdm name="bias_load_37"/></StgValue>
</operation>

<operation id="1603" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %ShuffleConvs_1_Shuff_111 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_69, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_111"/></StgValue>
</operation>

<operation id="1604" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:174  store float %bias_load_37, float* %ShuffleConvs_1_Shuff_111, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1605" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="12">
<![CDATA[
:179  %bias_load_38 = load float* %bias_addr_39, align 4

]]></Node>
<StgValue><ssdm name="bias_load_38"/></StgValue>
</operation>

<operation id="1606" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %ShuffleConvs_1_Shuff_112 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_70, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_112"/></StgValue>
</operation>

<operation id="1607" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:181  store float %bias_load_38, float* %ShuffleConvs_1_Shuff_112, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1608" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:182  %tmp67 = add i11 -584, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="1609" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:183  %tmp_297 = add i11 %i5_cast2, %tmp67

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1610" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="11">
<![CDATA[
:184  %tmp_298 = zext i11 %tmp_297 to i64

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1611" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %bias_addr_40 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_298

]]></Node>
<StgValue><ssdm name="bias_addr_40"/></StgValue>
</operation>

<operation id="1612" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="12">
<![CDATA[
:186  %bias_load_39 = load float* %bias_addr_40, align 4

]]></Node>
<StgValue><ssdm name="bias_load_39"/></StgValue>
</operation>

<operation id="1613" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:189  %tmp68 = add i11 -536, %tmp_238_cast1

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="1614" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:190  %tmp_299 = add i11 %i5_cast2, %tmp68

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1615" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="11">
<![CDATA[
:191  %tmp_300 = zext i11 %tmp_299 to i64

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1616" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %bias_addr_41 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_300

]]></Node>
<StgValue><ssdm name="bias_addr_41"/></StgValue>
</operation>

<operation id="1617" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="12">
<![CDATA[
:193  %bias_load_40 = load float* %bias_addr_41, align 4

]]></Node>
<StgValue><ssdm name="bias_load_40"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1618" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="12">
<![CDATA[
:186  %bias_load_39 = load float* %bias_addr_40, align 4

]]></Node>
<StgValue><ssdm name="bias_load_39"/></StgValue>
</operation>

<operation id="1619" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %ShuffleConvs_1_Shuff_113 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_71, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_113"/></StgValue>
</operation>

<operation id="1620" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:188  store float %bias_load_39, float* %ShuffleConvs_1_Shuff_113, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1621" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="12">
<![CDATA[
:193  %bias_load_40 = load float* %bias_addr_41, align 4

]]></Node>
<StgValue><ssdm name="bias_load_40"/></StgValue>
</operation>

<operation id="1622" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %ShuffleConvs_1_Shuff_114 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_17, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_114"/></StgValue>
</operation>

<operation id="1623" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:195  store float %bias_load_40, float* %ShuffleConvs_1_Shuff_114, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1624" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:196  %tmp69 = add i10 -488, %tmp_238_cast97_cast

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1625" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:197  %tmp_301 = add i10 %i5_cast105_cast, %tmp69

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1626" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="11" op_0_bw="10">
<![CDATA[
:198  %tmp_317_cast = sext i10 %tmp_301 to i11

]]></Node>
<StgValue><ssdm name="tmp_317_cast"/></StgValue>
</operation>

<operation id="1627" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="11">
<![CDATA[
:199  %tmp_302 = zext i11 %tmp_317_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1628" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %bias_addr_42 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_302

]]></Node>
<StgValue><ssdm name="bias_addr_42"/></StgValue>
</operation>

<operation id="1629" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="12">
<![CDATA[
:201  %bias_load_41 = load float* %bias_addr_42, align 4

]]></Node>
<StgValue><ssdm name="bias_load_41"/></StgValue>
</operation>

<operation id="1630" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:204  %tmp70 = add i10 -440, %tmp_238_cast97_cast

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1631" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:205  %tmp_303 = add i10 %i5_cast105_cast, %tmp70

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1632" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="11" op_0_bw="10">
<![CDATA[
:206  %tmp_320_cast = sext i10 %tmp_303 to i11

]]></Node>
<StgValue><ssdm name="tmp_320_cast"/></StgValue>
</operation>

<operation id="1633" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="11">
<![CDATA[
:207  %tmp_304 = zext i11 %tmp_320_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1634" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %bias_addr_43 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_304

]]></Node>
<StgValue><ssdm name="bias_addr_43"/></StgValue>
</operation>

<operation id="1635" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="12">
<![CDATA[
:209  %bias_load_42 = load float* %bias_addr_43, align 4

]]></Node>
<StgValue><ssdm name="bias_load_42"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1636" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="12">
<![CDATA[
:201  %bias_load_41 = load float* %bias_addr_42, align 4

]]></Node>
<StgValue><ssdm name="bias_load_41"/></StgValue>
</operation>

<operation id="1637" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %ShuffleConvs_1_Shuff_115 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_39, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_115"/></StgValue>
</operation>

<operation id="1638" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:203  store float %bias_load_41, float* %ShuffleConvs_1_Shuff_115, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="12">
<![CDATA[
:209  %bias_load_42 = load float* %bias_addr_43, align 4

]]></Node>
<StgValue><ssdm name="bias_load_42"/></StgValue>
</operation>

<operation id="1640" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210  %ShuffleConvs_1_Shuff_116 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_55, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_116"/></StgValue>
</operation>

<operation id="1641" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:211  store float %bias_load_42, float* %ShuffleConvs_1_Shuff_116, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1642" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:212  %tmp71 = add i10 -392, %tmp_238_cast97_cast

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="1643" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:213  %tmp_305 = add i10 %i5_cast105_cast, %tmp71

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1644" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="11" op_0_bw="10">
<![CDATA[
:214  %tmp_323_cast = sext i10 %tmp_305 to i11

]]></Node>
<StgValue><ssdm name="tmp_323_cast"/></StgValue>
</operation>

<operation id="1645" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="11">
<![CDATA[
:215  %tmp_306 = zext i11 %tmp_323_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1646" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216  %bias_addr_44 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_306

]]></Node>
<StgValue><ssdm name="bias_addr_44"/></StgValue>
</operation>

<operation id="1647" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="12">
<![CDATA[
:217  %bias_load_43 = load float* %bias_addr_44, align 4

]]></Node>
<StgValue><ssdm name="bias_load_43"/></StgValue>
</operation>

<operation id="1648" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:220  %tmp72 = add i10 -344, %tmp_238_cast97_cast

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="1649" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:221  %tmp_307 = add i10 %i5_cast105_cast, %tmp72

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1650" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="11" op_0_bw="10">
<![CDATA[
:222  %tmp_326_cast = sext i10 %tmp_307 to i11

]]></Node>
<StgValue><ssdm name="tmp_326_cast"/></StgValue>
</operation>

<operation id="1651" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="11">
<![CDATA[
:223  %tmp_308 = zext i11 %tmp_326_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1652" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %bias_addr_45 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_308

]]></Node>
<StgValue><ssdm name="bias_addr_45"/></StgValue>
</operation>

<operation id="1653" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="12">
<![CDATA[
:225  %bias_load_44 = load float* %bias_addr_45, align 4

]]></Node>
<StgValue><ssdm name="bias_load_44"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1654" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="12">
<![CDATA[
:217  %bias_load_43 = load float* %bias_addr_44, align 4

]]></Node>
<StgValue><ssdm name="bias_load_43"/></StgValue>
</operation>

<operation id="1655" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %ShuffleConvs_1_Shuff_117 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff_66, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_117"/></StgValue>
</operation>

<operation id="1656" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:219  store float %bias_load_43, float* %ShuffleConvs_1_Shuff_117, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1657" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="12">
<![CDATA[
:225  %bias_load_44 = load float* %bias_addr_45, align 4

]]></Node>
<StgValue><ssdm name="bias_load_44"/></StgValue>
</operation>

<operation id="1658" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %ShuffleConvs_1_Shuff_118 = getelementptr inbounds [48 x float]* @ShuffleConvs_1_Shuff, i64 0, i64 %tmp_243

]]></Node>
<StgValue><ssdm name="ShuffleConvs_1_Shuff_118"/></StgValue>
</operation>

<operation id="1659" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:227  store float %bias_load_44, float* %ShuffleConvs_1_Shuff_118, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1660" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0">
<![CDATA[
:228  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1661" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader28:0  %k6 = phi i3 [ %k_2, %12 ], [ 0, %.preheader28.preheader ]

]]></Node>
<StgValue><ssdm name="k6"/></StgValue>
</operation>

<operation id="1662" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader28:1  %exitcond9 = icmp eq i3 %k6, -4

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="1663" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader28:2  %empty_414 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="1664" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader28:3  %k_2 = add i3 %k6, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="1665" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:4  br i1 %exitcond9, label %.preheader29.loopexit, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1666" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_132 = trunc i3 %k6 to i2

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1667" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %p_shl10 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_132, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="1668" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="7">
<![CDATA[
:2  %p_shl10_cast = zext i7 %p_shl10 to i8

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="1669" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3  %p_shl11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_132, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="1670" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="5">
<![CDATA[
:4  %p_shl11_cast = zext i5 %p_shl11 to i8

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="1671" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_322 = sub i8 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1672" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="0">
<![CDATA[
.preheader29.loopexit:0  br label %.preheader29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1673" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="9" op_0_bw="8">
<![CDATA[
:7  %tmp_391_cast_cast1 = sext i8 %tmp_322 to i9

]]></Node>
<StgValue><ssdm name="tmp_391_cast_cast1"/></StgValue>
</operation>

<operation id="1674" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="10" op_0_bw="8">
<![CDATA[
:8  %tmp_391_cast_cast = sext i8 %tmp_322 to i10

]]></Node>
<StgValue><ssdm name="tmp_391_cast_cast"/></StgValue>
</operation>

<operation id="1675" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %tmp73 = add i10 -296, %tmp_391_cast_cast

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="1676" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %tmp_323 = add i10 %i5_cast105_cast, %tmp73

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1677" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="11" op_0_bw="10">
<![CDATA[
:11  %tmp_393_cast = sext i10 %tmp_323 to i11

]]></Node>
<StgValue><ssdm name="tmp_393_cast"/></StgValue>
</operation>

<operation id="1678" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="11">
<![CDATA[
:12  %tmp_324 = zext i11 %tmp_393_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1679" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %bias_addr_46 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_324

]]></Node>
<StgValue><ssdm name="bias_addr_46"/></StgValue>
</operation>

<operation id="1680" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="12">
<![CDATA[
:14  %bias_load_46 = load float* %bias_addr_46, align 4

]]></Node>
<StgValue><ssdm name="bias_load_46"/></StgValue>
</operation>

<operation id="1681" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:20  %tmp74 = add i9 -200, %tmp_391_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="1682" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:21  %tmp_327 = add i9 %i5_cast105_cast1, %tmp74

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1683" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="11" op_0_bw="9">
<![CDATA[
:22  %tmp_398_cast = sext i9 %tmp_327 to i11

]]></Node>
<StgValue><ssdm name="tmp_398_cast"/></StgValue>
</operation>

<operation id="1684" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="11">
<![CDATA[
:23  %tmp_328 = zext i11 %tmp_398_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1685" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %bias_addr_47 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_328

]]></Node>
<StgValue><ssdm name="bias_addr_47"/></StgValue>
</operation>

<operation id="1686" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="12">
<![CDATA[
:25  %bias_load_47 = load float* %bias_addr_47, align 4

]]></Node>
<StgValue><ssdm name="bias_load_47"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1687" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="12" op_0_bw="8">
<![CDATA[
:6  %tmp_391_cast = sext i8 %tmp_322 to i12

]]></Node>
<StgValue><ssdm name="tmp_391_cast"/></StgValue>
</operation>

<operation id="1688" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="12">
<![CDATA[
:14  %bias_load_46 = load float* %bias_addr_46, align 4

]]></Node>
<StgValue><ssdm name="bias_load_46"/></StgValue>
</operation>

<operation id="1689" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %tmp_325 = add i8 %tmp_322, %i5_cast104_cast1

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1690" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="8">
<![CDATA[
:16  %tmp_395_cast = sext i8 %tmp_325 to i32

]]></Node>
<StgValue><ssdm name="tmp_395_cast"/></StgValue>
</operation>

<operation id="1691" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="32">
<![CDATA[
:17  %tmp_326 = zext i32 %tmp_395_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1692" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ShuffleConvs_2_Downs_15 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Downs_3, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_15"/></StgValue>
</operation>

<operation id="1693" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:19  store float %bias_load_46, float* %ShuffleConvs_2_Downs_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1694" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="12">
<![CDATA[
:25  %bias_load_47 = load float* %bias_addr_47, align 4

]]></Node>
<StgValue><ssdm name="bias_load_47"/></StgValue>
</operation>

<operation id="1695" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %ShuffleConvs_2_Downs_16 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Downs_5, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_16"/></StgValue>
</operation>

<operation id="1696" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:27  store float %bias_load_47, float* %ShuffleConvs_2_Downs_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1697" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:28  %tmp75 = add i9 -104, %tmp_391_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="1698" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="11" op_0_bw="9">
<![CDATA[
:29  %tmp75_cast1 = sext i9 %tmp75 to i11

]]></Node>
<StgValue><ssdm name="tmp75_cast1"/></StgValue>
</operation>

<operation id="1699" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="12" op_0_bw="11">
<![CDATA[
:30  %tmp75_cast = zext i11 %tmp75_cast1 to i12

]]></Node>
<StgValue><ssdm name="tmp75_cast"/></StgValue>
</operation>

<operation id="1700" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:31  %tmp_329 = add i12 %i5_cast1, %tmp75_cast

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1701" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="12">
<![CDATA[
:32  %tmp_330 = zext i12 %tmp_329 to i64

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1702" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %bias_addr_48 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_330

]]></Node>
<StgValue><ssdm name="bias_addr_48"/></StgValue>
</operation>

<operation id="1703" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="12">
<![CDATA[
:34  %bias_load_48 = load float* %bias_addr_48, align 4

]]></Node>
<StgValue><ssdm name="bias_load_48"/></StgValue>
</operation>

<operation id="1704" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:37  %tmp76 = add i12 2040, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="1705" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:38  %tmp_331 = add i12 %i5_cast1, %tmp76

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1706" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="12">
<![CDATA[
:39  %tmp_332 = zext i12 %tmp_331 to i64

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1707" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %bias_addr_49 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_332

]]></Node>
<StgValue><ssdm name="bias_addr_49"/></StgValue>
</operation>

<operation id="1708" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="12">
<![CDATA[
:41  %bias_load_49 = load float* %bias_addr_49, align 4

]]></Node>
<StgValue><ssdm name="bias_load_49"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1709" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="12">
<![CDATA[
:34  %bias_load_48 = load float* %bias_addr_48, align 4

]]></Node>
<StgValue><ssdm name="bias_load_48"/></StgValue>
</operation>

<operation id="1710" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %ShuffleConvs_2_Downs_17 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Downs, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_17"/></StgValue>
</operation>

<operation id="1711" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:36  store float %bias_load_48, float* %ShuffleConvs_2_Downs_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="12">
<![CDATA[
:41  %bias_load_49 = load float* %bias_addr_49, align 4

]]></Node>
<StgValue><ssdm name="bias_load_49"/></StgValue>
</operation>

<operation id="1713" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %ShuffleConvs_2_Downs_18 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Downs_1, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_18"/></StgValue>
</operation>

<operation id="1714" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:43  store float %bias_load_49, float* %ShuffleConvs_2_Downs_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:44  %tmp77 = add i12 -1960, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="1716" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:45  %tmp_333 = add i12 %i5_cast1, %tmp77

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1717" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="12">
<![CDATA[
:46  %tmp_334 = zext i12 %tmp_333 to i64

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1718" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %bias_addr_50 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_334

]]></Node>
<StgValue><ssdm name="bias_addr_50"/></StgValue>
</operation>

<operation id="1719" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="12">
<![CDATA[
:48  %bias_load_50 = load float* %bias_addr_50, align 4

]]></Node>
<StgValue><ssdm name="bias_load_50"/></StgValue>
</operation>

<operation id="1720" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:51  %tmp78 = add i12 -1864, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="1721" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:52  %tmp_335 = add i12 %i5_cast1, %tmp78

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1722" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="12">
<![CDATA[
:53  %tmp_336 = zext i12 %tmp_335 to i64

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1723" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %bias_addr_51 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_336

]]></Node>
<StgValue><ssdm name="bias_addr_51"/></StgValue>
</operation>

<operation id="1724" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="12">
<![CDATA[
:55  %bias_load_51 = load float* %bias_addr_51, align 4

]]></Node>
<StgValue><ssdm name="bias_load_51"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1725" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="12">
<![CDATA[
:48  %bias_load_50 = load float* %bias_addr_50, align 4

]]></Node>
<StgValue><ssdm name="bias_load_50"/></StgValue>
</operation>

<operation id="1726" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %ShuffleConvs_2_Downs_19 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Downs_4, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_19"/></StgValue>
</operation>

<operation id="1727" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:50  store float %bias_load_50, float* %ShuffleConvs_2_Downs_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1728" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="12">
<![CDATA[
:55  %bias_load_51 = load float* %bias_addr_51, align 4

]]></Node>
<StgValue><ssdm name="bias_load_51"/></StgValue>
</operation>

<operation id="1729" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %ShuffleConvs_2_Shuff_31 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Shuff_19, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_31"/></StgValue>
</operation>

<operation id="1730" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:57  store float %bias_load_51, float* %ShuffleConvs_2_Shuff_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1731" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:58  %tmp79 = add i12 -1768, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="1732" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:59  %tmp_337 = add i12 %i5_cast1, %tmp79

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1733" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="12">
<![CDATA[
:60  %tmp_338 = zext i12 %tmp_337 to i64

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1734" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %bias_addr_52 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_338

]]></Node>
<StgValue><ssdm name="bias_addr_52"/></StgValue>
</operation>

<operation id="1735" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="12">
<![CDATA[
:62  %bias_load_52 = load float* %bias_addr_52, align 4

]]></Node>
<StgValue><ssdm name="bias_load_52"/></StgValue>
</operation>

<operation id="1736" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:65  %tmp80 = add i12 -1672, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="1737" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:66  %tmp_339 = add i12 %i5_cast1, %tmp80

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1738" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="12">
<![CDATA[
:67  %tmp_340 = zext i12 %tmp_339 to i64

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1739" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %bias_addr_53 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_340

]]></Node>
<StgValue><ssdm name="bias_addr_53"/></StgValue>
</operation>

<operation id="1740" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="12">
<![CDATA[
:69  %bias_load_53 = load float* %bias_addr_53, align 4

]]></Node>
<StgValue><ssdm name="bias_load_53"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1741" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="12">
<![CDATA[
:62  %bias_load_52 = load float* %bias_addr_52, align 4

]]></Node>
<StgValue><ssdm name="bias_load_52"/></StgValue>
</operation>

<operation id="1742" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %ShuffleConvs_2_Shuff_32 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Shuff_20, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_32"/></StgValue>
</operation>

<operation id="1743" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:64  store float %bias_load_52, float* %ShuffleConvs_2_Shuff_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="12">
<![CDATA[
:69  %bias_load_53 = load float* %bias_addr_53, align 4

]]></Node>
<StgValue><ssdm name="bias_load_53"/></StgValue>
</operation>

<operation id="1745" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %ShuffleConvs_2_Shuff_33 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Shuff_21, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_33"/></StgValue>
</operation>

<operation id="1746" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:71  store float %bias_load_53, float* %ShuffleConvs_2_Shuff_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1747" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:72  %tmp81 = add i12 -1576, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="1748" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:73  %tmp_341 = add i12 %i5_cast1, %tmp81

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1749" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="64" op_0_bw="12">
<![CDATA[
:74  %tmp_342 = zext i12 %tmp_341 to i64

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1750" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %bias_addr_54 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_342

]]></Node>
<StgValue><ssdm name="bias_addr_54"/></StgValue>
</operation>

<operation id="1751" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="12">
<![CDATA[
:76  %bias_load_54 = load float* %bias_addr_54, align 4

]]></Node>
<StgValue><ssdm name="bias_load_54"/></StgValue>
</operation>

<operation id="1752" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:79  %tmp82 = add i12 -1480, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="1753" st_id="79" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:80  %tmp_343 = add i12 %i5_cast1, %tmp82

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1754" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="12">
<![CDATA[
:81  %tmp_344 = zext i12 %tmp_343 to i64

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1755" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %bias_addr_55 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_344

]]></Node>
<StgValue><ssdm name="bias_addr_55"/></StgValue>
</operation>

<operation id="1756" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="12">
<![CDATA[
:83  %bias_load_55 = load float* %bias_addr_55, align 4

]]></Node>
<StgValue><ssdm name="bias_load_55"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1757" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="12">
<![CDATA[
:76  %bias_load_54 = load float* %bias_addr_54, align 4

]]></Node>
<StgValue><ssdm name="bias_load_54"/></StgValue>
</operation>

<operation id="1758" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %ShuffleConvs_2_Shuff_34 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Shuff_22, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_34"/></StgValue>
</operation>

<operation id="1759" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:78  store float %bias_load_54, float* %ShuffleConvs_2_Shuff_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1760" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="12">
<![CDATA[
:83  %bias_load_55 = load float* %bias_addr_55, align 4

]]></Node>
<StgValue><ssdm name="bias_load_55"/></StgValue>
</operation>

<operation id="1761" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %ShuffleConvs_2_Shuff_35 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Shuff_1, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_35"/></StgValue>
</operation>

<operation id="1762" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:85  store float %bias_load_55, float* %ShuffleConvs_2_Shuff_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1763" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:86  %tmp83 = add i12 -1384, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="1764" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:87  %tmp_345 = add i12 %i5_cast1, %tmp83

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1765" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="12">
<![CDATA[
:88  %tmp_346 = zext i12 %tmp_345 to i64

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1766" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %bias_addr_56 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_346

]]></Node>
<StgValue><ssdm name="bias_addr_56"/></StgValue>
</operation>

<operation id="1767" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="12">
<![CDATA[
:90  %bias_load_56 = load float* %bias_addr_56, align 4

]]></Node>
<StgValue><ssdm name="bias_load_56"/></StgValue>
</operation>

<operation id="1768" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:93  %tmp84 = add i12 -1288, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="1769" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:94  %tmp_347 = add i12 %i5_cast1, %tmp84

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1770" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="12">
<![CDATA[
:95  %tmp_348 = zext i12 %tmp_347 to i64

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1771" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %bias_addr_57 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_348

]]></Node>
<StgValue><ssdm name="bias_addr_57"/></StgValue>
</operation>

<operation id="1772" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="12">
<![CDATA[
:97  %bias_load_57 = load float* %bias_addr_57, align 4

]]></Node>
<StgValue><ssdm name="bias_load_57"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1773" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="12">
<![CDATA[
:90  %bias_load_56 = load float* %bias_addr_56, align 4

]]></Node>
<StgValue><ssdm name="bias_load_56"/></StgValue>
</operation>

<operation id="1774" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %ShuffleConvs_2_Shuff_36 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Shuff_3, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_36"/></StgValue>
</operation>

<operation id="1775" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:92  store float %bias_load_56, float* %ShuffleConvs_2_Shuff_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1776" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="12">
<![CDATA[
:97  %bias_load_57 = load float* %bias_addr_57, align 4

]]></Node>
<StgValue><ssdm name="bias_load_57"/></StgValue>
</operation>

<operation id="1777" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %ShuffleConvs_2_Shuff_37 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Shuff_4, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_37"/></StgValue>
</operation>

<operation id="1778" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:99  store float %bias_load_57, float* %ShuffleConvs_2_Shuff_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1779" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:100  %tmp85 = add i12 -1192, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="1780" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:101  %tmp_349 = add i12 %i5_cast1, %tmp85

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1781" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="12">
<![CDATA[
:102  %tmp_350 = zext i12 %tmp_349 to i64

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1782" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %bias_addr_58 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_350

]]></Node>
<StgValue><ssdm name="bias_addr_58"/></StgValue>
</operation>

<operation id="1783" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="12">
<![CDATA[
:104  %bias_load_58 = load float* %bias_addr_58, align 4

]]></Node>
<StgValue><ssdm name="bias_load_58"/></StgValue>
</operation>

<operation id="1784" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:107  %tmp86 = add i12 -1096, %tmp_391_cast

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="1785" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:108  %tmp_351 = add i12 %i5_cast1, %tmp86

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1786" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="12">
<![CDATA[
:109  %tmp_352 = zext i12 %tmp_351 to i64

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1787" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %bias_addr_59 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_352

]]></Node>
<StgValue><ssdm name="bias_addr_59"/></StgValue>
</operation>

<operation id="1788" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="12">
<![CDATA[
:111  %bias_load_59 = load float* %bias_addr_59, align 4

]]></Node>
<StgValue><ssdm name="bias_load_59"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1789" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="12">
<![CDATA[
:104  %bias_load_58 = load float* %bias_addr_58, align 4

]]></Node>
<StgValue><ssdm name="bias_load_58"/></StgValue>
</operation>

<operation id="1790" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %ShuffleConvs_2_Shuff_38 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Shuff_17, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_38"/></StgValue>
</operation>

<operation id="1791" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:106  store float %bias_load_58, float* %ShuffleConvs_2_Shuff_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1792" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="12">
<![CDATA[
:111  %bias_load_59 = load float* %bias_addr_59, align 4

]]></Node>
<StgValue><ssdm name="bias_load_59"/></StgValue>
</operation>

<operation id="1793" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %ShuffleConvs_2_Shuff_39 = getelementptr inbounds [96 x float]* @ShuffleConvs_2_Shuff, i64 0, i64 %tmp_326

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Shuff_39"/></StgValue>
</operation>

<operation id="1794" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:113  store float %bias_load_59, float* %ShuffleConvs_2_Shuff_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1795" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="0">
<![CDATA[
:114  br label %.preheader28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1796" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader27:0  %i7 = phi i10 [ %i_2, %13 ], [ 0, %.preheader27.preheader ]

]]></Node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="1797" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="11" op_0_bw="10">
<![CDATA[
.preheader27:1  %i7_cast92_cast = zext i10 %i7 to i11

]]></Node>
<StgValue><ssdm name="i7_cast92_cast"/></StgValue>
</operation>

<operation id="1798" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader27:2  %exitcond8 = icmp eq i10 %i7, -512

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="1799" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader27:3  %empty_415 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="1800" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader27:4  %i_2 = add i10 %i7, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1801" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27:5  br i1 %exitcond8, label %.preheader26.preheader, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1802" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_231 = add i11 %i7_cast92_cast, -1000

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1803" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="12" op_0_bw="11">
<![CDATA[
:1  %tmp_231_cast = sext i11 %tmp_231 to i12

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="1804" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_232 = zext i12 %tmp_231_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1805" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_15 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_232

]]></Node>
<StgValue><ssdm name="bias_addr_15"/></StgValue>
</operation>

<operation id="1806" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_15 = load float* %bias_addr_15, align 4

]]></Node>
<StgValue><ssdm name="bias_load_15"/></StgValue>
</operation>

<operation id="1807" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.preheader:0  br label %.preheader26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1808" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_15 = load float* %bias_addr_15, align 4

]]></Node>
<StgValue><ssdm name="bias_load_15"/></StgValue>
</operation>

<operation id="1809" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_233 = zext i10 %i7 to i64

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1810" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %conv_last_bias_addr = getelementptr inbounds [512 x float]* @conv_last_bias, i64 0, i64 %tmp_233

]]></Node>
<StgValue><ssdm name="conv_last_bias_addr"/></StgValue>
</operation>

<operation id="1811" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:7  store float %bias_load_15, float* %conv_last_bias_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1812" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1813" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader26:0  %i8 = phi i4 [ %i_4, %14 ], [ 0, %.preheader26.preheader ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="1814" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="10" op_0_bw="4">
<![CDATA[
.preheader26:1  %i8_cast90_cast = zext i4 %i8 to i10

]]></Node>
<StgValue><ssdm name="i8_cast90_cast"/></StgValue>
</operation>

<operation id="1815" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader26:2  %exitcond7 = icmp eq i4 %i8, -6

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="1816" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader26:3  %empty_416 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="1817" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader26:4  %i_4 = add i4 %i8, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="1818" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26:5  br i1 %exitcond7, label %15, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1819" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_235 = add i10 %i8_cast90_cast, -488

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1820" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="12" op_0_bw="10">
<![CDATA[
:1  %tmp_235_cast = sext i10 %tmp_235 to i12

]]></Node>
<StgValue><ssdm name="tmp_235_cast"/></StgValue>
</operation>

<operation id="1821" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_236 = zext i12 %tmp_235_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1822" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_addr_16 = getelementptr [3618 x float]* %bias, i64 0, i64 %tmp_236

]]></Node>
<StgValue><ssdm name="bias_addr_16"/></StgValue>
</operation>

<operation id="1823" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_45 = load float* %bias_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bias_load_45"/></StgValue>
</operation>

<operation id="1824" st_id="85" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  call fastcc void @conv1([3072 x float]* %image_r, [648 x float]* %conv1_weight, [24 x float]* @conv1_bias) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1825" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="12">
<![CDATA[
:4  %bias_load_45 = load float* %bias_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bias_load_45"/></StgValue>
</operation>

<operation id="1826" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="4">
<![CDATA[
:5  %tmp_237 = zext i4 %i8 to i64

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1827" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc_bias_addr = getelementptr inbounds [10 x float]* @fc_bias, i64 0, i64 %tmp_237

]]></Node>
<StgValue><ssdm name="fc_bias_addr"/></StgValue>
</operation>

<operation id="1828" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store float %bias_load_45, float* %fc_bias_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1829" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1830" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  call fastcc void @conv1([3072 x float]* %image_r, [648 x float]* %conv1_weight, [24 x float]* @conv1_bias) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1831" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
:1  call fastcc void @DownsampleUnit0([24576 x float]* @conv1_output, [576 x float]* @ShuffleConvs_0_Downs_7, [24 x float]* @ShuffleConvs_0_Downs_3, [216 x float]* @ShuffleConvs_0_Downs_9, [24 x float]* @ShuffleConvs_0_Downs_5, [576 x float]* @ShuffleConvs_0_Downs_10, [24 x float]* @ShuffleConvs_0_Downs, [216 x float]* @ShuffleConvs_0_Downs_6, [24 x float]* @ShuffleConvs_0_Downs_1, [576 x float]* @ShuffleConvs_0_Downs_8, [24 x float]* @ShuffleConvs_0_Downs_4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1832" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
:1  call fastcc void @DownsampleUnit0([24576 x float]* @conv1_output, [576 x float]* @ShuffleConvs_0_Downs_7, [24 x float]* @ShuffleConvs_0_Downs_3, [216 x float]* @ShuffleConvs_0_Downs_9, [24 x float]* @ShuffleConvs_0_Downs_5, [576 x float]* @ShuffleConvs_0_Downs_10, [24 x float]* @ShuffleConvs_0_Downs, [216 x float]* @ShuffleConvs_0_Downs_6, [24 x float]* @ShuffleConvs_0_Downs_1, [576 x float]* @ShuffleConvs_0_Downs_8, [24 x float]* @ShuffleConvs_0_Downs_4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1833" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:2  call fastcc void @ShuffleUnit0([12288 x float]* @downsampleunit0_outp, [576 x float]* @ShuffleConvs_0_Shuff_5, [24 x float]* @ShuffleConvs_0_Shuff_19, [216 x float]* @ShuffleConvs_0_Shuff_6, [24 x float]* @ShuffleConvs_0_Shuff_20, [576 x float]* @ShuffleConvs_0_Shuff_7, [24 x float]* @ShuffleConvs_0_Shuff_21, [12288 x float]* @shuffleunit0_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1834" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:2  call fastcc void @ShuffleUnit0([12288 x float]* @downsampleunit0_outp, [576 x float]* @ShuffleConvs_0_Shuff_5, [24 x float]* @ShuffleConvs_0_Shuff_19, [216 x float]* @ShuffleConvs_0_Shuff_6, [24 x float]* @ShuffleConvs_0_Shuff_20, [576 x float]* @ShuffleConvs_0_Shuff_7, [24 x float]* @ShuffleConvs_0_Shuff_21, [12288 x float]* @shuffleunit0_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1835" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:3  call fastcc void @ShuffleUnit0([12288 x float]* @shuffleunit0_0_outpu, [576 x float]* @ShuffleConvs_0_Shuff_8, [24 x float]* @ShuffleConvs_0_Shuff_22, [216 x float]* @ShuffleConvs_0_Shuff_9, [24 x float]* @ShuffleConvs_0_Shuff_1, [576 x float]* @ShuffleConvs_0_Shuff_11, [24 x float]* @ShuffleConvs_0_Shuff_3, [12288 x float]* @shuffleunit0_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1836" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:3  call fastcc void @ShuffleUnit0([12288 x float]* @shuffleunit0_0_outpu, [576 x float]* @ShuffleConvs_0_Shuff_8, [24 x float]* @ShuffleConvs_0_Shuff_22, [216 x float]* @ShuffleConvs_0_Shuff_9, [24 x float]* @ShuffleConvs_0_Shuff_1, [576 x float]* @ShuffleConvs_0_Shuff_11, [24 x float]* @ShuffleConvs_0_Shuff_3, [12288 x float]* @shuffleunit0_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1837" st_id="94" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:4  call fastcc void @ShuffleUnit0([12288 x float]* @shuffleunit0_1_outpu, [576 x float]* @ShuffleConvs_0_Shuff_13, [24 x float]* @ShuffleConvs_0_Shuff_4, [216 x float]* @ShuffleConvs_0_Shuff_15, [24 x float]* @ShuffleConvs_0_Shuff_17, [576 x float]* @ShuffleConvs_0_Shuff_18, [24 x float]* @ShuffleConvs_0_Shuff, [12288 x float]* @shuffleunit0_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1838" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:4  call fastcc void @ShuffleUnit0([12288 x float]* @shuffleunit0_1_outpu, [576 x float]* @ShuffleConvs_0_Shuff_13, [24 x float]* @ShuffleConvs_0_Shuff_4, [216 x float]* @ShuffleConvs_0_Shuff_15, [24 x float]* @ShuffleConvs_0_Shuff_17, [576 x float]* @ShuffleConvs_0_Shuff_18, [24 x float]* @ShuffleConvs_0_Shuff, [12288 x float]* @shuffleunit0_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1839" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
:5  call fastcc void @DownsampleUnit1([2304 x float]* @ShuffleConvs_1_Downs_7, [48 x float]* @ShuffleConvs_1_Downs_3, [432 x float]* @ShuffleConvs_1_Downs_9, [48 x float]* @ShuffleConvs_1_Downs_5, [2304 x float]* @ShuffleConvs_1_Downs_10, [48 x float]* @ShuffleConvs_1_Downs, [432 x float]* @ShuffleConvs_1_Downs_6, [48 x float]* @ShuffleConvs_1_Downs_1, [2304 x float]* @ShuffleConvs_1_Downs_8, [48 x float]* @ShuffleConvs_1_Downs_4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1840" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
:5  call fastcc void @DownsampleUnit1([2304 x float]* @ShuffleConvs_1_Downs_7, [48 x float]* @ShuffleConvs_1_Downs_3, [432 x float]* @ShuffleConvs_1_Downs_9, [48 x float]* @ShuffleConvs_1_Downs_5, [2304 x float]* @ShuffleConvs_1_Downs_10, [48 x float]* @ShuffleConvs_1_Downs, [432 x float]* @ShuffleConvs_1_Downs_6, [48 x float]* @ShuffleConvs_1_Downs_1, [2304 x float]* @ShuffleConvs_1_Downs_8, [48 x float]* @ShuffleConvs_1_Downs_4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1841" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:6  call fastcc void @ShuffleUnit1([6144 x float]* @downsampleunit1_outp, [2304 x float]* @ShuffleConvs_1_Shuff_1, [48 x float]* @ShuffleConvs_1_Shuff_51, [432 x float]* @ShuffleConvs_1_Shuff_3, [48 x float]* @ShuffleConvs_1_Shuff_52, [2304 x float]* @ShuffleConvs_1_Shuff_5, [48 x float]* @ShuffleConvs_1_Shuff_53, [6144 x float]* @shuffleunit1_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1842" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:6  call fastcc void @ShuffleUnit1([6144 x float]* @downsampleunit1_outp, [2304 x float]* @ShuffleConvs_1_Shuff_1, [48 x float]* @ShuffleConvs_1_Shuff_51, [432 x float]* @ShuffleConvs_1_Shuff_3, [48 x float]* @ShuffleConvs_1_Shuff_52, [2304 x float]* @ShuffleConvs_1_Shuff_5, [48 x float]* @ShuffleConvs_1_Shuff_53, [6144 x float]* @shuffleunit1_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1843" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:7  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_0_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_7, [48 x float]* @ShuffleConvs_1_Shuff_54, [432 x float]* @ShuffleConvs_1_Shuff_9, [48 x float]* @ShuffleConvs_1_Shuff_56, [2304 x float]* @ShuffleConvs_1_Shuff_11, [48 x float]* @ShuffleConvs_1_Shuff_57, [6144 x float]* @shuffleunit1_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1844" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:7  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_0_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_7, [48 x float]* @ShuffleConvs_1_Shuff_54, [432 x float]* @ShuffleConvs_1_Shuff_9, [48 x float]* @ShuffleConvs_1_Shuff_56, [2304 x float]* @ShuffleConvs_1_Shuff_11, [48 x float]* @ShuffleConvs_1_Shuff_57, [6144 x float]* @shuffleunit1_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1845" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:8  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_1_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_13, [48 x float]* @ShuffleConvs_1_Shuff_58, [432 x float]* @ShuffleConvs_1_Shuff_15, [48 x float]* @ShuffleConvs_1_Shuff_59, [2304 x float]* @ShuffleConvs_1_Shuff_19, [48 x float]* @ShuffleConvs_1_Shuff_60, [6144 x float]* @shuffleunit1_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1846" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:8  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_1_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_13, [48 x float]* @ShuffleConvs_1_Shuff_58, [432 x float]* @ShuffleConvs_1_Shuff_15, [48 x float]* @ShuffleConvs_1_Shuff_59, [2304 x float]* @ShuffleConvs_1_Shuff_19, [48 x float]* @ShuffleConvs_1_Shuff_60, [6144 x float]* @shuffleunit1_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1847" st_id="104" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:9  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_2_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_21, [48 x float]* @ShuffleConvs_1_Shuff_61, [432 x float]* @ShuffleConvs_1_Shuff_23, [48 x float]* @ShuffleConvs_1_Shuff_62, [2304 x float]* @ShuffleConvs_1_Shuff_25, [48 x float]* @ShuffleConvs_1_Shuff_63, [6144 x float]* @shuffleunit1_3_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1848" st_id="105" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:9  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_2_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_21, [48 x float]* @ShuffleConvs_1_Shuff_61, [432 x float]* @ShuffleConvs_1_Shuff_23, [48 x float]* @ShuffleConvs_1_Shuff_62, [2304 x float]* @ShuffleConvs_1_Shuff_25, [48 x float]* @ShuffleConvs_1_Shuff_63, [6144 x float]* @shuffleunit1_3_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1849" st_id="106" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:10  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_3_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_27, [48 x float]* @ShuffleConvs_1_Shuff_64, [432 x float]* @ShuffleConvs_1_Shuff_29, [48 x float]* @ShuffleConvs_1_Shuff_65, [2304 x float]* @ShuffleConvs_1_Shuff_31, [48 x float]* @ShuffleConvs_1_Shuff_67, [6144 x float]* @shuffleunit1_4_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1850" st_id="107" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:10  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_3_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_27, [48 x float]* @ShuffleConvs_1_Shuff_64, [432 x float]* @ShuffleConvs_1_Shuff_29, [48 x float]* @ShuffleConvs_1_Shuff_65, [2304 x float]* @ShuffleConvs_1_Shuff_31, [48 x float]* @ShuffleConvs_1_Shuff_67, [6144 x float]* @shuffleunit1_4_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1851" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:11  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_4_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_33, [48 x float]* @ShuffleConvs_1_Shuff_68, [432 x float]* @ShuffleConvs_1_Shuff_35, [48 x float]* @ShuffleConvs_1_Shuff_69, [2304 x float]* @ShuffleConvs_1_Shuff_37, [48 x float]* @ShuffleConvs_1_Shuff_70, [6144 x float]* @shuffleunit1_5_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1852" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:11  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_4_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_33, [48 x float]* @ShuffleConvs_1_Shuff_68, [432 x float]* @ShuffleConvs_1_Shuff_35, [48 x float]* @ShuffleConvs_1_Shuff_69, [2304 x float]* @ShuffleConvs_1_Shuff_37, [48 x float]* @ShuffleConvs_1_Shuff_70, [6144 x float]* @shuffleunit1_5_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1853" st_id="110" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:12  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_5_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_41, [48 x float]* @ShuffleConvs_1_Shuff_71, [432 x float]* @ShuffleConvs_1_Shuff_43, [48 x float]* @ShuffleConvs_1_Shuff_17, [2304 x float]* @ShuffleConvs_1_Shuff_45, [48 x float]* @ShuffleConvs_1_Shuff_39, [6144 x float]* @shuffleunit1_6_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1854" st_id="111" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:12  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_5_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_41, [48 x float]* @ShuffleConvs_1_Shuff_71, [432 x float]* @ShuffleConvs_1_Shuff_43, [48 x float]* @ShuffleConvs_1_Shuff_17, [2304 x float]* @ShuffleConvs_1_Shuff_45, [48 x float]* @ShuffleConvs_1_Shuff_39, [6144 x float]* @shuffleunit1_6_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1855" st_id="112" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:13  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_6_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_47, [48 x float]* @ShuffleConvs_1_Shuff_55, [432 x float]* @ShuffleConvs_1_Shuff_49, [48 x float]* @ShuffleConvs_1_Shuff_66, [2304 x float]* @ShuffleConvs_1_Shuff_50, [48 x float]* @ShuffleConvs_1_Shuff, [6144 x float]* @shuffleunit1_7_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1856" st_id="113" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:13  call fastcc void @ShuffleUnit1([6144 x float]* @shuffleunit1_6_outpu, [2304 x float]* @ShuffleConvs_1_Shuff_47, [48 x float]* @ShuffleConvs_1_Shuff_55, [432 x float]* @ShuffleConvs_1_Shuff_49, [48 x float]* @ShuffleConvs_1_Shuff_66, [2304 x float]* @ShuffleConvs_1_Shuff_50, [48 x float]* @ShuffleConvs_1_Shuff, [6144 x float]* @shuffleunit1_7_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1857" st_id="114" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
:14  call fastcc void @DownsampleUnit2([9216 x float]* @ShuffleConvs_2_Downs_7, [96 x float]* @ShuffleConvs_2_Downs_3, [864 x float]* @ShuffleConvs_2_Downs_9, [96 x float]* @ShuffleConvs_2_Downs_5, [9216 x float]* @ShuffleConvs_2_Downs_10, [96 x float]* @ShuffleConvs_2_Downs, [864 x float]* @ShuffleConvs_2_Downs_6, [96 x float]* @ShuffleConvs_2_Downs_1, [9216 x float]* @ShuffleConvs_2_Downs_8, [96 x float]* @ShuffleConvs_2_Downs_4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1858" st_id="115" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
:14  call fastcc void @DownsampleUnit2([9216 x float]* @ShuffleConvs_2_Downs_7, [96 x float]* @ShuffleConvs_2_Downs_3, [864 x float]* @ShuffleConvs_2_Downs_9, [96 x float]* @ShuffleConvs_2_Downs_5, [9216 x float]* @ShuffleConvs_2_Downs_10, [96 x float]* @ShuffleConvs_2_Downs, [864 x float]* @ShuffleConvs_2_Downs_6, [96 x float]* @ShuffleConvs_2_Downs_1, [9216 x float]* @ShuffleConvs_2_Downs_8, [96 x float]* @ShuffleConvs_2_Downs_4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1859" st_id="116" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:15  call fastcc void @ShuffleUnit2([3072 x float]* @downsampleunit2_outp, [9216 x float]* @ShuffleConvs_2_Shuff_5, [96 x float]* @ShuffleConvs_2_Shuff_19, [864 x float]* @ShuffleConvs_2_Shuff_6, [96 x float]* @ShuffleConvs_2_Shuff_20, [9216 x float]* @ShuffleConvs_2_Shuff_7, [96 x float]* @ShuffleConvs_2_Shuff_21, [3072 x float]* @shuffleunit2_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1860" st_id="117" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:15  call fastcc void @ShuffleUnit2([3072 x float]* @downsampleunit2_outp, [9216 x float]* @ShuffleConvs_2_Shuff_5, [96 x float]* @ShuffleConvs_2_Shuff_19, [864 x float]* @ShuffleConvs_2_Shuff_6, [96 x float]* @ShuffleConvs_2_Shuff_20, [9216 x float]* @ShuffleConvs_2_Shuff_7, [96 x float]* @ShuffleConvs_2_Shuff_21, [3072 x float]* @shuffleunit2_0_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1861" st_id="118" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:16  call fastcc void @ShuffleUnit2([3072 x float]* @shuffleunit2_0_outpu, [9216 x float]* @ShuffleConvs_2_Shuff_8, [96 x float]* @ShuffleConvs_2_Shuff_22, [864 x float]* @ShuffleConvs_2_Shuff_9, [96 x float]* @ShuffleConvs_2_Shuff_1, [9216 x float]* @ShuffleConvs_2_Shuff_11, [96 x float]* @ShuffleConvs_2_Shuff_3, [3072 x float]* @shuffleunit2_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1862" st_id="119" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:16  call fastcc void @ShuffleUnit2([3072 x float]* @shuffleunit2_0_outpu, [9216 x float]* @ShuffleConvs_2_Shuff_8, [96 x float]* @ShuffleConvs_2_Shuff_22, [864 x float]* @ShuffleConvs_2_Shuff_9, [96 x float]* @ShuffleConvs_2_Shuff_1, [9216 x float]* @ShuffleConvs_2_Shuff_11, [96 x float]* @ShuffleConvs_2_Shuff_3, [3072 x float]* @shuffleunit2_1_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1863" st_id="120" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:17  call fastcc void @ShuffleUnit2([3072 x float]* @shuffleunit2_1_outpu, [9216 x float]* @ShuffleConvs_2_Shuff_13, [96 x float]* @ShuffleConvs_2_Shuff_4, [864 x float]* @ShuffleConvs_2_Shuff_15, [96 x float]* @ShuffleConvs_2_Shuff_17, [9216 x float]* @ShuffleConvs_2_Shuff_18, [96 x float]* @ShuffleConvs_2_Shuff, [3072 x float]* @shuffleunit2_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1864" st_id="121" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
:17  call fastcc void @ShuffleUnit2([3072 x float]* @shuffleunit2_1_outpu, [9216 x float]* @ShuffleConvs_2_Shuff_13, [96 x float]* @ShuffleConvs_2_Shuff_4, [864 x float]* @ShuffleConvs_2_Shuff_15, [96 x float]* @ShuffleConvs_2_Shuff_17, [9216 x float]* @ShuffleConvs_2_Shuff_18, [96 x float]* @ShuffleConvs_2_Shuff, [3072 x float]* @shuffleunit2_2_outpu) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1865" st_id="122" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  call fastcc void @conv_last([98304 x float]* %conv_last_weight, [512 x float]* @conv_last_bias, [8192 x float]* @conv_last_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1866" st_id="123" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  call fastcc void @conv_last([98304 x float]* %conv_last_weight, [512 x float]* @conv_last_bias, [8192 x float]* @conv_last_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1867" st_id="124" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call fastcc void @avgpool([512 x float]* @avgpool_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1868" st_id="125" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call fastcc void @avgpool([512 x float]* @avgpool_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1869" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1870" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %co_i = phi i4 [ 0, %15 ], [ %co_24, %18 ]

]]></Node>
<StgValue><ssdm name="co_i"/></StgValue>
</operation>

<operation id="1871" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1_i = icmp eq i4 %co_i, -6

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="1872" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_417 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="1873" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %co_24 = add i4 %co_i, 1

]]></Node>
<StgValue><ssdm name="co_24"/></StgValue>
</operation>

<operation id="1874" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1_i, label %fc.exit.preheader_ifconv, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1875" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader.i:0  %tmp_i = zext i4 %co_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="1876" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
.preheader.preheader.i:1  %tmp_620 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %co_i, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="1877" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="14" op_0_bw="13">
<![CDATA[
.preheader.preheader.i:2  %tmp_723_cast = zext i13 %tmp_620 to i14

]]></Node>
<StgValue><ssdm name="tmp_723_cast"/></StgValue>
</operation>

<operation id="1878" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:3  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1879" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0">
<![CDATA[
fc.exit.preheader_ifconv:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1880" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %sum_i = phi float [ %sum, %17 ], [ 0.000000e+00, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="1881" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i:1  %ci_i = phi i10 [ %ci_10, %17 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="ci_i"/></StgValue>
</operation>

<operation id="1882" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:2  %exitcond_i = icmp eq i10 %ci_i, -512

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="1883" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_418 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="1884" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:4  %ci_10 = add i10 %ci_i, 1

]]></Node>
<StgValue><ssdm name="ci_10"/></StgValue>
</operation>

<operation id="1885" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_i, label %18, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1886" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_i_419 = zext i10 %ci_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_419"/></StgValue>
</operation>

<operation id="1887" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="14" op_0_bw="10">
<![CDATA[
:1  %tmp_i_cast = zext i10 %ci_i to i14

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="1888" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_653 = add i14 %tmp_723_cast, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="1889" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_764_cast = zext i14 %tmp_653 to i64

]]></Node>
<StgValue><ssdm name="tmp_764_cast"/></StgValue>
</operation>

<operation id="1890" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_weight_addr = getelementptr [5120 x float]* %fc_weight, i64 0, i64 %tmp_764_cast

]]></Node>
<StgValue><ssdm name="fc_weight_addr"/></StgValue>
</operation>

<operation id="1891" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="13">
<![CDATA[
:5  %fc_weight_load = load float* %fc_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_weight_load"/></StgValue>
</operation>

<operation id="1892" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %avgpool_output_addr = getelementptr [512 x float]* @avgpool_output, i64 0, i64 %tmp_i_419

]]></Node>
<StgValue><ssdm name="avgpool_output_addr"/></StgValue>
</operation>

<operation id="1893" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="9">
<![CDATA[
:7  %avgpool_output_load = load float* %avgpool_output_addr, align 4

]]></Node>
<StgValue><ssdm name="avgpool_output_load"/></StgValue>
</operation>

<operation id="1894" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %fc_bias_addr_1 = getelementptr [10 x float]* @fc_bias, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="fc_bias_addr_1"/></StgValue>
</operation>

<operation id="1895" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="4">
<![CDATA[
:1  %fc_bias_load = load float* %fc_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_bias_load"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1896" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="13">
<![CDATA[
:5  %fc_weight_load = load float* %fc_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_weight_load"/></StgValue>
</operation>

<operation id="1897" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="9">
<![CDATA[
:7  %avgpool_output_load = load float* %avgpool_output_addr, align 4

]]></Node>
<StgValue><ssdm name="avgpool_output_load"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1898" st_id="129" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_130_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_130_i"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1899" st_id="130" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_130_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_130_i"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1900" st_id="131" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_130_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_130_i"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1901" st_id="132" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_130_i = fmul float %fc_weight_load, %avgpool_output_load

]]></Node>
<StgValue><ssdm name="tmp_130_i"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1902" st_id="133" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_130_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1903" st_id="134" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_130_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1904" st_id="135" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_130_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1905" st_id="136" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_130_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1906" st_id="137" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum = fadd float %sum_i, %tmp_130_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1907" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1908" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="4">
<![CDATA[
:1  %fc_bias_load = load float* %fc_bias_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fc_bias_load"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1909" st_id="139" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1910" st_id="140" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1911" st_id="141" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1912" st_id="142" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1913" st_id="143" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %result = fadd float %sum_i, %fc_bias_load

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1914" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %fc_output_addr = getelementptr [1000 x float]* %fc_output, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="fc_output_addr"/></StgValue>
</operation>

<operation id="1915" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float %result, float* %fc_output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1916" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
