Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Jan  4 09:27:18 2018
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    53 |
| Unused register locations in slices containing registers |   125 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             447 |          167 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             323 |          133 |
| Yes          | No                    | No                     |              24 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             833 |          352 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+--------------------------------------------+------------------------------------------------+------------------+----------------+
|                Clock Signal               |                Enable Signal               |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------------------------+--------------------------------------------+------------------------------------------------+------------------+----------------+
|  MEM_to_WB_0/cause_o_reg[5]_0             |                                            | touch_btn_IBUF_BUFG[5]                         |                1 |              1 |
|  MEM_CONTROLL_0/ce_to_serial              |                                            |                                                |                1 |              1 |
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_8  |                                            | touch_btn_IBUF_BUFG[5]                         |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_8   |                                            | touch_btn_IBUF_BUFG[5]                         |                1 |              1 |
|  clk_uart_IBUF_BUFG                       | SERIAL_RECEIVER/tickgen/OversamplingTick   |                                                |                1 |              1 |
|  clk_array_reg__0_BUFG[3]                 |                                            |                                                |                2 |              2 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_8      |                                            |                                                |                2 |              2 |
|  clk_array_reg__0_BUFG[3]                 | EX_to_MEM_0/cause_o_reg[2]_1[0]            | touch_btn_IBUF_BUFG[5]                         |                1 |              4 |
|  clk_IBUF_BUFG                            |                                            |                                                |                1 |              4 |
|  clk_array_reg__0_BUFG[3]                 | MEM_to_WB_0/cause_o_reg[22][0]             | touch_btn_IBUF_BUFG[5]                         |                3 |              4 |
|  clk_uart_IBUF_BUFG                       | SERIAL_TRANSMITTER//i__n_8                 |                                                |                2 |              4 |
|  clk_uart_IBUF_BUFG                       | SERIAL_RECEIVER/tickgen/E[0]               |                                                |                1 |              4 |
|  ID_to_EX_0/reg_wt_data_o_reg[22][0]      |                                            |                                                |                2 |              5 |
|  clk_uart_IBUF_BUFG                       | SERIAL_TRANSMITTER/tickgen/E[0]            |                                                |                3 |              7 |
|  MEM_CONTROLL_0/TxD_shift_reg[0][0]       |                                            |                                                |                2 |              8 |
|  MEM_CONTROLL_0/inst_o_reg[7]_0[0]        |                                            |                                                |                2 |              8 |
|  SERIAL_RECEIVER/RxD_data_ready_reg_0[0]  |                                            |                                                |                2 |              8 |
|  MEM_CONTROLL_0/TxD_shift_reg[7]          |                                            | touch_btn_IBUF_BUFG[5]                         |                3 |              8 |
|  clk_uart_IBUF_BUFG                       | SERIAL_RECEIVER/tickgen/RxD_data_reg[0][0] |                                                |                1 |              8 |
|  clk_uart_IBUF_BUFG                       |                                            | SERIAL_TRANSMITTER//i___0_n_8                  |                5 |             16 |
|  MEM_CONTROLL_0/ram1_addr_o[0][0]         |                                            |                                                |                6 |             20 |
|  MEM_CONTROLL_0/ram2_addr_o[0][0]         |                                            |                                                |                6 |             20 |
|  n_0_2770_BUFG                            |                                            |                                                |                8 |             20 |
|  clk_uart_IBUF_BUFG                       |                                            |                                                |                9 |             25 |
|  clk_array_reg__0_BUFG[3]                 | MEM_to_WB_0/status_o_reg[2]                | touch_btn_IBUF_BUFG[5]                         |               11 |             31 |
|  MEM_CONTROLL_0/inst_o_reg[7][0]          |                                            |                                                |               15 |             32 |
|  n_7_2462_BUFG                            |                                            |                                                |               13 |             32 |
|  clk_array_reg__0_BUFG[3]                 | EX_to_MEM_0/E[0]                           | PC_0/p_0_in                                    |               12 |             32 |
|  ID_to_EX_0/reg_wt_data_o_reg[31]_0[0]    |                                            | touch_btn_IBUF_BUFG[5]                         |               19 |             32 |
|  IF_to_ID_0/extended_offset_o_reg[31][0]  |                                            |                                                |               10 |             32 |
|  clk_array_reg__0_BUFG[3]                 | MEM_to_WB_0/compare_o_reg[31][0]           | touch_btn_IBUF_BUFG[5]                         |                9 |             32 |
|  clk_array_reg__0_BUFG[3]                 | MEM_to_WB_0/epc_o_reg[31]_0[0]             | touch_btn_IBUF_BUFG[5]                         |               19 |             32 |
|  IF_to_ID_0/link_addr_o_reg[0][0]         |                                            | touch_btn_IBUF_BUFG[5]                         |               10 |             32 |
|  EX_to_MEM_0/reg_wt_data_o_reg[15]_1[0]   |                                            | touch_btn_IBUF_BUFG[5]                         |               12 |             32 |
|  n_6_3046_BUFG                            |                                            | touch_btn_IBUF_BUFG[5]                         |               14 |             32 |
|  MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_8 |                                            | MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_8       |               13 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_0[0]        |                                            |                                                |               13 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_1[0]        |                                            |                                                |               10 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31]_1[0]       |                                            |                                                |               12 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31]_0[0]       |                                            |                                                |               13 |             32 |
|  n_2_67_BUFG                              |                                            | touch_btn_IBUF_BUFG[5]                         |               13 |             32 |
|  n_5_2636_BUFG                            |                                            | touch_btn_IBUF_BUFG[5]                         |               15 |             32 |
|  n_3_3472_BUFG                            |                                            |                                                |               13 |             33 |
|  n_4_3502_BUFG                            |                                            |                                                |               11 |             33 |
|  clk_array_reg__0_BUFG[3]                 |                                            | touch_btn_IBUF_BUFG[5]                         |               10 |             34 |
| ~touch_btn_IBUF_BUFG[5]                   |                                            |                                                |               14 |             34 |
|  n_1_2633_BUFG                            |                                            | MEM_CONTROLL_0/ce_o_reg_i_2_n_8                |               16 |             38 |
|  clk_array_reg__0_BUFG[3]                 | EX_to_MEM_0/pc_o_reg[31]_0[0]              | EX_to_MEM_0/SR[0]                              |               28 |             64 |
|  clk_array_reg__0_BUFG[3]                 | MEM_to_WB_0/hilo_en_to_hilo                | touch_btn_IBUF_BUFG[5]                         |               39 |             64 |
|  clk_array_reg__0_BUFG[3]                 | MEM_to_WB_0/p_0_in2_out                    |                                                |               12 |             96 |
|  clk_array_reg__0_BUFG[3]                 | MEM_CONTROLL_0/wb_cp0_reg_data_o_reg[0][0] | EX_to_MEM_0/wb_cp0_reg_data_o_reg[0]_0         |               67 |            141 |
|  clk_array_reg__0_BUFG[3]                 | EX_to_MEM_0/pc_o_reg[31]_0[0]              | EX_to_MEM_0/current_inst_address_o_reg[0]_0[0] |               70 |            183 |
|  clk_array_reg__0_BUFG[3]                 | MEM_CONTROLL_0/reg_wt_en_o_reg[0]          | EX_to_MEM_0/reg_wt_en_o_i_1__1_n_8             |               93 |            246 |
+-------------------------------------------+--------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     2 |
| 4      |                     5 |
| 5      |                     1 |
| 7      |                     1 |
| 8      |                     5 |
| 16+    |                    34 |
+--------+-----------------------+


