# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.2.0 Build 94 06/14/2023 SC Pro Edition
# Date created = 12:14:16  February 27, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ghrd_agib027r31b1e2v_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


# Project-Wide Assignments
# ========================
set_global_assignment -name MISC_FILE ../src/ip/custom/mge_rcfg/alt_mge_phy_reconfig_parameters_CFG0.ver
set_global_assignment -name MISC_FILE ../src/ip/custom/mge_rcfg/alt_mge_phy_reconfig_parameters_CFG1.ver
#set_global_assignment -name MISC_FILE ../src/ip/custom/nios2_display_port/build_sw.sh


#set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to i_p*_rx_serial[*]
#set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to o_p*_tx_serial[*]
#set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to i_p*_rx_serial_n[*]
#set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to o_p*_tx_serial_n[*]


set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name GENERATE_PR_RBF_FILE ON













set_location_assignment PIN_AK1 -to p0_tx_serial
set_location_assignment PIN_AL4 -to p1_tx_serial
set_location_assignment PIN_AP1 -to p2_tx_serial
set_location_assignment PIN_AR4 -to p3_tx_serial
set_location_assignment PIN_AK7 -to p0_rx_serial
set_location_assignment PIN_AL10 -to p1_rx_serial
set_location_assignment PIN_AP7 -to p2_rx_serial
set_location_assignment PIN_AR10 -to p3_rx_serial
set_location_assignment PIN_AT13 -to ftile_clk_ref[0]
set_location_assignment PIN_AJ12 -to ftile_clk_ref[1]
set_location_assignment PIN_AR14 -to ftile_clk_ref[2]


set_location_assignment PIN_N10 -to clk_hps_emi_n
set_location_assignment PIN_M13 -to hps_mem_clk_p
set_location_assignment PIN_P13 -to hps_mem_clk_n
set_location_assignment PIN_M9 -to hps_mem_rzq
set_location_assignment PIN_T17 -to hps_mem_addr_a[0]
set_location_assignment PIN_V17 -to hps_mem_addr_a[1]
set_location_assignment PIN_U16 -to hps_mem_addr_a[2]
set_location_assignment PIN_W16 -to hps_mem_addr_a[3]
set_location_assignment PIN_T15 -to hps_mem_addr_a[4]
set_location_assignment PIN_V15 -to hps_mem_addr_a[5]
set_location_assignment PIN_U14 -to hps_mem_addr_a[6]
set_location_assignment PIN_W14 -to hps_mem_addr_a[7]
set_location_assignment PIN_T13 -to hps_mem_addr_a[8]
set_location_assignment PIN_V13 -to hps_mem_addr_a[9]
set_location_assignment PIN_U12 -to hps_mem_addr_a[10]
set_location_assignment PIN_W12 -to hps_mem_addr_a[11]
set_location_assignment PIN_P9 -to hps_mem_addr_a[12]
set_location_assignment PIN_L8 -to hps_mem_addr_a[13]
set_location_assignment PIN_N8 -to hps_mem_addr_a[14]
set_location_assignment PIN_M7 -to hps_mem_addr_a[15]
set_location_assignment PIN_P7 -to hps_mem_addr_a[16]
set_location_assignment PIN_N16 -to hps_mem_addr_act_n
set_location_assignment PIN_L6 -to hps_mem_addr_alert_n
set_location_assignment PIN_N6 -to hps_mem_addr_ba[0]
set_location_assignment PIN_M5 -to hps_mem_addr_ba[1]
set_location_assignment PIN_P5 -to hps_mem_addr_bg
set_location_assignment PIN_L14 -to hps_mem_addr_cke0
set_location_assignment PIN_L16 -to hps_mem_addr_cs0_n
set_location_assignment PIN_M15 -to hps_mem_addr_odt0
set_location_assignment PIN_N12 -to hps_mem_addr_parity
set_location_assignment PIN_P17 -to hps_mem_addr_reset_n
set_location_assignment PIN_G8 -to hps_mem_dqs_p[0]
set_location_assignment PIN_J8 -to hps_mem_dqs_n[0]
set_location_assignment PIN_A8 -to hps_mem_dqs_p[1]
set_location_assignment PIN_C8 -to hps_mem_dqs_n[1]
set_location_assignment PIN_F15 -to hps_mem_dqs_p[2]
set_location_assignment PIN_H15 -to hps_mem_dqs_n[2]
set_location_assignment PIN_B15 -to hps_mem_dqs_p[3]
set_location_assignment PIN_D15 -to hps_mem_dqs_n[3]
set_location_assignment PIN_U22 -to hps_mem_dqs_p[4]
set_location_assignment PIN_W22 -to hps_mem_dqs_n[4]
set_location_assignment PIN_L22 -to hps_mem_dqs_p[5]
set_location_assignment PIN_N22 -to hps_mem_dqs_n[5]
set_location_assignment PIN_T29 -to hps_mem_dqs_p[6]
set_location_assignment PIN_V29 -to hps_mem_dqs_n[6]
set_location_assignment PIN_M29 -to hps_mem_dqs_p[7]
set_location_assignment PIN_P29 -to hps_mem_dqs_n[7]
set_location_assignment PIN_U8 -to hps_mem_dqs_p[8]
set_location_assignment PIN_W8 -to hps_mem_dqs_n[8]
set_location_assignment PIN_F9 -to hps_mem_dq[0]
set_location_assignment PIN_G6 -to hps_mem_dq[1]
set_location_assignment PIN_G10 -to hps_mem_dq[2]
set_location_assignment PIN_J6 -to hps_mem_dq[3]
set_location_assignment PIN_H9 -to hps_mem_dq[4]
set_location_assignment PIN_F5 -to hps_mem_dq[5]
set_location_assignment PIN_J10 -to hps_mem_dq[6]
set_location_assignment PIN_H5 -to hps_mem_dq[7]
set_location_assignment PIN_B9 -to hps_mem_dq[8]
set_location_assignment PIN_D5 -to hps_mem_dq[9]
set_location_assignment PIN_D9 -to hps_mem_dq[10]
set_location_assignment PIN_C6 -to hps_mem_dq[11]
set_location_assignment PIN_C10 -to hps_mem_dq[12]
set_location_assignment PIN_B5 -to hps_mem_dq[13]
set_location_assignment PIN_A10 -to hps_mem_dq[14]
set_location_assignment PIN_A6 -to hps_mem_dq[15]
set_location_assignment PIN_G16 -to hps_mem_dq[16]
set_location_assignment PIN_H13 -to hps_mem_dq[17]
set_location_assignment PIN_F17 -to hps_mem_dq[18]
set_location_assignment PIN_F13 -to hps_mem_dq[19]
set_location_assignment PIN_J16 -to hps_mem_dq[20]
set_location_assignment PIN_G12 -to hps_mem_dq[21]
set_location_assignment PIN_H17 -to hps_mem_dq[22]
set_location_assignment PIN_J12 -to hps_mem_dq[23]
set_location_assignment PIN_A16 -to hps_mem_dq[24]
set_location_assignment PIN_A12 -to hps_mem_dq[25]
set_location_assignment PIN_C16 -to hps_mem_dq[26]
set_location_assignment PIN_B13 -to hps_mem_dq[27]
set_location_assignment PIN_D17 -to hps_mem_dq[28]
set_location_assignment PIN_C12 -to hps_mem_dq[29]
set_location_assignment PIN_B17 -to hps_mem_dq[30]
set_location_assignment PIN_D13 -to hps_mem_dq[31]
set_location_assignment PIN_T23 -to hps_mem_dq[32]
set_location_assignment PIN_U20 -to hps_mem_dq[33]
set_location_assignment PIN_U24 -to hps_mem_dq[34]
set_location_assignment PIN_V19 -to hps_mem_dq[35]
set_location_assignment PIN_V23 -to hps_mem_dq[36]
set_location_assignment PIN_T19 -to hps_mem_dq[37]
set_location_assignment PIN_W24 -to hps_mem_dq[38]
set_location_assignment PIN_W20 -to hps_mem_dq[39]
set_location_assignment PIN_P23 -to hps_mem_dq[40]
set_location_assignment PIN_P19 -to hps_mem_dq[41]
set_location_assignment PIN_M23 -to hps_mem_dq[42]
set_location_assignment PIN_N20 -to hps_mem_dq[43]
set_location_assignment PIN_L24 -to hps_mem_dq[44]
set_location_assignment PIN_M19 -to hps_mem_dq[45]
set_location_assignment PIN_N24 -to hps_mem_dq[46]
set_location_assignment PIN_L20 -to hps_mem_dq[47]
set_location_assignment PIN_U30 -to hps_mem_dq[48]
set_location_assignment PIN_T27 -to hps_mem_dq[49]
set_location_assignment PIN_T31 -to hps_mem_dq[50]
set_location_assignment PIN_W26 -to hps_mem_dq[51]
set_location_assignment PIN_W30 -to hps_mem_dq[52]
set_location_assignment PIN_U26 -to hps_mem_dq[53]
set_location_assignment PIN_V31 -to hps_mem_dq[54]
set_location_assignment PIN_V27 -to hps_mem_dq[55]
set_location_assignment PIN_L30 -to hps_mem_dq[56]
set_location_assignment PIN_N26 -to hps_mem_dq[57]
set_location_assignment PIN_N30 -to hps_mem_dq[58]
set_location_assignment PIN_P27 -to hps_mem_dq[59]
set_location_assignment PIN_P31 -to hps_mem_dq[60]
set_location_assignment PIN_L26 -to hps_mem_dq[61]
set_location_assignment PIN_M31 -to hps_mem_dq[62]
set_location_assignment PIN_M27 -to hps_mem_dq[63]
set_location_assignment PIN_U10 -to hps_mem_dq[64]
set_location_assignment PIN_T5 -to hps_mem_dq[65]
set_location_assignment PIN_T9 -to hps_mem_dq[66]
set_location_assignment PIN_V5 -to hps_mem_dq[67]
set_location_assignment PIN_V9 -to hps_mem_dq[68]
set_location_assignment PIN_U6 -to hps_mem_dq[69]
set_location_assignment PIN_W10 -to hps_mem_dq[70]
set_location_assignment PIN_W6 -to hps_mem_dq[71]
set_location_assignment PIN_F7 -to hps_mem_dma[0]
set_location_assignment PIN_B7 -to hps_mem_dma[1]
set_location_assignment PIN_G14 -to hps_mem_dma[2]
set_location_assignment PIN_A14 -to hps_mem_dma[3]
set_location_assignment PIN_T21 -to hps_mem_dma[4]
set_location_assignment PIN_M21 -to hps_mem_dma[5]
set_location_assignment PIN_U28 -to hps_mem_dma[6]
set_location_assignment PIN_L28 -to hps_mem_dma[7]
set_location_assignment PIN_T7 -to hps_mem_dma[8]
set_location_assignment PIN_AH17 -to sfpa_clk_p
set_location_assignment PIN_AK17 -to sfpa_clk_n
set_location_assignment PIN_AK13 -to sfpb_clk_p
set_location_assignment PIN_AH13 -to sfpb_clk_n
set_location_assignment PIN_AR10 -to sfp_rx_p[0]
set_location_assignment PIN_AT11 -to sfp_rx_n[0]
set_location_assignment PIN_AR4 -to sfp_tx_p[0]
set_location_assignment PIN_AT5 -to sfp_tx_n[0]
set_location_assignment PIN_CV41 -to syncout_p[0]
set_location_assignment PIN_CT41 -to syncout_n[0]
set_location_assignment PIN_CV39 -to syncout_p[1]
set_location_assignment PIN_CT39 -to syncout_n[1]
set_location_assignment PIN_CU38 -to syncin_p[0]
set_location_assignment PIN_CR38 -to syncin_n[0]
set_location_assignment PIN_DB43 -to syncin_p[1]
set_location_assignment PIN_CY43 -to syncin_n[1]
set_location_assignment PIN_DC42 -to syncin_p[2]
set_location_assignment PIN_DA42 -to syncin_n[2]
set_location_assignment PIN_CU10 -to tod_clk_p
set_location_assignment PIN_CR10 -to tod_clk_n
set_location_assignment PIN_H45 -to fpga_sfp_fault[0]
set_location_assignment PIN_F45 -to fpga_sfp_disable[0]
set_location_assignment PIN_J44 -to fpga_sfp_detect_n[0]
set_location_assignment PIN_G44 -to fpga_sfp_los[0]
set_location_assignment PIN_F43 -to fpga_sfp_fault[1]
set_location_assignment PIN_J42 -to fpga_sfp_disable[1]
set_location_assignment PIN_G42 -to fpga_sfp_detect_n[1]
set_location_assignment PIN_H41 -to fpga_sfp_los[1]
set_location_assignment PIN_A38 -to fpga_pwr_kill_n
set_location_assignment PIN_G36 -to fpga_1pps_ref_out
set_location_assignment PIN_G38 -to fpga_1pps_ref_in
set_location_assignment PIN_B37 -to fpga_fabric_reset_n
set_location_assignment PIN_L40 -to fpga_trigger_in
set_location_assignment PIN_L42 -to fpga_trigger_out
set_location_assignment PIN_W36 -to fpga_pwr_clk
set_location_assignment PIN_V35 -to fpga_overtemp_n
set_location_assignment PIN_T35 -to fpga_temp_alert_n
set_location_assignment PIN_CF27 -to fpga_rffe_drv_pwr_en_n[0]
set_location_assignment PIN_CF29 -to fpga_rffe_drv_pwr_en_n[1]
set_location_assignment PIN_V33 -to fpga_pseq_pgood
set_location_assignment PIN_N38 -to fpga_rfamp_off_n
set_location_assignment PIN_N36 -to pwr_sys_int_n
set_location_assignment PIN_P35 -to rtc_int_n
set_location_assignment PIN_CM25 -to fpga_main_pwr_alert_n
set_location_assignment PIN_P33 -to pseq_alert_n
set_location_assignment PIN_P59 -to fabric_mem_addr_bg
set_location_assignment PIN_M59 -to fabric_mem_addr_ba[1]
set_location_assignment PIN_N58 -to fabric_mem_addr_ba[0]
set_location_assignment PIN_L58 -to fabric_mem_addr_alert_n
set_location_assignment PIN_P57 -to fabric_mem_addr_a[16]
set_location_assignment PIN_M57 -to fabric_mem_addr_a[15]
set_location_assignment PIN_N56 -to fabric_mem_addr_a[14]
set_location_assignment PIN_L56 -to fabric_mem_addr_a[13]
set_location_assignment PIN_P55 -to fabric_mem_addr_a[12]
set_location_assignment PIN_M55 -to fabric_mem_rzq
set_location_assignment PIN_N54 -to fabric_emi_clk_n
set_location_assignment PIN_L54 -to fabric_emi_clk_p
set_location_assignment PIN_W52 -to fabric_mem_addr_a[11]
set_location_assignment PIN_U52 -to fabric_mem_addr_a[10]
set_location_assignment PIN_V51 -to fabric_mem_addr_a[9]
set_location_assignment PIN_T51 -to fabric_mem_addr_a[8]
set_location_assignment PIN_W50 -to fabric_mem_addr_a[7]
set_location_assignment PIN_U50 -to fabric_mem_addr_a[6]
set_location_assignment PIN_V49 -to fabric_mem_addr_a[5]
set_location_assignment PIN_T49 -to fabric_mem_addr_a[4]
set_location_assignment PIN_W48 -to fabric_mem_addr_a[3]
set_location_assignment PIN_U48 -to fabric_mem_addr_a[2]
set_location_assignment PIN_V47 -to fabric_mem_addr_a[1]
set_location_assignment PIN_T47 -to fabric_mem_addr_a[0]
set_location_assignment PIN_N52 -to fabric_mem_addr_parity
set_location_assignment PIN_P51 -to fabric_mem_clk_n
set_location_assignment PIN_M51 -to fabric_mem_clk_p
set_location_assignment PIN_L50 -to fabric_mem_addr_cke0
set_location_assignment PIN_M49 -to fabric_mem_addr_odt0
set_location_assignment PIN_N48 -to fabric_mem_addr_act_n
set_location_assignment PIN_L48 -to fabric_mem_addr_cs0_n
set_location_assignment PIN_P47 -to fabric_mem_addr_reset_n
set_location_assignment PIN_H59 -to fabric_mem_dq[4]
set_location_assignment PIN_F59 -to fabric_mem_dq[0]
set_location_assignment PIN_J58 -to fabric_mem_dq[6]
set_location_assignment PIN_G58 -to fabric_mem_dq[2]
set_location_assignment PIN_F57 -to fabric_mem_dma[0]
set_location_assignment PIN_J56 -to fabric_mem_dqs_n[0]
set_location_assignment PIN_G56 -to fabric_mem_dqs_p[0]
set_location_assignment PIN_H55 -to fabric_mem_dq[1]
set_location_assignment PIN_F55 -to fabric_mem_dq[3]
set_location_assignment PIN_J54 -to fabric_mem_dq[7]
set_location_assignment PIN_G54 -to fabric_mem_dq[5]
set_location_assignment PIN_H61 -to fabric_mem_dq[12]
set_location_assignment PIN_F61 -to fabric_mem_dq[8]
set_location_assignment PIN_D59 -to fabric_mem_dq[10]
set_location_assignment PIN_C58 -to fabric_mem_dq[14]
set_location_assignment PIN_B57 -to fabric_mem_dma[1]
set_location_assignment PIN_C56 -to fabric_mem_dqs_n[1]
set_location_assignment PIN_A56 -to fabric_mem_dqs_p[1]
set_location_assignment PIN_D55 -to fabric_mem_dq[15]
set_location_assignment PIN_B55 -to fabric_mem_dq[11]
set_location_assignment PIN_C54 -to fabric_mem_dq[13]
set_location_assignment PIN_A54 -to fabric_mem_dq[9]
set_location_assignment PIN_J52 -to fabric_mem_dq[20]
set_location_assignment PIN_G52 -to fabric_mem_dq[16]
set_location_assignment PIN_H51 -to fabric_mem_dq[22]
set_location_assignment PIN_F51 -to fabric_mem_dq[18]
set_location_assignment PIN_G50 -to fabric_mem_dma[2]
set_location_assignment PIN_H49 -to fabric_mem_dqs_n[2]
set_location_assignment PIN_F49 -to fabric_mem_dqs_p[2]
set_location_assignment PIN_J48 -to fabric_mem_dq[19]
set_location_assignment PIN_G48 -to fabric_mem_dq[17]
set_location_assignment PIN_H47 -to fabric_mem_dq[21]
set_location_assignment PIN_F47 -to fabric_mem_dq[23]
set_location_assignment PIN_C52 -to fabric_mem_dq[28]
set_location_assignment PIN_A52 -to fabric_mem_dq[26]
set_location_assignment PIN_D51 -to fabric_mem_dq[24]
set_location_assignment PIN_B51 -to fabric_mem_dq[30]
set_location_assignment PIN_A50 -to fabric_mem_dma[3]
set_location_assignment PIN_D49 -to fabric_mem_dqs_n[3]
set_location_assignment PIN_B49 -to fabric_mem_dqs_p[3]
set_location_assignment PIN_C48 -to fabric_mem_dq[31]
set_location_assignment PIN_A48 -to fabric_mem_dq[27]
set_location_assignment PIN_D47 -to fabric_mem_dq[29]
set_location_assignment PIN_B47 -to fabric_mem_dq[25]
set_location_assignment PIN_BF1 -to fpga_serdout_p[0]
set_location_assignment PIN_BE2 -to fpga_serdout_n[0]
set_location_assignment PIN_BG4 -to fpga_serdout_p[1]
set_location_assignment PIN_BH5 -to fpga_serdout_n[1]
set_location_assignment PIN_BK1 -to fpga_serdout_p[2]
set_location_assignment PIN_BJ2 -to fpga_serdout_n[2]
set_location_assignment PIN_BL4 -to fpga_serdout_p[3]
set_location_assignment PIN_BM5 -to fpga_serdout_n[3]
set_location_assignment PIN_BF7 -to fpga_serdin_p[0]
set_location_assignment PIN_BE8 -to fpga_serdin_n[0]
set_location_assignment PIN_BG10 -to fpga_serdin_p[1]
set_location_assignment PIN_BH11 -to fpga_serdin_n[1]
set_location_assignment PIN_BK7 -to fpga_serdin_p[2]
set_location_assignment PIN_BJ8 -to fpga_serdin_n[2]
set_location_assignment PIN_BL10 -to fpga_serdin_p[3]
set_location_assignment PIN_BM11 -to fpga_serdin_n[3]
set_location_assignment PIN_AR14 -to jesd_ref_clk_p
set_location_assignment PIN_AN14 -to jesd_ref_clk_n
set_location_assignment PIN_DC8 -to fpga_dev_clk_p
set_location_assignment PIN_DA8 -to fpga_dev_clk_n
set_location_assignment PIN_CN8 -to fpga_sys_ref_p
set_location_assignment PIN_CL8 -to fpga_sys_ref_n
set_location_assignment PIN_CG10 -to fpga_sync_clk_p
set_location_assignment PIN_CE10 -to fpga_sync_clk_n
set_location_assignment PIN_CG12 -to fpga_156p25mhz_refclk
set_location_assignment PIN_DC52 -to clk_100mhz_p
set_location_assignment PIN_CH45 -to fpga_spi_miso
set_location_assignment PIN_CN48 -to fpga_spi_mclk
set_location_assignment PIN_CK47 -to fpga_spi_mosi
set_location_assignment PIN_CK45 -to fpga_ad9528_spi_cs_n
set_location_assignment PIN_CM45 -to fpga_ad9576_spi_cs_n
set_location_assignment PIN_CM47 -to fpga_trx_spi_cs_n
set_location_assignment PIN_CM49 -to fpga_rffe0_spi_cs_n
set_location_assignment PIN_CN46 -to fpga_rffe1_spi_cs_n
set_location_assignment PIN_CG48 -to fpga_rffe_spi_mclk
set_location_assignment PIN_CF47 -to fpga_rffe_spi_mosi
set_location_assignment PIN_DC48 -to fpga_rffe0_i2c_ready_n
set_location_assignment PIN_CY47 -to fpga_rffe1_i2c_ready_n
set_location_assignment PIN_CU46 -to fpga_rffe0_i2c_en
set_location_assignment PIN_CT45 -to fpga_rffe0_i2c_sda
set_location_assignment PIN_CV45 -to fpga_rffe0_i2c_scl_in
set_location_assignment PIN_DB5 -to fpga_rffe0_i2c_scl
set_location_assignment PIN_DC50 -to fpga_rffe1_i2c_en
set_location_assignment PIN_CY49 -to fpga_rffe1_i2c_sda
set_location_assignment PIN_DB49 -to fpga_rffe1_i2c_scl_in
set_location_assignment PIN_CV1 -to fpga_rffe1_i2c_scl
set_location_assignment PIN_A20 -to fpga_gnss_timepulse_p
set_location_assignment PIN_D21 -to fpga_gnss_int0
set_location_assignment PIN_B21 -to fpga_gnss_reset_n
set_location_assignment PIN_C22 -to fpga_gnss_int1
set_location_assignment PIN_A24 -to fpga_gnss_ref_10mhz
set_location_assignment PIN_CK49 -to fpga_gnss_rxd
set_location_assignment PIN_CV25 -to fpga_gnss_txd
set_location_assignment PIN_CK25 -to fpga_main_pwr_ctrl
set_location_assignment PIN_CL26 -to fpga_main_pwr_pg
set_location_assignment PIN_CV7 -to fpga_tx_cal_ctrl
set_location_assignment PIN_CR8 -to fpga_rx_cal_ctrl
set_location_assignment PIN_CU8 -to fpga_tx_rx_cal_port_ctrl
set_location_assignment PIN_CT1 -to fpga_tx_cal_amp_byp
set_location_assignment PIN_CK27 -to fpga_rffe_pa_pwr_alert_n
set_location_assignment PIN_CM27 -to fpga_rffe_pa_pwr_en
set_location_assignment PIN_CF17 -to fpga_rffe0_pa_en[0]
set_location_assignment PIN_CH17 -to fpga_rffe0_pa_en[1]
set_location_assignment PIN_CE18 -to fpga_rffe0_pa_en[2]
set_location_assignment PIN_CG18 -to fpga_rffe0_pa_en[3]
set_location_assignment PIN_CH19 -to fpga_rffe0_pa_drv_en[0]
set_location_assignment PIN_CE20 -to fpga_rffe0_pa_drv_en[1]
set_location_assignment PIN_CG20 -to fpga_rffe0_pa_drv_en[2]
set_location_assignment PIN_CF21 -to fpga_rffe0_pa_drv_en[3]
set_location_assignment PIN_CK21 -to fpga_rffe_mstr_en0_1[0]
set_location_assignment PIN_CM21 -to fpga_rffe_mstr_en2_3[0]
set_location_assignment PIN_CL22 -to fpga_rffe_en_hsd0_1[0]
set_location_assignment PIN_CN22 -to fpga_rffe_en_hsd2_3[0]
set_location_assignment PIN_CH27 -to fpga_rffe_drv_pwr_alert_n[0]
set_location_assignment PIN_CE28 -to fpga_rffe_drv_pwr_pg[0]
set_location_assignment PIN_CU28 -to fpga_rffe_3v3_dig[0]
set_location_assignment PIN_CV29 -to fpga_rffe_fault_reset_n[0]
set_location_assignment PIN_CY25 -to fpga_dc_input_pg_n
set_location_assignment PIN_DA26 -to fpga_rffe_tx_rx_sw[0]
set_location_assignment PIN_DC26 -to fpga_rffe_fault[0]
set_location_assignment PIN_CY27 -to fpga_rffe_lna_pd[0]
set_location_assignment PIN_CE22 -to fpga_rffe1_pa_en[0]
set_location_assignment PIN_CG22 -to fpga_rffe1_pa_en[1]
set_location_assignment PIN_CK17 -to fpga_rffe1_pa_en[2]
set_location_assignment PIN_CM17 -to fpga_rffe1_pa_en[3]
set_location_assignment PIN_CN18 -to fpga_rffe1_pa_drv_en[0]
set_location_assignment PIN_CK19 -to fpga_rffe1_pa_drv_en[1]
set_location_assignment PIN_CM19 -to fpga_rffe1_pa_drv_en[2]
set_location_assignment PIN_CL20 -to fpga_rffe1_pa_drv_en[3]
set_location_assignment PIN_CG24 -to fpga_rffe_mstr_en0_1[1]
set_location_assignment PIN_CF25 -to fpga_rffe_mstr_en2_3[1]
set_location_assignment PIN_CH25 -to fpga_rffe_en_hsd0_1[1]
set_location_assignment PIN_CE26 -to fpga_rffe_en_hsd2_3[1]
set_location_assignment PIN_CH29 -to fpga_rffe_drv_pwr_alert_n[1]
set_location_assignment PIN_CL24 -to fpga_rffe_drv_pwr_pg[1]
set_location_assignment PIN_CT29 -to fpga_rffe_3v3_dig[1]
set_location_assignment PIN_DA24 -to fpga_rffe_fault_reset_n[1]
set_location_assignment PIN_DA28 -to fpga_rffe_tx_rx_sw[1]
set_location_assignment PIN_DC28 -to fpga_rffe_fault[1]
set_location_assignment PIN_CY29 -to fpga_rffe_lna_pd[1]
set_location_assignment PIN_CY19 -to user_dipsw[0]
set_location_assignment PIN_DB19 -to user_dipsw[1]
set_location_assignment PIN_DA20 -to user_dipsw[2]
set_location_assignment PIN_DC20 -to user_dipsw[3]
set_location_assignment PIN_CY21 -to user_dipsw[4]
set_location_assignment PIN_DB21 -to user_dipsw[5]
set_location_assignment PIN_DA22 -to user_dipsw[6]
set_location_assignment PIN_DC22 -to user_dipsw[7]
set_location_assignment PIN_CV27 -to user_led[0]
set_location_assignment PIN_CT27 -to user_led[1]
set_location_assignment PIN_CU26 -to user_led[2]
set_location_assignment PIN_CR26 -to user_led[3]
set_location_assignment PIN_CU24 -to user_led[4]
set_location_assignment PIN_CT25 -to user_led[5]
set_location_assignment PIN_CR24 -to user_led[6]
set_location_assignment PIN_CH57 -to fpga_trxa_ctrl
set_location_assignment PIN_CE56 -to fpga_trxb_ctrl
set_location_assignment PIN_CG56 -to fpga_trxc_ctrl
set_location_assignment PIN_CH55 -to fpga_trxd_ctrl
set_location_assignment PIN_CE54 -to fpga_trxe_ctrl
set_location_assignment PIN_CG54 -to fpga_trxf_ctrl
set_location_assignment PIN_CH53 -to fpga_trxg_ctrl
set_location_assignment PIN_CE52 -to fpga_trxh_ctrl
set_location_assignment PIN_CG52 -to fpga_orxa_ctrl
set_location_assignment PIN_CM57 -to fpga_orxb_ctrl
set_location_assignment PIN_DC46 -to fpga_trx_gpint[0]
set_location_assignment PIN_CY45 -to fpga_trx_gpint[1]
set_location_assignment PIN_DC56 -to fpga_trx_test_en
set_location_assignment PIN_DA56 -to fpga_trx_resetb
set_location_assignment PIN_CF57 -to fpga_trx_gpio[0]
set_location_assignment PIN_CF55 -to fpga_trx_gpio[1]
set_location_assignment PIN_CF53 -to fpga_trx_gpio[2]
set_location_assignment PIN_CK57 -to fpga_trx_gpio[3]
set_location_assignment PIN_CK55 -to fpga_trx_gpio[4]
set_location_assignment PIN_CK53 -to fpga_trx_gpio[5]
set_location_assignment PIN_CF49 -to fpga_trx_gpio[6]
set_location_assignment PIN_CE48 -to fpga_trx_gpio[7]
set_location_assignment PIN_CE46 -to fpga_trx_gpio[8]
set_location_assignment PIN_CL50 -to fpga_trx_gpio[9]
set_location_assignment PIN_CL48 -to fpga_trx_gpio[10]
set_location_assignment PIN_CL46 -to fpga_trx_gpio[11]
set_location_assignment PIN_CT57 -to fpga_trx_gpio[12]
set_location_assignment PIN_CT55 -to fpga_trx_gpio[13]
set_location_assignment PIN_CT53 -to fpga_trx_gpio[14]
set_location_assignment PIN_CY57 -to fpga_trx_gpio[15]
set_location_assignment PIN_CY55 -to fpga_trx_gpio[16]
set_location_assignment PIN_CY53 -to fpga_trx_gpio[17]
set_location_assignment PIN_CR50 -to fpga_trx_gpio[18]
set_location_assignment PIN_CR48 -to fpga_trx_gpio[19]
set_location_assignment PIN_CR46 -to fpga_trx_gpio[20]
set_location_assignment PIN_DA50 -to fpga_trx_gpio[21]
set_location_assignment PIN_DA48 -to fpga_trx_gpio[22]
set_location_assignment PIN_DA46 -to fpga_trx_gpio[23]
set_location_assignment PIN_CG50 -to fpga_ext_alarm_io[0]
set_location_assignment PIN_CE50 -to fpga_ext_alarm_io[1]
set_location_assignment PIN_CN52 -to fpga_ext_alarm_io[2]
set_location_assignment PIN_CL52 -to fpga_ext_alarm_io[3]
set_location_assignment PIN_CR4 -to fpga_sysref_request
set_location_assignment PIN_U34 -to fpga_tcvr_pwr_enable
set_location_assignment PIN_CV5 -to fpga_ad9576_ld[0]
set_location_assignment PIN_CR6 -to fpga_ad9576_ld[1]
set_location_assignment PIN_DA4 -to fpga_ad9576_ref_status
set_location_assignment PIN_CY5 -to fpga_ad9576_ref_sw
set_location_assignment PIN_CK7 -to fpga_ad9545_pll_irq[0]
set_location_assignment PIN_CN6 -to fpga_ad9545_pll_irq[1]
set_location_assignment PIN_CT3 -to fpga_ad9545_reset_n
set_location_assignment PIN_DB53 -to fpga_i2c_sw_reset_n
set_location_assignment PIN_G26 -to fpga_ad9545_timepulse_p
set_location_assignment PIN_J26 -to fpga_ad9545_timepulse_n
set_location_assignment PIN_CV3 -to fpga_ad9528_reset_n
set_location_assignment PIN_CU4 -to fpga_ad9528_status[0]
set_location_assignment PIN_CT5 -to fpga_ad9528_status[1]
set_location_assignment PIN_CM55 -to fpga_aisg_inv
set_location_assignment PIN_CN54 -to fpga_aisg_re_n
set_location_assignment PIN_CL54 -to fpga_aisg_de
set_location_assignment PIN_CM29 -to fpga_aisg_pwr_pg
set_location_assignment PIN_CN28 -to fpga_aisg_pwr_en_n
set_location_assignment PIN_CK29 -to fpga_aisg_pwr_alert_n
set_location_assignment PIN_N34 -to fpga_pwr_alert_n
set_location_assignment PIN_CY3 -to dbug_tp[2]
set_location_assignment PIN_DA34 -to fpga_tx_orx[7]
set_location_assignment PIN_DC34 -to fpga_tx_orx[6]
set_location_assignment PIN_CY33 -to fpga_tx_orx[5]
set_location_assignment PIN_DB33 -to fpga_tx_orx[4]
set_location_assignment PIN_DA32 -to fpga_tx_orx[3]
set_location_assignment PIN_DC32 -to fpga_tx_orx[2]
set_location_assignment PIN_CY31 -to fpga_tx_orx[1]
set_location_assignment PIN_DB31 -to fpga_tx_orx[0]
set_location_assignment PIN_CL56 -to fpga_trace_data[0]
set_location_assignment PIN_CN56 -to fpga_trace_data[1]
set_location_assignment PIN_CR56 -to fpga_trace_data[2]
set_location_assignment PIN_CU56 -to fpga_trace_data[3]
set_location_assignment PIN_CV57 -to fpga_trace_data[4]
set_location_assignment PIN_CV55 -to fpga_trace_data[5]
set_location_assignment PIN_DB57 -to fpga_trace_data[6]
set_location_assignment PIN_DB55 -to fpga_trace_data[7]
set_location_assignment PIN_CF45 -to fpga_trace_data[8]
set_location_assignment PIN_CG46 -to fpga_trace_data[9]
set_location_assignment PIN_CH49 -to fpga_trace_data[10]
set_location_assignment PIN_CH47 -to fpga_trace_data[11]
set_location_assignment PIN_CM53 -to fpga_trace_data[12]
set_location_assignment PIN_CN50 -to fpga_trace_data[13]
set_location_assignment PIN_CR54 -to fpga_trace_data[14]
set_location_assignment PIN_CR52 -to fpga_trace_data[15]
set_location_assignment PIN_DC54 -to fpga_trace_clk_p




set_global_assignment -name SEARCH_PATH ../src/ip/custom/common/


#set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to FTILE_REFCLK -entity ghrd_agilex_top
#set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to FTILE_TX_SERIAL[0] -entity ghrd_agilex_top
#set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to FTILE_OUTCLK -entity ghrd_agilex_top
#set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to FTILE_RX_SERIAL[0] -entity ghrd_agilex_top

# Classic Timing Assignments
# ==========================
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100

# Compiler Assignments
# ====================
set_global_assignment -name OPTIMIZATION_MODE "SUPERIOR PERFORMANCE WITH MAXIMUM PLACEMENT EFFORT"
set_instance_assignment -name CLOCK_SPINE 30 -to soc_inst|hps_sub_sys|emif_hps|emif_hps|arch|arch_inst|pll_inst -entity ag_esom_top

# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name TOP_LEVEL_ENTITY ghrd_agilex_top
set_global_assignment -name FAMILY "Agilex 7"
set_global_assignment -name IP_SEARCH_PATHS "../src/ip/custom/**/*; ../src/ip/custom/dxc_ss_top/**/*; ../src/ip/custom/ecpri_oran_ss_top/**/*; ../src/ip/custom/lphy_ss_top/**/*; ../src/ip/custom/phipps_peak/**/*; ../src/ip/custom/top/**/*; ../src/qsys/**/*; ../src/ip/custom/dfd/**/*; ../src/dspba/rtl/**/*"
set_global_assignment -name PROJECT_IP_GEN_PARALLEL_ENABLED off
set_global_assignment -name INI_VARS "ASM_ENABLE_ADVANCED_DEVICES=ON;"
set_global_assignment -name PROJECT_IP_REGENERATION_POLICY NEVER_REGENERATE_IP

# Fitter Assignments
# ==================
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256

set_global_assignment -name ENABLE_INTERMEDIATE_SNAPSHOTS ON
set_global_assignment -name QII_AUTO_PACKED_REGISTERS "SPARSE AUTO"
#set_global_assignment -name USE_HPS_COLD_RESET SDM_IO11
set_global_assignment -name DEVICE AGFB014R24B2I2V
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "ACTIVE SERIAL X4"
set_global_assignment -name ACTIVE_SERIAL_CLOCK AS_FREQ_125MHZ
set_global_assignment -name USE_PWRMGT_SCL SDM_IO14
set_global_assignment -name USE_PWRMGT_SDA SDM_IO11
set_global_assignment -name USE_CONF_DONE SDM_IO16
set_global_assignment -name USE_INIT_DONE SDM_IO0
set_global_assignment -name BLOCK_RAM_TO_MLAB_CELL_CONVERSION OFF
set_global_assignment -name ENABLE_ED_CRC_CHECK ON
set_global_assignment -name MINIMUM_SEU_INTERVAL 2

set_global_assignment -name DEVICE_INITIALIZATION_CLOCK OSC_CLK_1_125MHZ
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to DDR4A_CK -entity ghrd_agilex_top


# Logic Generation and Fitter Assignments
	# =======================================
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to FTILE_RX_SERIAL[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_onchip_termination=RX_ONCHIP_TERMINATION_R_2" -to FTILE_RX_SERIAL[0] -entity ghrd_agilex_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to jesd_rx_serial[*] -entity ghrd_agilex_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to jesd_rx_serial_n[*] -entity ghrd_agilex_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to jesd_tx_serial[*] -entity ghrd_agilex_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to jesd_tx_serial_n[*] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial_n[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial_n[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial_n[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial_n[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial_n[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial_n[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial_n[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial_n[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial[2] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial[2] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial[2] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial[2] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial_n[2] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial_n[2] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial_n[2] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial_n[2] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial[3] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial[3] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial[3] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial[3] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial_n[3] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial_n[3] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial_n[3] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial_n[3] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial[4] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial[4] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial[4] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial[4] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial_n[4] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial_n[4] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial_n[4] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial_n[4] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial[5] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial[5] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial[5] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial[5] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial_n[5] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial_n[5] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial_n[5] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial_n[5] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial[6] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial[6] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial[6] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial[6] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial_n[6] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial_n[6] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial_n[6] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial_n[6] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial[7] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial[7] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial[7] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial[7] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to jesd_tx_serial_n[7] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to jesd_tx_serial_n[7] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to jesd_tx_serial_n[7] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to jesd_tx_serial_n[7] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial_n[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial_n[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial[2] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial_n[2] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial[3] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial_n[3] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial[4] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial_n[4] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial[5] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial_n[5] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial[6] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial_n[6] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial[7] -entity ghrd_agilex_top 
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to jesd_rx_serial_n[7] -entity ghrd_agilex_top 



# Assembler Assignments
# =====================
set_global_assignment -name AUTO_RESTART_CONFIGURATION OFF
set_global_assignment -name PWRMGT_PAGE_COMMAND_ENABLE ON
set_global_assignment -name PWRMGT_BUS_SPEED_MODE "100 KHZ"
set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE OTHER
set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS 6D
set_global_assignment -name PWRMGT_SLAVE_DEVICE1_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE2_ADDRESS 00
set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "LINEAR FORMAT"
set_global_assignment -name PWRMGT_LINEAR_FORMAT_N "-10"
set_global_assignment -name PWRMGT_PAGE_COMMAND_PAYLOAD 0
set_global_assignment -name HPS_INITIALIZATION "HPS FIRST"

##-- 
# -----------------
# start ENTITY(ILC)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ILC)
# ---------------

# ---------------------------------------
# start ENTITY(agilex_axi_bridge_for_acp)

	# Project-Wide Assignments
	# ========================

# end ENTITY(agilex_axi_bridge_for_acp)
# -------------------------------------

# ------------------------
# start ENTITY(agilex_hps)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(agilex_hps)
# ----------------------

# ------------------------------------------------------
# start ENTITY(agilex_hps_intel_agilex_hps_2400_5arcjiy)

	# Project-Wide Assignments
	# ========================

	# Pin & Location Assignments
	# ==========================

# end ENTITY(agilex_hps_intel_agilex_hps_2400_5arcjiy)
# ----------------------------------------------------

# ---------------------------------------------------------------------
# start ENTITY(agilex_hps_intel_agilex_interface_generator_191_zzvbcti)

	# Project-Wide Assignments
	# ========================

# end ENTITY(agilex_hps_intel_agilex_interface_generator_191_zzvbcti)
# -------------------------------------------------------------------

# ---------------------------------------------
# start ENTITY(altera_avalon_packets_to_master)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_avalon_packets_to_master)
# -------------------------------------------

# -----------------------------------------------
# start ENTITY(altera_avalon_st_bytes_to_packets)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_avalon_st_bytes_to_packets)
# ---------------------------------------------

# ---------------------------------------------
# start ENTITY(altera_avalon_st_jtag_interface)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_avalon_st_jtag_interface)
# -------------------------------------------

# -----------------------------------------------
# start ENTITY(altera_avalon_st_packets_to_bytes)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_avalon_st_packets_to_bytes)
# ---------------------------------------------

# --------------------------------------
# start ENTITY(altera_avalon_sysid_qsys)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_avalon_sysid_qsys)
# ------------------------------------

# -----------------------------------------
# start ENTITY(altera_error_response_slave)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_error_response_slave)
# ---------------------------------------

# ---------------------------------
# start ENTITY(altera_eth_1588_tod)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_eth_1588_tod)
# -------------------------------

# ----------------------------------------------
# start ENTITY(altera_eth_1588_tod_synchronizer)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_eth_1588_tod_synchronizer)
# --------------------------------------------

# ---------------------------------------
# start ENTITY(altera_iopll_reconfig_top)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_iopll_reconfig_top)
# -------------------------------------

# --------------------------------------
# start ENTITY(altera_msgdma_prefetcher)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_msgdma_prefetcher)
# ------------------------------------

# -------------------------------------
# start ENTITY(altera_reset_controller)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_reset_controller)
# -----------------------------------

# -----------------------------------------
# start ENTITY(altera_s10_user_rst_clkgate)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altera_s10_user_rst_clkgate)
# ---------------------------------------

# ---------------------------------
# start ENTITY(altsource_probe_top)

	# Project-Wide Assignments
	# ========================

# end ENTITY(altsource_probe_top)
# -------------------------------

# ---------------------------------
# start ENTITY(avst_axist_bridge_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(avst_axist_bridge_0)
# -------------------------------

# ------------------------
# start ENTITY(button_pio)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(button_pio)
# ----------------------

# -------------------------------------------------------
# start ENTITY(button_pio_altera_avalon_pio_1923_jhtkq7y)

	# Project-Wide Assignments
	# ========================

# end ENTITY(button_pio_altera_avalon_pio_1923_jhtkq7y)
# -----------------------------------------------------

# ---------------------
# start ENTITY(clk_100)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(clk_100)
# -------------------

# ---------------------------
# start ENTITY(conduit_split)

	# Project-Wide Assignments
	# ========================

# end ENTITY(conduit_split)
# -------------------------

# -----------------
# start ENTITY(cpu)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(cpu)
# ---------------

# ------------------------------------------------
# start ENTITY(cpu_altera_irq_mapper_2000_2cmrx4y)

	# Project-Wide Assignments
	# ========================

# end ENTITY(cpu_altera_irq_mapper_2000_2cmrx4y)
# ----------------------------------------------

# --------------------------------------------
# start ENTITY(cpu_intel_niosv_m_2243_hxiggva)

	# Project-Wide Assignments
	# ========================

# end ENTITY(cpu_intel_niosv_m_2243_hxiggva)
# ------------------------------------------

# -----------------------
# start ENTITY(dipsw_pio)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(dipsw_pio)
# ---------------------

# ------------------------------------------------------
# start ENTITY(dipsw_pio_altera_avalon_pio_1923_jhtkq7y)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dipsw_pio_altera_avalon_pio_1923_jhtkq7y)
# ----------------------------------------------------

# ------------------------
# start ENTITY(dispatcher)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dispatcher)
# ----------------------

# --------------------
# start ENTITY(dm_top)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dm_top)
# ------------------

# -------------------------
# start ENTITY(dma_clk_100)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(dma_clk_100)
# -----------------------

# ----------------------------------
# start ENTITY(dma_clk_out_bridge_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(dma_clk_out_bridge_0)
# --------------------------------

# -------------------------
# start ENTITY(dma_rst_100)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(dma_rst_100)
# -----------------------

# ---------------------------
# start ENTITY(dma_ss_master)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(dma_ss_master)
# -------------------------

# ----------------------------------------------------------------
# start ENTITY(dma_ss_master_altera_avalon_mm_bridge_2001_nukioay)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_ss_master_altera_avalon_mm_bridge_2001_nukioay)
# --------------------------------------------------------------

# --------------------------------------------
# start ENTITY(dma_subsys_port0_rx_dma_resetn)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(dma_subsys_port0_rx_dma_resetn)
# ------------------------------------------

# --------------------------------------------
# start ENTITY(dma_subsys_port1_rx_dma_resetn)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(dma_subsys_port1_rx_dma_resetn)
# ------------------------------------------

# ---------------------------
# start ENTITY(dma_subsystem)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(dma_subsystem)
# -------------------------

# -------------------------------------------------------
# start ENTITY(dma_subsystem_agilex_axi_bridge_for_acp_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(dma_subsystem_agilex_axi_bridge_for_acp_0)
# -----------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_avalon_sc_fifo_1931_vhmcgqy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_avalon_sc_fifo_1931_vhmcgqy)
# ------------------------------------------------------------

# -------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_axi_slave_ni_1950_kk4ig3a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_axi_slave_ni_1950_kk4ig3a)
# -----------------------------------------------------------------

# -----------------------------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_ftsekwy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_ftsekwy)
# ---------------------------------------------------------------------------------------

# ---------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_axi_translator_1921_uetfduq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_axi_translator_1921_uetfduq)
# -------------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_demultiplexer_1921_hbnrlua)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_demultiplexer_1921_hbnrlua)
# ------------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_demultiplexer_1921_l3zwyja)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_demultiplexer_1921_l3zwyja)
# ------------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_demultiplexer_1921_t3lyapi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_demultiplexer_1921_t3lyapi)
# ------------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_demultiplexer_1921_toga2oa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_demultiplexer_1921_toga2oa)
# ------------------------------------------------------------------

# ------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_master_agent_191_mpbm6tq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_master_agent_191_mpbm6tq)
# ----------------------------------------------------------------

# -----------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_master_translator_192_lykd4la)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_master_translator_192_lykd4la)
# ---------------------------------------------------------------------

# ------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_multiplexer_1921_mj56qly)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_multiplexer_1921_mj56qly)
# ----------------------------------------------------------------

# ------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_multiplexer_1921_nvrqiqq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_multiplexer_1921_nvrqiqq)
# ----------------------------------------------------------------

# ------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_multiplexer_1921_shqjqka)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_multiplexer_1921_shqjqka)
# ----------------------------------------------------------------

# ------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_multiplexer_1921_vgoovyy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_multiplexer_1921_vgoovyy)
# ----------------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_router_1921_3kia2ei)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_router_1921_3kia2ei)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_router_1921_4tsvhny)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_router_1921_4tsvhny)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_router_1921_iemlraq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_router_1921_iemlraq)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_router_1921_irkpemy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_router_1921_irkpemy)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_router_1921_kvia6aa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_router_1921_kvia6aa)
# -----------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_slave_agent_191_ncfkfri)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_slave_agent_191_ncfkfri)
# ---------------------------------------------------------------

# ----------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_slave_translator_191_x56fcki)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_slave_translator_191_x56fcki)
# --------------------------------------------------------------------

# ---------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_traffic_limiter_191_6blplji)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_traffic_limiter_191_6blplji)
# -------------------------------------------------------------------

# -------------------------------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_m3ubjcy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_m3ubjcy)
# -----------------------------------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_width_adapter_1920_a4vxj3a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_width_adapter_1920_a4vxj3a)
# ------------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_width_adapter_1920_d2kefvi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_width_adapter_1920_d2kefvi)
# ------------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_width_adapter_1920_fiidfmy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_width_adapter_1920_fiidfmy)
# ------------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_merlin_width_adapter_1920_hpurmai)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_merlin_width_adapter_1920_hpurmai)
# ------------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_mm_interconnect_1920_5bqm6ma)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_mm_interconnect_1920_5bqm6ma)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(dma_subsystem_altera_mm_interconnect_1920_umwjdui)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_altera_mm_interconnect_1920_umwjdui)
# -------------------------------------------------------------

# ---------------------------------------------------
# start ENTITY(dma_subsystem_hs_clk_xer_1940_cvhkytq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(dma_subsystem_hs_clk_xer_1940_cvhkytq)
# -------------------------------------------------

# ---------------------------
# start ENTITY(emif_calbus_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(emif_calbus_0)
# -------------------------

# -------------------------------------------------------
# start ENTITY(emif_calbus_0_altera_emif_cal_271_3d5ixyy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(emif_calbus_0_altera_emif_cal_271_3d5ixyy)
# -----------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(emif_calbus_0_altera_emif_cal_iossm_271_6hac5gq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(emif_calbus_0_altera_emif_cal_iossm_271_6hac5gq)
# -----------------------------------------------------------

# ----------------------
# start ENTITY(emif_hps)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(emif_hps)
# --------------------

# ------------------------------------------------------
# start ENTITY(emif_hps_altera_emif_arch_fm_191_rwe2zvi)

	# Project-Wide Assignments
	# ========================

	# Classic Timing Assignments
	# ==========================

	# Fitter Assignments
	# ==================

# end ENTITY(emif_hps_altera_emif_arch_fm_191_rwe2zvi)
# ----------------------------------------------------

# -----------------------------------------------------
# start ENTITY(emif_hps_altera_emif_fm_hps_271_neqdu3i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(emif_hps_altera_emif_fm_hps_271_neqdu3i)
# ---------------------------------------------------

# ------------------------------
# start ENTITY(eth_f_master_tod)

	# Project-Wide Assignments
	# ========================

# end ENTITY(eth_f_master_tod)
# ----------------------------

# -----------------------------------
# start ENTITY(eth_f_mtod_master_pll)

	# Project-Wide Assignments
	# ========================

# end ENTITY(eth_f_mtod_master_pll)
# ---------------------------------

# --------------------------------
# start ENTITY(eth_f_mtod_pps_pll)

	# Project-Wide Assignments
	# ========================

# end ENTITY(eth_f_mtod_pps_pll)
# ------------------------------

# -------------------------------------
# start ENTITY(eth_f_mtod_pps_pll_rcfg)

	# Project-Wide Assignments
	# ========================

# end ENTITY(eth_f_mtod_pps_pll_rcfg)
# -----------------------------------

# --------------------------------
# start ENTITY(eth_f_ptp_mtod_top)

	# Project-Wide Assignments
	# ========================

# end ENTITY(eth_f_ptp_mtod_top)
# ------------------------------

# ----------------------------------------
# start ENTITY(eth_f_ptp_todsync_samp_pll)

	# Project-Wide Assignments
	# ========================

# end ENTITY(eth_f_ptp_todsync_samp_pll)
# --------------------------------------

# -----------------------
# start ENTITY(eth_f_tod)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(eth_f_tod)
# ---------------------

# ---------------------------
# start ENTITY(eth_f_tod_10g)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(eth_f_tod_10g)
# -------------------------

# -------------------------------
# start ENTITY(eth_f_tod_390p625)

	# Project-Wide Assignments
	# ========================

# end ENTITY(eth_f_tod_390p625)
# -----------------------------

# ----------------------------
# start ENTITY(eth_f_tod_sync)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(eth_f_tod_sync)
# --------------------------

# --------------------------------
# start ENTITY(eth_f_tod_sync_10g)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(eth_f_tod_sync_10g)
# ------------------------------

# -------------------------------------------
# start ENTITY(eth_f_tod_sync_125_to_390p625)

	# Project-Wide Assignments
	# ========================

# end ENTITY(eth_f_tod_sync_125_to_390p625)
# -----------------------------------------

# --------------------------
# start ENTITY(eth_f_top_p8)

	# Project-Wide Assignments
	# ========================

# end ENTITY(eth_f_top_p8)
# ------------------------

# --------------------------
# start ENTITY(eth_f_top_p9)

	# Project-Wide Assignments
	# ========================

# end ENTITY(eth_f_top_p9)
# ------------------------

# ----------------------------
# start ENTITY(eth_ptp_adpt_f)

	# Analysis & Synthesis Assignments
	# ================================

# end ENTITY(eth_ptp_adpt_f)
# --------------------------

# ------------------------------
# start ENTITY(ext_hps_m_master)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ext_hps_m_master)
# ----------------------------

# ------------------------------------------------------------------------
# start ENTITY(ext_hps_m_master_altera_address_span_extender_1920_dxtykly)

	# Project-Wide Assignments
	# ========================

# end ENTITY(ext_hps_m_master_altera_address_span_extender_1920_dxtykly)
# ----------------------------------------------------------------------

# ------------------------------------------
# start ENTITY(f_tile_soft_reset_ctlr_ip_v1)

	# Project-Wide Assignments
	# ========================

# end ENTITY(f_tile_soft_reset_ctlr_ip_v1)
# ----------------------------------------

# --------------------
# start ENTITY(fpga_m)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(fpga_m)
# ------------------

# ---------------------------
# start ENTITY(fpga_m2ocm_pb)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(fpga_m2ocm_pb)
# -------------------------

# ----------------------------------------------------------------
# start ENTITY(fpga_m2ocm_pb_altera_avalon_mm_bridge_2001_k2bg7dq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(fpga_m2ocm_pb_altera_avalon_mm_bridge_2001_k2bg7dq)
# --------------------------------------------------------------

# -------------------------------------------------------
# start ENTITY(fpga_m_altera_avalon_sc_fifo_1931_fzgstwy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(fpga_m_altera_avalon_sc_fifo_1931_fzgstwy)
# -----------------------------------------------------

# ----------------------------------------------------------
# start ENTITY(fpga_m_altera_jtag_avalon_master_191_3zppvky)

	# Project-Wide Assignments
	# ========================

# end ENTITY(fpga_m_altera_jtag_avalon_master_191_3zppvky)
# --------------------------------------------------------

# -------------------------------------------------
# start ENTITY(fpga_m_channel_adapter_1921_5wnzrci)

	# Project-Wide Assignments
	# ========================

# end ENTITY(fpga_m_channel_adapter_1921_5wnzrci)
# -----------------------------------------------

# -------------------------------------------------
# start ENTITY(fpga_m_channel_adapter_1921_fkajlia)

	# Project-Wide Assignments
	# ========================

# end ENTITY(fpga_m_channel_adapter_1921_fkajlia)
# -----------------------------------------------

# ------------------------------------------------
# start ENTITY(fpga_m_timing_adapter_1940_5ju4ddy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(fpga_m_timing_adapter_1940_5ju4ddy)
# ----------------------------------------------

# -----------------------------
# start ENTITY(ftile_clk_reset)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ftile_clk_reset)
# ---------------------------

# --------------------------------------
# start ENTITY(ftile_debug_status_pio_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ftile_debug_status_pio_0)
# ------------------------------------

# ---------------------------------------------------------------------
# start ENTITY(ftile_debug_status_pio_0_altera_avalon_pio_1923_unlah7i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(ftile_debug_status_pio_0_altera_avalon_pio_1923_unlah7i)
# -------------------------------------------------------------------

# ------------------------------------------
# start ENTITY(ftile_ghrd_avst_axist_bridge)

	# Project-Wide Assignments
	# ========================

# end ENTITY(ftile_ghrd_avst_axist_bridge)
# ----------------------------------------

# ------------------------------------------
# start ENTITY(ftile_iopll_todsync_sampling)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ftile_iopll_todsync_sampling)
# ----------------------------------------

# --------------------------------------------------------------------
# start ENTITY(ftile_iopll_todsync_sampling_altera_iopll_1931_zghjc6y)

	# Project-Wide Assignments
	# ========================

# end ENTITY(ftile_iopll_todsync_sampling_altera_iopll_1931_zghjc6y)
# ------------------------------------------------------------------

# --------------------------
# start ENTITY(ftileb_ag_v0)

	# Project-Wide Assignments
	# ========================

# end ENTITY(ftileb_ag_v0)
# ------------------------

# -----------------------------
# start ENTITY(ghrd_agilex_top)

	# Analysis & Synthesis Assignments
	# ================================

	# Fitter Assignments
	# ==================
set_instance_assignment -name IO_STANDARD 1.2V -to fpga_clk_100[0] -entity ghrd_agilex_top
set_instance_assignment -name IO_STANDARD 1.2V -to master_tod_top_0_pulse_per_second -entity ghrd_agilex_top
#set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)" -to ftile_clk_ref[0] -entity ghrd_agilex_top
	
	#set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to ftile_master_todclk_ref -entity ghrd_agilex_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to ftile_tx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to ftile_rx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to ftile_master_todclk_ref -entity ghrd_agilex_top
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to hssi_cdr_clk_out[0] -entity ghrd_agilex_top
	
    

	 
	 
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to dsp_clk_491m -entity ghrd_agilex_top
	 

	# Design Partition Assignments
	# ============================
set_instance_assignment -name PARTITION_COLOUR 4294936451 -to ghrd_agilex_top -entity ghrd_agilex_top
set_instance_assignment -name PARTITION_COLOUR 4288020447 -to auto_fab_0 -entity ghrd_agilex_top
set_global_assignment -name FAST_PRESERVE OFF -entity ghrd_agilex_top

	# Logic Generation and Fitter Assignments
	# =======================================
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to ftile_rx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_onchip_termination=RX_ONCHIP_TERMINATION_R_2" -to ftile_rx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_ac_couple_enable=ENABLE" -to ftile_rx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "rx_onchip_termination=RX_ONCHIP_TERMINATION_R_2" -to ftile_rx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "vsr_mode=VSR_MODE_LOW_LOSS" -to ftile_rx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "vsr_mode=VSR_MODE_LOW_LOSS" -to ftile_rx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to ftile_tx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to ftile_tx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to ftile_tx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to ftile_tx_serial[0] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_main_tap=35" -to ftile_tx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_1=5" -to ftile_tx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_pre_tap_2=0" -to ftile_tx_serial[1] -entity ghrd_agilex_top
set_instance_assignment -name HSSI_PARAMETER "txeq_post_tap_1=0" -to ftile_tx_serial[1] -entity ghrd_agilex_top

# end ENTITY(ghrd_agilex_top)
# ---------------------------

# -------------------------------
# start ENTITY(ghrd_f_master_tod)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ghrd_f_master_tod)
# -----------------------------

# ------------------------------------
# start ENTITY(ghrd_f_mtod_master_pll)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ghrd_f_mtod_master_pll)
# ----------------------------------

# --------------------------------------------------------------
# start ENTITY(ghrd_f_mtod_master_pll_altera_iopll_1931_6u4txfq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(ghrd_f_mtod_master_pll_altera_iopll_1931_6u4txfq)
# ------------------------------------------------------------

# ---------------------------------
# start ENTITY(ghrd_f_mtod_pps_pll)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ghrd_f_mtod_pps_pll)
# -------------------------------

# -----------------------------------------------------------
# start ENTITY(ghrd_f_mtod_pps_pll_altera_iopll_1931_5nwpxfi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(ghrd_f_mtod_pps_pll_altera_iopll_1931_5nwpxfi)
# ---------------------------------------------------------

# --------------------------------------
# start ENTITY(ghrd_f_mtod_pps_pll_rcfg)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ghrd_f_mtod_pps_pll_rcfg)
# ------------------------------------

# -------------------
# start ENTITY(hps_m)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(hps_m)
# -----------------

# ------------------------------------------------------
# start ENTITY(hps_m_altera_avalon_sc_fifo_1931_fzgstwy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hps_m_altera_avalon_sc_fifo_1931_fzgstwy)
# ----------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hps_m_altera_jtag_avalon_master_191_3zppvky)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hps_m_altera_jtag_avalon_master_191_3zppvky)
# -------------------------------------------------------

# ------------------------------------------------
# start ENTITY(hps_m_channel_adapter_1921_5wnzrci)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hps_m_channel_adapter_1921_5wnzrci)
# ----------------------------------------------

# ------------------------------------------------
# start ENTITY(hps_m_channel_adapter_1921_fkajlia)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hps_m_channel_adapter_1921_fkajlia)
# ----------------------------------------------

# -----------------------------------------------
# start ENTITY(hps_m_timing_adapter_1940_5ju4ddy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hps_m_timing_adapter_1940_5ju4ddy)
# ---------------------------------------------

# -------------------------
# start ENTITY(hps_sub_sys)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(hps_sub_sys)
# -----------------------

# ---------------------------------
# start ENTITY(hssi_ets_ts_adapter)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ets_ts_adapter)
# -------------------------------

# -----------------------------------
# start ENTITY(hssi_ets_ts_adapter_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(hssi_ets_ts_adapter_0)
# ---------------------------------

# -----------------------
# start ENTITY(hssi_ss_1)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(hssi_ss_1)
# ---------------------

# ------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_jtag_uart_1923_xb3vxpq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_jtag_uart_1923_xb3vxpq)
# ----------------------------------------------------------

# ------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_mm_bridge_2001_k2bg7dq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_mm_bridge_2001_k2bg7dq)
# ----------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_onchip_memory2_1937_2sitwnq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_onchip_memory2_1937_2sitwnq)
# ---------------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_onchip_memory2_1937_uxwic4i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_onchip_memory2_1937_uxwic4i)
# ---------------------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_pio_1923_3bctcky)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_pio_1923_3bctcky)
# ----------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_pio_1923_fz5xg5a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_pio_1923_fz5xg5a)
# ----------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_pio_1923_jcirwya)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_pio_1923_jcirwya)
# ----------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_pio_1923_jrp7phy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_pio_1923_jrp7phy)
# ----------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_pio_1923_jv2vkgi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_pio_1923_jv2vkgi)
# ----------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_pio_1923_kx7dgra)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_pio_1923_kx7dgra)
# ----------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_pio_1923_l53esli)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_pio_1923_l53esli)
# ----------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_pio_1923_rpotrli)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_pio_1923_rpotrli)
# ----------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_pio_1923_t7llikq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_pio_1923_t7llikq)
# ----------------------------------------------------

# ----------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_sc_fifo_1931_fzgstwy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_sc_fifo_1931_fzgstwy)
# --------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_st_pipeline_stage_1930_bv2ucky)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_st_pipeline_stage_1930_bv2ucky)
# ------------------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_avalon_timer_1933_ygv3jbq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_avalon_timer_1933_ygv3jbq)
# ------------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_axi_bridge_1931_wohh45y)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_axi_bridge_1931_wohh45y)
# ----------------------------------------------------

# -------------------------------------------------
# start ENTITY(hssi_ss_1_altera_iopll_1931_6yiewuq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_iopll_1931_6yiewuq)
# -----------------------------------------------

# -------------------------------------------------
# start ENTITY(hssi_ss_1_altera_iopll_1931_fgcosoy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_iopll_1931_fgcosoy)
# -----------------------------------------------

# -------------------------------------------------
# start ENTITY(hssi_ss_1_altera_iopll_1931_glkxama)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_iopll_1931_glkxama)
# -----------------------------------------------

# -------------------------------------------------
# start ENTITY(hssi_ss_1_altera_iopll_1931_k4xxt3a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_iopll_1931_k4xxt3a)
# -----------------------------------------------

# -------------------------------------------------
# start ENTITY(hssi_ss_1_altera_iopll_1931_syj64ui)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_iopll_1931_syj64ui)
# -----------------------------------------------

# -------------------------------------------------
# start ENTITY(hssi_ss_1_altera_iopll_1931_uvhdxda)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_iopll_1931_uvhdxda)
# -----------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_irq_mapper_2000_ostc4ey)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_irq_mapper_2000_ostc4ey)
# ----------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_axi_master_ni_1941_dfsyzvi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_axi_master_ni_1941_dfsyzvi)
# --------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_axi_slave_ni_1950_cdruhqq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_axi_slave_ni_1950_cdruhqq)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_axi_slave_ni_1950_dizvtua)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_axi_slave_ni_1950_dizvtua)
# -------------------------------------------------------------

# -------------------------------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_qhvfvpq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_qhvfvpq)
# -----------------------------------------------------------------------------------

# -------------------------------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_xxnptyy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_xxnptyy)
# -----------------------------------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_axi_translator_1921_cnyc4yq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_axi_translator_1921_cnyc4yq)
# ---------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_burst_adapter_1923_w3hnrzq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_burst_adapter_1923_w3hnrzq)
# --------------------------------------------------------------

# ------------------------------------------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_cflwooa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_cflwooa)
# ----------------------------------------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_4vyj36q)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_4vyj36q)
# --------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_5ndeyna)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_5ndeyna)
# --------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_5vcteca)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_5vcteca)
# --------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_cxu3l4i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_cxu3l4i)
# --------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_g24jkaq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_g24jkaq)
# --------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_jy566hy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_jy566hy)
# --------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_oybbocq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_oybbocq)
# --------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_sgo2teq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_sgo2teq)
# --------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_sn5biua)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_demultiplexer_1921_sn5biua)
# --------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_master_agent_191_mpbm6tq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_master_agent_191_mpbm6tq)
# ------------------------------------------------------------

# -------------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_master_translator_192_lykd4la)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_master_translator_192_lykd4la)
# -----------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_33kd43a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_33kd43a)
# ------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_4kofjgi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_4kofjgi)
# ------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_6af7eii)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_6af7eii)
# ------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_7jxej2i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_7jxej2i)
# ------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_b7g5moa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_b7g5moa)
# ------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_dxi6ily)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_dxi6ily)
# ------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_juznbwi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_juznbwi)
# ------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_kwhvuey)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_kwhvuey)
# ------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_qi6sqwa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_qi6sqwa)
# ------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_rj4zmhy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_multiplexer_1921_rj4zmhy)
# ------------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_42h3ucq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_42h3ucq)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_apsmrli)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_apsmrli)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_fnlbdjy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_fnlbdjy)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_fwkbuqi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_fwkbuqi)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_i3darva)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_i3darva)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_jlgqpjq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_jlgqpjq)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_kbmeqay)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_kbmeqay)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_krgut6q)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_krgut6q)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_ljselrq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_ljselrq)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_noywb5i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_noywb5i)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_pd7qfby)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_pd7qfby)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_pr3ihlq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_pr3ihlq)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_usz6eva)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_usz6eva)
# -------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_router_1921_xzjia4i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_router_1921_xzjia4i)
# -------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_slave_agent_191_ncfkfri)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_slave_agent_191_ncfkfri)
# -----------------------------------------------------------

# ------------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_slave_translator_191_x56fcki)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_slave_translator_191_x56fcki)
# ----------------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_traffic_limiter_191_kcba44q)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_traffic_limiter_191_kcba44q)
# ---------------------------------------------------------------

# ---------------------------------------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_nsfjcdq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_nsfjcdq)
# -------------------------------------------------------------------------------------

# -----------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_mm_interconnect_1920_qtzddxy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_mm_interconnect_1920_qtzddxy)
# ---------------------------------------------------------

# -----------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_mm_interconnect_1920_tjnmm4y)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_mm_interconnect_1920_tjnmm4y)
# ---------------------------------------------------------

# -----------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_mm_interconnect_1920_u6cjyoy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_mm_interconnect_1920_u6cjyoy)
# ---------------------------------------------------------

# ------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_nios2_gen2_1910_osmlwuy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_nios2_gen2_1910_osmlwuy)
# ----------------------------------------------------

# -----------------------------------------------------------
# start ENTITY(hssi_ss_1_altera_nios2_gen2_unit_1910_xxw6lni)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_altera_nios2_gen2_unit_1910_xxw6lni)
# ---------------------------------------------------------

# ------------------------------------------
# start ENTITY(hssi_ss_1_eth_f_1000_femvk2a)

	# Project-Wide Assignments
	# ========================

	# Analysis & Synthesis Assignments
	# ================================

# end ENTITY(hssi_ss_1_eth_f_1000_femvk2a)
# ----------------------------------------

# ------------------------------------------
# start ENTITY(hssi_ss_1_eth_f_1000_ywmjgqi)

	# Project-Wide Assignments
	# ========================

	# Analysis & Synthesis Assignments
	# ================================

# end ENTITY(hssi_ss_1_eth_f_1000_ywmjgqi)
# ----------------------------------------

# --------------------------------------------
# start ENTITY(hssi_ss_1_hssi_ss_2260_2olblni)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_hssi_ss_2260_2olblni)
# ------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(hssi_ss_1_hssi_ss_axilite_avmm_bridge_2110_3ykky5a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_hssi_ss_axilite_avmm_bridge_2110_3ykky5a)
# --------------------------------------------------------------

# --------------------------------------------------
# start ENTITY(hssi_ss_1_hssi_ss_dr_cpu_191_7mys36i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_1_hssi_ss_dr_cpu_191_7mys36i)
# ------------------------------------------------

# -----------------------------------------------
# start ENTITY(hssi_ss_1_systemclk_f_250_u54t6ui)

	# Project-Wide Assignments
	# ========================

	# Analysis & Synthesis Assignments
	# ================================

# end ENTITY(hssi_ss_1_systemclk_f_250_u54t6ui)
# ---------------------------------------------

# -----------------------------------------
# start ENTITY(hssi_ss_axilite_avmm_bridge)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_axilite_avmm_bridge)
# ---------------------------------------

# ------------------------------
# start ENTITY(hssi_ss_f_dr_cpu)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_f_dr_cpu)
# ----------------------------

# -------------------------------------
# start ENTITY(hssi_ss_f_systemclk_pll)

	# Project-Wide Assignments
	# ========================

# end ENTITY(hssi_ss_f_systemclk_pll)
# -----------------------------------

# ---------------------------------------
# start ENTITY(interrupt_latency_counter)

	# Project-Wide Assignments
	# ========================

# end ENTITY(interrupt_latency_counter)
# -------------------------------------

# ---------------------------------
# start ENTITY(iopll_clk_avst_div2)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(iopll_clk_avst_div2)
# -------------------------------

# -----------------------------------------------------------
# start ENTITY(iopll_clk_avst_div2_altera_iopll_1931_qgyhmqy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(iopll_clk_avst_div2_altera_iopll_1931_qgyhmqy)
# ---------------------------------------------------------

# ----------------------
# start ENTITY(jtag_clk)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(jtag_clk)
# --------------------

# -------------------------
# start ENTITY(jtag_rst_in)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(jtag_rst_in)
# -----------------------

# -----------------------
# start ENTITY(jtag_uart)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(jtag_uart)
# ---------------------

# ------------------------------------------------------------
# start ENTITY(jtag_uart_altera_avalon_jtag_uart_1923_xsck6sy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(jtag_uart_altera_avalon_jtag_uart_1923_xsck6sy)
# ----------------------------------------------------------

# ----------------------------
# start ENTITY(jtg_clk_bridge)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(jtg_clk_bridge)
# --------------------------

# --------------------------------
# start ENTITY(jtg_mst_clk_bridge)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(jtg_mst_clk_bridge)
# ------------------------------

# ----------------------------
# start ENTITY(jtg_rst_bridge)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(jtg_rst_bridge)
# --------------------------

# ---------------------
# start ENTITY(led_pio)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(led_pio)
# -------------------

# ----------------------------------------------------
# start ENTITY(led_pio_altera_avalon_pio_1923_ntjg4ha)

	# Project-Wide Assignments
	# ========================

# end ENTITY(led_pio_altera_avalon_pio_1923_ntjg4ha)
# --------------------------------------------------

# ------------------------------
# start ENTITY(master_tod_split)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(master_tod_split)
# ----------------------------

# -------------------------------
# start ENTITY(master_tod_subsys)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(master_tod_subsys)
# -----------------------------

# ------------------------------
# start ENTITY(master_tod_top_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(master_tod_top_0)
# ----------------------------

# --------------------------------
# start ENTITY(mtod_subsys_clk100)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(mtod_subsys_clk100)
# ------------------------------

# ----------------------------------------
# start ENTITY(mtod_subsys_pps_load_tod_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(mtod_subsys_pps_load_tod_0)
# --------------------------------------

# ------------------------------
# start ENTITY(mtod_subsys_rstn)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(mtod_subsys_rstn)
# ----------------------------

# ----------------------
# start ENTITY(nios_top)

	# Project-Wide Assignments
	# ========================

# end ENTITY(nios_top)
# --------------------

# -----------------------
# start ENTITY(niosv_clk)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(niosv_clk)
# ---------------------

# ---------------------------------
# start ENTITY(niosv_issp_reset_in)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(niosv_issp_reset_in)
# -------------------------------

# ----------------------------------
# start ENTITY(niosv_issp_reset_out)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(niosv_issp_reset_out)
# --------------------------------

# --------------------------
# start ENTITY(niosv_rst_in)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(niosv_rst_in)
# ------------------------

# -------------------------------------
# start ENTITY(oclk_pll_clock_bridge_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(oclk_pll_clock_bridge_0)
# -----------------------------------

# ----------------------------
# start ENTITY(oclk_pll_port1)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(oclk_pll_port1)
# --------------------------

# -----------------
# start ENTITY(ocm)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ocm)
# ---------------

# -----------------------------------------------------------
# start ENTITY(ocm_altera_avalon_onchip_memory2_1937_5alf6da)

	# Project-Wide Assignments
	# ========================

# end ENTITY(ocm_altera_avalon_onchip_memory2_1937_5alf6da)
# ---------------------------------------------------------

# ----------------------
# start ENTITY(pb_cpu_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(pb_cpu_0)
# --------------------

# -----------------------------------------------------------
# start ENTITY(pb_cpu_0_altera_avalon_mm_bridge_2001_k2bg7dq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(pb_cpu_0_altera_avalon_mm_bridge_2001_k2bg7dq)
# ---------------------------------------------------------

# ------------------------
# start ENTITY(periph_clk)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(periph_clk)
# ----------------------

# ---------------------------
# start ENTITY(periph_rst_in)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(periph_rst_in)
# -------------------------

# -------------------------------
# start ENTITY(port0_tod_stack_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(port0_tod_stack_0)
# -----------------------------

# ------------------------------
# start ENTITY(port_0_tod_stack)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(port_0_tod_stack)
# ----------------------------

# --------------------------------
# start ENTITY(port_0_tod_stack_1)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(port_0_tod_stack_1)
# ------------------------------

# --------------------------
# start ENTITY(pp_tod_stack)

	# Project-Wide Assignments
	# ========================

# end ENTITY(pp_tod_stack)
# ------------------------

# --------------------------
# start ENTITY(pps_load_tod)

	# Project-Wide Assignments
	# ========================

# end ENTITY(pps_load_tod)
# ------------------------

# -------------------------
# start ENTITY(ptp_ed_issp)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ptp_ed_issp)
# -----------------------

# -------------------------------
# start ENTITY(qsfpdd_ctrl_pio_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(qsfpdd_ctrl_pio_0)
# -----------------------------

# --------------------------------------------------------------
# start ENTITY(qsfpdd_ctrl_pio_0_altera_avalon_pio_1923_hnusmqq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsfpdd_ctrl_pio_0_altera_avalon_pio_1923_hnusmqq)
# ------------------------------------------------------------

# -------------------------------
# start ENTITY(qsfpdd_status_pio)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(qsfpdd_status_pio)
# -----------------------------

# --------------------------------------------------------------
# start ENTITY(qsfpdd_status_pio_altera_avalon_pio_1923_c7h4uqq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsfpdd_status_pio_altera_avalon_pio_1923_c7h4uqq)
# ------------------------------------------------------------

# ----------------------
# start ENTITY(qsys_top)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(qsys_top)
# --------------------

# ---------------------------------------------------------
# start ENTITY(qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy)
# -------------------------------------------------------

# -------------------------------------------------------------------
# start ENTITY(qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_avalon_st_pipeline_stage_1930_bv2ucky)
# -----------------------------------------------------------------

# -----------------------------------------------------
# start ENTITY(qsys_top_altera_irq_mapper_2000_c7d56ci)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_irq_mapper_2000_c7d56ci)
# ---------------------------------------------------

# -----------------------------------------------------
# start ENTITY(qsys_top_altera_irq_mapper_2000_fuoqmby)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_irq_mapper_2000_fuoqmby)
# ---------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_axi_master_ni_1941_dfsyzvi)
# -------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_axi_slave_ni_1950_ujmeyxq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_axi_slave_ni_1950_ujmeyxq)
# ------------------------------------------------------------

# ------------------------------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_5mf57zy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_5mf57zy)
# ----------------------------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_axi_translator_1921_uetfduq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_axi_translator_1921_uetfduq)
# --------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_burst_adapter_1923_57b5wny)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_burst_adapter_1923_57b5wny)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_burst_adapter_1923_k4taf2q)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_burst_adapter_1923_k4taf2q)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_burst_adapter_1923_lvg3vli)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_burst_adapter_1923_lvg3vli)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_burst_adapter_1923_rregqry)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_burst_adapter_1923_rregqry)
# -------------------------------------------------------------

# -----------------------------------------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_eg3vspi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_eg3vspi)
# ---------------------------------------------------------------------------------------------

# -----------------------------------------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_isadyka)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_isadyka)
# ---------------------------------------------------------------------------------------------

# -----------------------------------------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ix7tdwa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ix7tdwa)
# ---------------------------------------------------------------------------------------------

# -----------------------------------------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tbcm6li)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_tbcm6li)
# ---------------------------------------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_demultiplexer_1921_jbw66py)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_demultiplexer_1921_jbw66py)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_demultiplexer_1921_n5ob7ey)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_demultiplexer_1921_n5ob7ey)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_demultiplexer_1921_ocfjwla)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_demultiplexer_1921_ocfjwla)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_demultiplexer_1921_ovcm2wa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_demultiplexer_1921_ovcm2wa)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_demultiplexer_1921_qpt4zla)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_demultiplexer_1921_qpt4zla)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_demultiplexer_1921_u2n7laq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_demultiplexer_1921_u2n7laq)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_demultiplexer_1921_zerfvaa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_demultiplexer_1921_zerfvaa)
# -------------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_master_agent_191_mpbm6tq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_master_agent_191_mpbm6tq)
# -----------------------------------------------------------

# ------------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_master_translator_192_lykd4la)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_master_translator_192_lykd4la)
# ----------------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_multiplexer_1921_4cgi5zq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_multiplexer_1921_4cgi5zq)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_multiplexer_1921_64pqiti)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_multiplexer_1921_64pqiti)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_multiplexer_1921_b3fhjwi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_multiplexer_1921_b3fhjwi)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_multiplexer_1921_bd6crvi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_multiplexer_1921_bd6crvi)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_multiplexer_1921_e6bry2a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_multiplexer_1921_e6bry2a)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_multiplexer_1921_eqksenq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_multiplexer_1921_eqksenq)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_multiplexer_1921_peqczfq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_multiplexer_1921_peqczfq)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_multiplexer_1921_vyha5eq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_multiplexer_1921_vyha5eq)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_multiplexer_1921_yxkt4ya)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_multiplexer_1921_yxkt4ya)
# -----------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_2jolsdq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_2jolsdq)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_44yx6ma)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_44yx6ma)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_53zftdi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_53zftdi)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_5dhlnmi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_5dhlnmi)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_e776vhi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_e776vhi)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_m5dwqqq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_m5dwqqq)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_n7k2hgy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_n7k2hgy)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_sdnjv4a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_sdnjv4a)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_uf3fhji)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_uf3fhji)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_wlsjcea)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_wlsjcea)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_wv75hgi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_wv75hgi)
# ------------------------------------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_router_1921_xpcb6gq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_router_1921_xpcb6gq)
# ------------------------------------------------------

# ------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_slave_agent_191_ncfkfri)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_slave_agent_191_ncfkfri)
# ----------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_slave_translator_191_x56fcki)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_slave_translator_191_x56fcki)
# ---------------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_traffic_limiter_191_6blplji)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_traffic_limiter_191_6blplji)
# --------------------------------------------------------------

# --------------------------------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_lxztjfa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_lxztjfa)
# ------------------------------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_width_adapter_1920_gtkdz7i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_width_adapter_1920_gtkdz7i)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_width_adapter_1920_kfhpo5a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_width_adapter_1920_kfhpo5a)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_width_adapter_1920_pbpa2vy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_width_adapter_1920_pbpa2vy)
# -------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(qsys_top_altera_merlin_width_adapter_1920_zzqnigi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_merlin_width_adapter_1920_zzqnigi)
# -------------------------------------------------------------

# ----------------------------------------------------------
# start ENTITY(qsys_top_altera_mm_interconnect_1920_3mwa4ta)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_mm_interconnect_1920_3mwa4ta)
# --------------------------------------------------------

# ----------------------------------------------------------
# start ENTITY(qsys_top_altera_mm_interconnect_1920_cbq3gvi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_mm_interconnect_1920_cbq3gvi)
# --------------------------------------------------------

# ----------------------------------------------------------
# start ENTITY(qsys_top_altera_mm_interconnect_1920_j7dvj2y)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_altera_mm_interconnect_1920_j7dvj2y)
# --------------------------------------------------------

# ------------------------------
# start ENTITY(qsys_top_iopll_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(qsys_top_iopll_0)
# ----------------------------

# --------------------------------------------------------
# start ENTITY(qsys_top_iopll_0_altera_iopll_1931_as65dsa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(qsys_top_iopll_0_altera_iopll_1931_as65dsa)
# ------------------------------------------------------

# --------------------------------------
# start ENTITY(qsys_top_master_todclk_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(qsys_top_master_todclk_0)
# ------------------------------------

# ---------------------------------
# start ENTITY(qsys_top_ninit_done)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(qsys_top_ninit_done)
# -------------------------------

# -----------------
# start ENTITY(ram)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(ram)
# ---------------

# -----------------------------------------------------------
# start ENTITY(ram_altera_avalon_onchip_memory2_1937_r4k6g5q)

	# Project-Wide Assignments
	# ========================

# end ENTITY(ram_altera_avalon_onchip_memory2_1937_r4k6g5q)
# ---------------------------------------------------------

# -------------------------
# start ENTITY(read_master)

	# Project-Wide Assignments
	# ========================

# end ENTITY(read_master)
# -----------------------

# --------------------
# start ENTITY(rst_in)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rst_in)
# ------------------

# --------------------------
# start ENTITY(rx_dma_clock)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_clock)
# ------------------------

# ------------------------
# start ENTITY(rx_dma_csr)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_csr)
# ----------------------

# -------------------------------------------------------------
# start ENTITY(rx_dma_csr_altera_avalon_mm_bridge_2001_k2bg7dq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(rx_dma_csr_altera_avalon_mm_bridge_2001_k2bg7dq)
# -----------------------------------------------------------

# -------------------------------
# start ENTITY(rx_dma_dispatcher)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_dispatcher)
# -----------------------------

# -------------------------
# start ENTITY(rx_dma_fifo)

	# Project-Wide Assignments
	# ========================

# end ENTITY(rx_dma_fifo)
# -----------------------

# ---------------------------
# start ENTITY(rx_dma_fifo_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_fifo_0)
# -------------------------

# --------------------------------
# start ENTITY(rx_dma_ftile_clock)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_ftile_clock)
# ------------------------------

# -------------------------------
# start ENTITY(rx_dma_prefetcher)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_prefetcher)
# -----------------------------

# --------------------------
# start ENTITY(rx_dma_reset)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_reset)
# ------------------------

# ---------------------------------
# start ENTITY(rx_dma_reset_bridge)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_reset_bridge)
# -------------------------------

# -----------------------------------
# start ENTITY(rx_dma_reset_bridge_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_reset_bridge_0)
# ---------------------------------

# -----------------------------------
# start ENTITY(rx_dma_reset_bridge_1)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_reset_bridge_1)
# ---------------------------------

# ---------------------------------
# start ENTITY(rx_dma_write_master)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(rx_dma_write_master)
# -------------------------------

# -------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_1588)
# -----------------------------------

# ------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1931_vhmcgqy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1931_vhmcgqy)
# ----------------------------------------------------------------------

# ------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_7bkevra)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_7bkevra)
# ----------------------------------------------------------------------------

# ------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_qnz5gqq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_qnz5gqq)
# ----------------------------------------------------------------------------

# ----------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_master_agent_191_mpbm6tq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_master_agent_191_mpbm6tq)
# --------------------------------------------------------------------------

# ---------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la)
# -------------------------------------------------------------------------------

# ----------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1921_gqmqwkq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1921_gqmqwkq)
# --------------------------------------------------------------------------

# ----------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1921_ppy3bpi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1921_ppy3bpi)
# --------------------------------------------------------------------------

# -----------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_router_1921_57z24py)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_router_1921_57z24py)
# ---------------------------------------------------------------------

# -----------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_router_1921_o2pt6fa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_router_1921_o2pt6fa)
# ---------------------------------------------------------------------

# ---------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_slave_agent_191_ncfkfri)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_slave_agent_191_ncfkfri)
# -------------------------------------------------------------------------

# --------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki)
# ------------------------------------------------------------------------------

# -------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_191_6blplji)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_191_6blplji)
# -----------------------------------------------------------------------------

# -----------------------------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_xhismvi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_xhismvi)
# ---------------------------------------------------------------------------------------------------

# -------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_6xqt2oi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_6xqt2oi)
# -----------------------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_avst_axist_bridge_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_1588_avst_axist_bridge_0)
# -------------------------------------------------------

# -----------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_csr)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_1588_csr)
# ---------------------------------------

# ------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_csr_altera_avalon_mm_bridge_2001_k2bg7dq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_csr_altera_avalon_mm_bridge_2001_k2bg7dq)
# ----------------------------------------------------------------------------

# --------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_csrclk)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_1588_csrclk)
# ------------------------------------------

# -----------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_dmaclkout)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_1588_dmaclkout)
# ---------------------------------------------

# -----------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_dmaclkout_reset)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_1588_dmaclkout_reset)
# ---------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_hs_clk_xer_1940_i2pmgqi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_1588_hs_clk_xer_1940_i2pmgqi)
# -----------------------------------------------------------

# -----------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_ninitdone_reset)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_1588_ninitdone_reset)
# ---------------------------------------------------

# -----------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_o_pll_clk)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_1588_o_pll_clk)
# ---------------------------------------------

# -------------------------------------------
# start ENTITY(subsys_ftile_25gbe_1588_reset)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_1588_reset)
# -----------------------------------------

# ---------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_rx_dma)
# -------------------------------------

# --------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_avalon_sc_fifo_1931_vhmcgqy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_avalon_sc_fifo_1931_vhmcgqy)
# ------------------------------------------------------------------------

# -----------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_avalon_st_adapter_1920_zp7psji)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_avalon_st_adapter_1920_zp7psji)
# ---------------------------------------------------------------------------

# --------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_ouxq7li)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_ouxq7li)
# ------------------------------------------------------------------------------

# --------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_ysug5ua)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_ysug5ua)
# ------------------------------------------------------------------------------

# ------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_master_agent_191_mpbm6tq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_master_agent_191_mpbm6tq)
# ----------------------------------------------------------------------------

# -----------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_master_translator_192_lykd4la)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_master_translator_192_lykd4la)
# ---------------------------------------------------------------------------------

# ------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1921_dx5ztdy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1921_dx5ztdy)
# ----------------------------------------------------------------------------

# ------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1921_gpe2u6i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1921_gpe2u6i)
# ----------------------------------------------------------------------------

# -------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_abkhwdy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_abkhwdy)
# -----------------------------------------------------------------------

# -------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_scuwdsy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_scuwdsy)
# -----------------------------------------------------------------------

# -----------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_slave_agent_191_ncfkfri)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_slave_agent_191_ncfkfri)
# ---------------------------------------------------------------------------

# ----------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_slave_translator_191_x56fcki)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_slave_translator_191_x56fcki)
# --------------------------------------------------------------------------------

# ---------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_191_6blplji)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_191_6blplji)
# -------------------------------------------------------------------------------

# -------------------------------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy)
# -----------------------------------------------------------------------------------------------------

# ---------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_altera_mm_interconnect_1920_va4pbiq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_altera_mm_interconnect_1920_va4pbiq)
# -------------------------------------------------------------------------

# ------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy)
# ----------------------------------------------------------------------

# ---------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_ftile_25gbe_tx_dma)
# -------------------------------------

# --------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_avalon_sc_fifo_1931_vhmcgqy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_avalon_sc_fifo_1931_vhmcgqy)
# ------------------------------------------------------------------------

# -----------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_avalon_st_adapter_1920_whdx2tq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_avalon_st_adapter_1920_whdx2tq)
# ---------------------------------------------------------------------------

# --------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_demultiplexer_1921_ouxq7li)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_demultiplexer_1921_ouxq7li)
# ------------------------------------------------------------------------------

# --------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_demultiplexer_1921_ysug5ua)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_demultiplexer_1921_ysug5ua)
# ------------------------------------------------------------------------------

# ------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_master_agent_191_mpbm6tq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_master_agent_191_mpbm6tq)
# ----------------------------------------------------------------------------

# -----------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_master_translator_192_lykd4la)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_master_translator_192_lykd4la)
# ---------------------------------------------------------------------------------

# ------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_multiplexer_1921_dx5ztdy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_multiplexer_1921_dx5ztdy)
# ----------------------------------------------------------------------------

# ------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_multiplexer_1921_gpe2u6i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_multiplexer_1921_gpe2u6i)
# ----------------------------------------------------------------------------

# -------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_router_1921_abkhwdy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_router_1921_abkhwdy)
# -----------------------------------------------------------------------

# -------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_router_1921_scuwdsy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_router_1921_scuwdsy)
# -----------------------------------------------------------------------

# -----------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_slave_agent_191_ncfkfri)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_slave_agent_191_ncfkfri)
# ---------------------------------------------------------------------------

# ----------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_slave_translator_191_x56fcki)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_slave_translator_191_x56fcki)
# --------------------------------------------------------------------------------

# ---------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_traffic_limiter_191_6blplji)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_traffic_limiter_191_6blplji)
# -------------------------------------------------------------------------------

# -------------------------------------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy)
# -----------------------------------------------------------------------------------------------------

# ---------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_altera_mm_interconnect_1920_qvghvfa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_altera_mm_interconnect_1920_qvghvfa)
# -------------------------------------------------------------------------

# ------------------------------------------------------------------------
# start ENTITY(subsys_ftile_25gbe_tx_dma_data_format_adapter_1930_zypyqnq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_ftile_25gbe_tx_dma_data_format_adapter_1930_zypyqnq)
# ----------------------------------------------------------------------

# ----------------------------
# start ENTITY(subsys_jtg_mst)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_jtg_mst)
# --------------------------

# --------------------------
# start ENTITY(subsys_niosv)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_niosv)
# ------------------------

# -------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_avalon_sc_fifo_1931_vhmcgqy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_avalon_sc_fifo_1931_vhmcgqy)
# -----------------------------------------------------------

# -----------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_avalon_st_pipeline_stage_1930_bv2ucky)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_avalon_st_pipeline_stage_1930_bv2ucky)
# ---------------------------------------------------------------------

# ---------------------------------------------------------
# start ENTITY(subsys_niosv_altera_irq_mapper_2000_gpsw6ta)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_irq_mapper_2000_gpsw6ta)
# -------------------------------------------------------

# -------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_axi_master_ni_1941_dfsyzvi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_axi_master_ni_1941_dfsyzvi)
# -----------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_axi_translator_1921_uetfduq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_axi_translator_1921_uetfduq)
# ------------------------------------------------------------------

# -------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_burst_adapter_1923_ulys7ly)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_burst_adapter_1923_ulys7ly)
# -----------------------------------------------------------------

# ---------------------------------------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_jnczlpq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_jnczlpq)
# -------------------------------------------------------------------------------------------------

# -------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_demultiplexer_1921_5zn5tja)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_demultiplexer_1921_5zn5tja)
# -----------------------------------------------------------------

# -------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_demultiplexer_1921_cdrhr5i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_demultiplexer_1921_cdrhr5i)
# -----------------------------------------------------------------

# -------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_demultiplexer_1921_fjlmjay)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_demultiplexer_1921_fjlmjay)
# -----------------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_multiplexer_1921_avl4ecq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_multiplexer_1921_avl4ecq)
# ---------------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_multiplexer_1921_t5seovy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_multiplexer_1921_t5seovy)
# ---------------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_multiplexer_1921_w4onowy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_multiplexer_1921_w4onowy)
# ---------------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_multiplexer_1921_wtvmzza)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_multiplexer_1921_wtvmzza)
# ---------------------------------------------------------------

# ------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_router_1921_5rjjrfy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_router_1921_5rjjrfy)
# ----------------------------------------------------------

# ------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_router_1921_6bxtagi)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_router_1921_6bxtagi)
# ----------------------------------------------------------

# ------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_router_1921_ezupy5q)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_router_1921_ezupy5q)
# ----------------------------------------------------------

# ------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_router_1921_paprkaq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_router_1921_paprkaq)
# ----------------------------------------------------------

# ----------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_slave_agent_191_ncfkfri)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_slave_agent_191_ncfkfri)
# --------------------------------------------------------------

# ---------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_slave_translator_191_x56fcki)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_slave_translator_191_x56fcki)
# -------------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_traffic_limiter_191_6blplji)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_traffic_limiter_191_6blplji)
# ------------------------------------------------------------------

# ------------------------------------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_mxhyghq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_mxhyghq)
# ----------------------------------------------------------------------------------------

# --------------------------------------------------------------
# start ENTITY(subsys_niosv_altera_mm_interconnect_1920_vsgniaq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_niosv_altera_mm_interconnect_1920_vsgniaq)
# ------------------------------------------------------------

# ---------------------------
# start ENTITY(subsys_periph)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(subsys_periph)
# -------------------------

# --------------------------------------------------------------
# start ENTITY(subsys_periph_altera_avalon_sc_fifo_1931_vhmcgqy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_avalon_sc_fifo_1931_vhmcgqy)
# ------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_demultiplexer_1921_bitv67i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_demultiplexer_1921_bitv67i)
# ------------------------------------------------------------------

# --------------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_demultiplexer_1921_dipotqa)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_demultiplexer_1921_dipotqa)
# ------------------------------------------------------------------

# ------------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_master_agent_191_mpbm6tq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_master_agent_191_mpbm6tq)
# ----------------------------------------------------------------

# -----------------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_master_translator_192_lykd4la)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_master_translator_192_lykd4la)
# ---------------------------------------------------------------------

# ------------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_multiplexer_1921_3ikhc2i)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_multiplexer_1921_3ikhc2i)
# ----------------------------------------------------------------

# ------------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_multiplexer_1921_qoouz6a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_multiplexer_1921_qoouz6a)
# ----------------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_router_1921_acsabvy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_router_1921_acsabvy)
# -----------------------------------------------------------

# -------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_router_1921_dlg23vy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_router_1921_dlg23vy)
# -----------------------------------------------------------

# -----------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_slave_agent_191_ncfkfri)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_slave_agent_191_ncfkfri)
# ---------------------------------------------------------------

# ----------------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_slave_translator_191_x56fcki)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_slave_translator_191_x56fcki)
# --------------------------------------------------------------------

# ---------------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_traffic_limiter_191_6blplji)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_traffic_limiter_191_6blplji)
# -------------------------------------------------------------------

# -------------------------------------------------------------------------------------------
# start ENTITY(subsys_periph_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy)
# -----------------------------------------------------------------------------------------

# ---------------------------------------------------------------
# start ENTITY(subsys_periph_altera_mm_interconnect_1920_4lh6z2a)

	# Project-Wide Assignments
	# ========================

# end ENTITY(subsys_periph_altera_mm_interconnect_1920_4lh6z2a)
# -------------------------------------------------------------

# -------------------------
# start ENTITY(sys_manager)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(sys_manager)
# -----------------------

# -------------------
# start ENTITY(sysid)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(sysid)
# -----------------

# ------------------------
# start ENTITY(timer_msip)

	# Project-Wide Assignments
	# ========================

# end ENTITY(timer_msip)
# ----------------------

# -------------------------------
# start ENTITY(tod_conduit_split)

	# Project-Wide Assignments
	# ========================

# end ENTITY(tod_conduit_split)
# -----------------------------

# ----------------------------------
# start ENTITY(tod_slave_sub_system)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tod_slave_sub_system)
# --------------------------------

# --------------------------------
# start ENTITY(tod_subsys_clk_100)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tod_subsys_clk_100)
# ------------------------------

# ---------------------------------
# start ENTITY(tod_subsys_mtod_clk)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tod_subsys_mtod_clk)
# -------------------------------

# --------------------------------
# start ENTITY(tod_subsys_rst_100)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tod_subsys_rst_100)
# ------------------------------

# ------------------------------------------
# start ENTITY(todsync_sample_plllock_split)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(todsync_sample_plllock_split)
# ----------------------------------------

# --------------------------
# start ENTITY(tx_dma_clock)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tx_dma_clock)
# ------------------------

# ------------------------
# start ENTITY(tx_dma_csr)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tx_dma_csr)
# ----------------------

# -------------------------------------------------------------
# start ENTITY(tx_dma_csr_altera_avalon_mm_bridge_2001_k2bg7dq)

	# Project-Wide Assignments
	# ========================

# end ENTITY(tx_dma_csr_altera_avalon_mm_bridge_2001_k2bg7dq)
# -----------------------------------------------------------

# -------------------------------
# start ENTITY(tx_dma_dispatcher)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tx_dma_dispatcher)
# -----------------------------

# -------------------------
# start ENTITY(tx_dma_fifo)

	# Project-Wide Assignments
	# ========================

# end ENTITY(tx_dma_fifo)
# -----------------------

# ---------------------------
# start ENTITY(tx_dma_fifo_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tx_dma_fifo_0)
# -------------------------

# --------------------------------
# start ENTITY(tx_dma_ftile_clock)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tx_dma_ftile_clock)
# ------------------------------

# -------------------------------
# start ENTITY(tx_dma_prefetcher)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tx_dma_prefetcher)
# -----------------------------

# --------------------------------
# start ENTITY(tx_dma_read_master)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tx_dma_read_master)
# ------------------------------

# --------------------------
# start ENTITY(tx_dma_reset)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(tx_dma_reset)
# ------------------------

# --------------------------------
# start ENTITY(user_rst_clkgate_0)

	# Project-Wide Assignments
	# ========================

	# Signal Tap Assignments
	# ======================

# end ENTITY(user_rst_clkgate_0)
# ------------------------------

# --------------------------
# start ENTITY(write_master)

	# Project-Wide Assignments
	# ========================

# end ENTITY(write_master)
# ------------------------

# Ordering Sensitive Assignments
# ==============================
set_global_assignment -name LAST_QUARTUS_VERSION "24.1.0 Pro Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name POWER_APPLY_THERMAL_MARGIN ADDITIONAL
#set_global_assignment -name INCLUDE_FILE ../src/ip/custom/nios2_display_port/config.h
#set_global_assignment -name C_FILE ../src/ip/custom/nios2_display_port/main.c
#set_global_assignment -name C_FILE ../src/ip/custom/nios2_display_port/rx_utils.c
#set_global_assignment -name C_FILE ../src/ip/custom/nios2_display_port/tx_utils.c
#set_global_assignment -name IP_FILE niosvintel_custom_ip/ftile_eth_tod_stack/common/eth_f_ptp_todsync_samp_pll.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/niosv_clk.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/niosv_rst_in.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/niosv_issp_reset_in.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/cpu.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/ram.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/jtag_uart.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/niosv_issp_reset_out.ip
#set_global_assignment -name QSYS_FILE ../src/qsys/subsys_niosv.qsys
#set_global_assignment -name IP_FILE ip/qsys_top/hssi_ets_ts_adapter_0.ip
#set_global_assignment -name IP_FILE ip/subsys_ftile_25gbe_1588/ftile_25gbe_hssi_ets_ts_adapter_0.ip

#set_instance_assignment -name VIRTUAL_PIN OFF -to qsfpdd_modprsn
#set_instance_assignment -name VIRTUAL_PIN OFF -to qsfpdd_resetn
#set_instance_assignment -name VIRTUAL_PIN OFF -to qsfpdd_modseln
#set_instance_assignment -name VIRTUAL_PIN OFF -to qsfpdd_intn
#set_instance_assignment -name VIRTUAL_PIN OFF -to qsfpdd_initmode
#set_instance_assignment -name VIRTUAL_PIN OFF -to zl_i2c_scl
#set_instance_assignment -name VIRTUAL_PIN OFF -to zl_i2c_sda

#set_global_assignment -name IP_FILE ../src/qsys/ip/clk_ss/clk_ss_clock_in.ip
#set_global_assignment -name IP_FILE ../src/qsys/ip/rst_ss/rst_ss_reset_in.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/jtag_uart.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/niosv_issp_reset_in.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/niosv_issp_reset_out.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/niosv_clk.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/cpu.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/niosv_rst_in.ip
#set_global_assignment -name IP_FILE ip/subsys_niosv/ram.ip
#set_global_assignment -name QSYS_FILE ../src/qsys/subsys_niosv.qsys


set_global_assignment -name FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD ON
#set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_clock_bridge_2.ip
#set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_reset_bridge_0.ip
#set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_reset_bridge_2.ip
#set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_clock_bridge_0.ip

set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp/phipps_peak.stp


set_global_assignment -name POWER_THERMAL_SOLVER_MODE FIND_MAX_TJ
set_global_assignment -name QSYS_FILE ../src/qsys/j204c_f_rx_tx_ip.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_reset_sequencer_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_reset_controller_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_reset_bridge_2.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_reset_bridge_1.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_reset_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_clock_bridge_1.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_clock_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_avs_reset_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_tx_reset_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/hssi_ss_1.ip
set_global_assignment -name IP_FILE ../src/ip/custom/dly_meas/dely_meas_enable_pio.ip
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/dly_meas/bcw_lb_dly_meas.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/fifo/avst_cdc_fifo.v
set_global_assignment -name VHDL_FILE ../src/ip/custom/common/measure_refclk.vhd
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER ON
set_global_assignment -name POWER_DEFAULT_TOGGLE_RATE "17 %"
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE "17 %"
set_global_assignment -name POWER_TJ_VALUE 100
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/profiling_cdc_pipeline.ip
set_global_assignment -name IP_FILE ../src/ip/intel/oc_ram_16i_16o_1kd_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/oc_ram_32i_32o_64d_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/oc_ram_16i_16o_4kd_dc.ip
set_global_assignment -name SDC_FILE sdc/ecpri_ed_agilex.sdc
set_global_assignment -name SDC_FILE sdc/fh_compress_ed_agilex.sdc
set_global_assignment -name SDC_FILE sdc/oran_ed_agilex.sdc
set_global_assignment -name SIGNALTAP_FILE stp/hssi_integration.stp
set_global_assignment -name SIGNALTAP_FILE stp/ptp_debug.stp
set_global_assignment -name IP_FILE ../src/ip/intel/iopll_390p625.ip
set_global_assignment -name IP_FILE ../src/ip/intel/iopll_491p52.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ecpri_hwtcl_top.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_64i_64o_512d_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_128i_128o_1024d_sc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_128i_128o_2048d_sc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_128i_128o_4096d_sc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_32i_128o_1024d_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_32i_128o_64d_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_32i_128o_8d_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_32i_32o_1024d_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_32i_32o_1024d_sc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_32i_32o_32kd_sc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_32i_64o_16d_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_64i_64o_4096kd.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_8i_8o_64d_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ff_96i_96o_4096kd.ip
set_global_assignment -name IP_FILE ../src/ip/intel/oran_hwtcl_top.ip
set_global_assignment -name IP_FILE ../src/ip/intel/fh_compress_hwtcl_top.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ram_32i_32o_1024d_sc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ram_128i_128o_128d_sc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ram_128i_128o_2d_sc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ram_128i_32o_3276d_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ram_32i_32o_122kd_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ram_32i_32o_122kd_dc_long.ip
set_global_assignment -name IP_FILE ../src/ip/intel/ram_48i_48o_36d_dc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/storeandforward_fifo_prach.ip
set_global_assignment -name IP_FILE ../src/ip/intel/storeandforward_fifo_pusch.ip
set_global_assignment -name IP_FILE ../src/ip/intel/rom_8i_56o_256d_sc.ip
set_global_assignment -name IP_FILE ../src/ip/intel/timingadapter.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dxc_ss_top/clk_bridge_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dxc_ss_top/clk_bridge_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dxc_ss_top/dxc_ss_top_dxc_ss_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dxc_ss_top/dxc_ss_top_mm_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dxc_ss_top/rst_bridge_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dxc_ss_top/rst_bridge_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/clock_bridge_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/ecpri_oran_top_clock_bridge_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/ecpri_oran_top_clock_bridge_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/ecpri_oran_top_ecpri_oran_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/ecpri_oran_top_mm_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/ecpri_oran_top_reset_bridge_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/reset_bridge_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_clk_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_clk_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_clk_xran_dl.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_clk_xran_ul.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_lphy_ss_top.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_reset_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_reset_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_reset_xran_dl.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_reset_xran_ul.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_top_mm_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_clock_bridge_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_clock_bridge_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_clock_bridge_ecpri_rx.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_clock_bridge_ecpri_tx.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_clock_bridge_eth.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_signal_replicator_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_reset_bridge_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_reset_bridge_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_reset_bridge_eth.ip
set_global_assignment -name QSYS_FILE ../src/qsys/dxc_ss_top.qsys
set_global_assignment -name QSYS_FILE ../src/qsys/ecpri_oran_top.qsys
set_global_assignment -name QSYS_FILE ../src/qsys/lphy_ss_top.qsys
set_global_assignment -name SYSTEMVERILOG_FILE ghrd_agilex_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/timing_adapter/timing_adapter_fifo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/timing_adapter/timing_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/ack_delay_logic/ack_delay_logic.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/agilex_acp_adapter/agilex_axi_bridge_for_acp.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/agilex_acp_adapter/agilex_axi_bridge_for_acp_hw.tcl
set_global_assignment -name VERILOG_FILE ../src/ip/custom/agilex_ftile_hip_adapter/ftile_hip_adapter.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/agilex_ftile_hip_adapter/ftile_hip_adapter_hw.tcl
set_global_assignment -name VERILOG_FILE ../src/ip/custom/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/altera_eth_fifo_pause_ctrl_adapter/altera_eth_fifo_pause_ctrl_adapter_hw.tcl
set_global_assignment -name VERILOG_FILE ../src/ip/custom/altera_msgdma/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/altera_msgdma/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert_hw.tcl
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/components_8chs/bus_clock_hw.tcl
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/cdc_avmm_sync_v2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/cdc_packet_fifo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/cdc_synchronizer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/cdc_toggle_synchronizer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/clock_bus.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/components_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/dc_fifo_param.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/packet_demux.sv
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/components_8chs/packet_demux_8chs_hw.tcl
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/packet_demux_pd_8chs.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/packet_mux.sv
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/components_8chs/packet_mux_8chs_hw.tcl
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/packet_mux_pd_8chs.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/parameter_scfifo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/period_bus_sync.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/rx_dma_fifo.sv
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/components_8chs/rx_dma_fifo_hw.tcl
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/s10_memory.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/ts_pack.sv
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/components_8chs/ts_pack_hw.tcl
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/components_8chs/tx_dma_fifo.sv
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/components_8chs/tx_dma_fifo_hw.tcl
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/conduit_splitter/conduit_split.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/conduit_splitter/tod_conduit_split.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/debounce/debounce.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/edge_detect/altera_edge_detector.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/eth_tod_load_off/eth_tod_load_off.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/eth_tod_load_off/eth_tod_load_off_hw.tcl
set_global_assignment -name VERILOG_FILE ../src/ip/custom/ethernet_ptp_ip/eth_rx_timestamp_adapter/eth_rx_timestamp_adapter.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/ethernet_ptp_ip/eth_rx_timestamp_adapter/eth_rx_timestamp_adapter_hw.tcl
set_global_assignment -name VERILOG_FILE ../src/ip/custom/ethernet_ptp_ip/eth_ts_fingerprint_compare/eth_ts_fingerprint_compare.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/ethernet_ptp_ip/eth_ts_fingerprint_compare/eth_ts_fingerprint_compare_hw.tcl
set_global_assignment -name VERILOG_FILE ../src/ip/custom/ethernet_ptp_ip/eth_tx_dma_timestamp_req/eth_tx_dma_timestamp_req.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/ethernet_ptp_ip/eth_tx_dma_timestamp_req/eth_tx_dma_timestamp_req_hw.tcl
set_global_assignment -name VERILOG_FILE ../src/ip/custom/ethernet_ptp_ip/eth_tx_timestamp_adapter/eth_tx_timestamp_adapter.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/ethernet_ptp_ip/eth_tx_timestamp_adapter/eth_tx_timestamp_adapter_hw.tcl
set_global_assignment -name VERILOG_FILE ../src/ip/custom/glitch_free_clk_mux/glitch_free_clk_mux.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/glitch_free_clk_mux/glitch_free_clk_mux_hw.tcl
set_global_assignment -name VERILOG_FILE ../src/ip/custom/hssi_ets_ts_adapter/hssi_ets_ts_adapter.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/pps_load_tod/pps_load_tod.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/pps_load_tod/pps_load_tod_hw.tcl
set_global_assignment -name VERILOG_FILE ../src/ip/custom/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert.v
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/prefetcher_ts_insert/altera_msgdma_prefetcher_ts_insert_hw.tcl
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/hssi/eth_afu_if_design_files.tcl
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/hssi/eth_design_files.tcl
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/inc/ofs_fim_eth_avst_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/inc/ofs_fim_eth_avst_if_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/inc/ofs_fim_eth_if.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/inc/ofs_fim_eth_if_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/inc/ofs_fim_eth_plat_defines.svh
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/inc/ofs_fim_eth_plat_if_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/lib/ofs_fim_hssi_axis_connect.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/lib/fim_resync.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/lib/mm_ctrl_xcvr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/lib/ofs_fim_eth_afu_avst_to_fim_axis_bridge.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/lib/ofs_fim_eth_sb_afu_avst_to_fim_axis_bridge.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/hssi/rtl/lib/rst_ack.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/alt_mge_channel.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/alt_mge_rd.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/alt_mge_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/altera_eth_1588_pps.v
set_global_assignment -name MIF_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_phy_reconfig_parameters_CFG0.mif
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_phy_reconfig_parameters_CFG0.sv
set_global_assignment -name MIF_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_phy_reconfig_parameters_CFG1.mif
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_phy_reconfig_parameters_CFG1.sv
set_global_assignment -name MIF_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_phy_reconfig_parameters_CFG2.mif
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_phy_reconfig_parameters_CFG2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_rcfg.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_rcfg_ch_recal.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_rcfg_mif_master.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_rcfg_mif_rom.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_rcfg_rxcdr_switch.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/alt_mge_10gbe_1588/reconfig/alt_mge_rcfg_txpll_switch.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/axist_to_avst_bridge/avst_to_axist_rx_mac_seg_if_v2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/axist_to_avst_bridge/axist_to_avst_bridge_v2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/axist_to_avst_bridge/axist_to_avst_tx_mac_seg_if_v2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/axist_to_avst_bridge/ftile_ghrd_avst_axist_bridge.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/axist_to_avst_bridge/hssi_ss_delay_reg_v2.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/axist_to_avst_bridge/keep2empty_v2.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/bitec_reconfig_alt_a10/bitec_reconfig_alt_a10.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/buslvds/buslvds.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/eth_ptp_adpt/eth_ptp_adpt_f_top.sv
set_global_assignment -name VHDL_FILE ../src/ip/custom/external_logo_module/ICON_GEN_ST.vhd
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/external_logo_module/ICON_GEN_ST_hw.tcl
set_global_assignment -name MIF_FILE ../src/ip/custom/external_logo_module/altera_B_16.mif
set_global_assignment -name MIF_FILE ../src/ip/custom/external_logo_module/altera_G_16.mif
set_global_assignment -name MIF_FILE ../src/ip/custom/external_logo_module/altera_R_16.mif
set_global_assignment -name MIF_FILE ../src/ip/custom/external_logo_module/rawlogo_b.mif
set_global_assignment -name MIF_FILE ../src/ip/custom/external_logo_module/rawlogo_g.mif
set_global_assignment -name MIF_FILE ../src/ip/custom/external_logo_module/rawlogo_r.mif
set_global_assignment -name VERILOG_FILE ../src/ip/custom/ftile_eth_tod_stack/common/alt_reset_delay.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/ftile_eth_tod_stack/common/altera_std_syncronizer.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/ftile_eth_tod_stack/common/eth_f_data_synchronizer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/ftile_eth_tod_stack/common/eth_f_ptp_mtod_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/ftile_eth_tod_stack/common/eth_f_ptp_stod_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/ftile_eth_tod_stack/common/eth_f_ptp_stod_top_10g.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/ftile_eth_tod_stack/common/exd_std_synchronizer.sv
set_global_assignment -name MIF_FILE ../src/ip/custom/ftile_eth_tod_stack/common/ghrd_f_mtod_pps_pll_altera_iopll_1931_gcf67ri.mif
set_global_assignment -name MIF_FILE ../src/ip/custom/ftile_eth_tod_stack/common/ghrd_f_mtod_pps_pll_altera_iopll_1931_ufe3pyi.mif
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/ftile_eth_tod_stack/common/pp_tod_stack.sv
set_global_assignment -name MIF_FILE ../src/ip/custom/mge_rcfg/alt_mge_phy_reconfig_parameters_CFG0.mif
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/mge_rcfg/alt_mge_phy_reconfig_parameters_CFG0.sv
set_global_assignment -name MIF_FILE ../src/ip/custom/mge_rcfg/alt_mge_phy_reconfig_parameters_CFG1.mif
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/mge_rcfg/alt_mge_phy_reconfig_parameters_CFG1.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/mge_rcfg/alt_mge_rcfg.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/mge_rcfg/alt_mge_rcfg_ch_recal.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/mge_rcfg/alt_mge_rcfg_mif_master.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/mge_rcfg/alt_mge_rcfg_mif_rom.v
set_global_assignment -name VERILOG_FILE ../src/ip/custom/mge_rcfg/alt_mge_rcfg_txpll_switch.v
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/mge_rcfg/mge_rcfg_fsm.sv
set_global_assignment -name TCL_SCRIPT_FILE ../src/ip/custom/mge_rcfg/mge_rcfg_hw.tcl
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/mge_rcfg/mge_rcfg_top.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/pdo/pdo.v
set_global_assignment -name SDC_FILE ../src/ip/custom/components_8chs/dc_fifo_param.sdc
set_global_assignment -name IP_FILE ../src/ip/custom/ftile_eth_tod_stack/common/eth_f_ptp_todsync_samp_pll_10g.ip
set_global_assignment -name IP_FILE ../src/ip/custom/ftile_eth_tod_stack/common/reset_ip.ip
set_global_assignment -name SDC_FILE sdc/hssi_ss_constraints.sdc
set_global_assignment -name IP_FILE ../src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod.ip
set_global_assignment -name IP_FILE ../src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_sync.ip
set_global_assignment -name IP_FILE ../src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_10g.ip
set_global_assignment -name IP_FILE ../src/ip/custom/ftile_eth_tod_stack/common/eth_f_tod_sync_10g.ip
set_global_assignment -name IP_FILE ../src/ip/custom/ptp_ed_issp/ptp_ed_issp.ip
set_global_assignment -name QSYS_FILE ../src/qsys/qsys_top.qsys
set_global_assignment -name SDC_FILE sdc/ftile_25gbe_bk.sdc
set_global_assignment -name SDC_FILE sdc/fpga_pr.sdc
set_global_assignment -name SDC_FILE sdc/sgmii_timing.sdc
set_global_assignment -name SDC_FILE sdc/fpga_pcie.sdc
set_global_assignment -name SDC_FILE sdc/jtag.sdc
set_global_assignment -name SDC_FILE sdc/ghrd_timing.sdc
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_periph/periph_clk.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_periph/periph_rst_in.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_periph/button_pio.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_periph/dipsw_pio.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_periph/led_pio.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_periph/ILC.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_periph/pb_cpu_0.ip
set_global_assignment -name QSYS_FILE ../src/qsys/subsys_periph.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_jtg_mst/jtag_clk.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_jtg_mst/jtag_rst_in.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_jtg_mst/hps_m.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_jtg_mst/fpga_m.ip
set_global_assignment -name QSYS_FILE ../src/qsys/subsys_jtg_mst.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_rx_dma/rx_dma_clock.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_rx_dma/rx_dma_ftile_clock.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_rx_dma/rx_dma_reset.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_rx_dma/rx_dma_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_rx_dma/rx_dma_prefetcher.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_rx_dma/rx_dma_dispatcher.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_rx_dma/rx_dma_write_master.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_rx_dma/rx_dma_fifo_0.ip
set_global_assignment -name QSYS_FILE ../src/qsys/subsys_ftile_25gbe_rx_dma.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_clock.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_ftile_clock.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_reset.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_prefetcher.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_dispatcher.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_read_master.ip
set_global_assignment -name QSYS_FILE ../src/qsys/subsys_ftile_25gbe_tx_dma.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_csrclk.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_reset.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_ninitdone_reset.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/iopll_clk_avst_div2.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/qsfpdd_status_pio.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/ftile_debug_status_pio_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_dmaclkout.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_dmaclkout_reset.ip
set_global_assignment -name QSYS_FILE ../src/qsys/subsys_ftile_25gbe_1588.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/clk_100.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/rst_in.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/user_rst_clkgate_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/sysid.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/ocm.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/fpga_m2ocm_pb.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/ext_hps_m_master.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/agilex_hps.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/emif_hps.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/emif_calbus_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/qsys_top_master_todclk_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_o_pll_clk.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/master_tod_top_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/ftile_iopll_todsync_sampling.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/qsys_top_iopll_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dma_subsystem/dma_subsystem_agilex_axi_bridge_for_acp_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/avst_axist_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/qsys_top_ninit_done.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/subsys_ftile_25gbe_1588_avst_axist_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/qsfpdd_ctrl_pio_0.ip
set_global_assignment -name IP_FILE ../src/ip/custom/ftile_eth_tod_stack/common/ghrd_f_mtod_master_pll.ip
set_global_assignment -name IP_FILE ../src/ip/custom/ftile_eth_tod_stack/common/ghrd_f_mtod_pps_pll.ip
set_global_assignment -name IP_FILE ../src/ip/custom/ftile_eth_tod_stack/common/ghrd_f_mtod_pps_pll_rcfg.ip
set_global_assignment -name IP_FILE ../src/ip/custom/ftile_eth_tod_stack/common/ghrd_f_master_tod.ip
set_global_assignment -name QSYS_FILE ../src/qsys/sys_manager.qsys
set_global_assignment -name QSYS_FILE ../src/qsys/hps_sub_sys.qsys
set_global_assignment -name QSYS_FILE ../src/qsys/dma_subsystem.qsys
set_global_assignment -name QSYS_FILE ../src/qsys/tod_slave_sub_system.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/dma_subsystem/oclk_pll_clock_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dma_subsystem/dma_clk_out_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_jtg_mst/jtg_mst_clk_bridge.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_jtg_mst/jtg_clk_bridge.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_jtg_mst/jtg_rst_bridge.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dma_subsystem/dma_clk_100.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dma_subsystem/dma_rst_100.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_slave_sub_system/tod_subsys_clk_100.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_slave_sub_system/tod_subsys_mtod_clk.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_slave_sub_system/tod_subsys_rst_100.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_slave_sub_system/port0_tod_stack_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_slave_sub_system/port_0_tod_stack.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_slave_sub_system/port_0_tod_stack_1.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_slave_sub_system/todsync_sample_plllock_split.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_slave_sub_system/master_tod_split.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dma_subsystem/oclk_pll_port1.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dma_subsystem/dma_ss_master.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_rx_dma/ftile_clk_reset.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/rx_dma_reset_bridge.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/sys_manager/dma_subsys_port0_rx_dma_resetn.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/sys_manager/dma_subsys_port1_rx_dma_resetn.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dma_subsystem/rx_dma_reset_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dma_subsystem/rx_dma_reset_bridge_1.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_tx_dma/tx_dma_fifo_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_ftile_25gbe_1588/msgdma_ptp_subsys_8chs_ts_chs_compl_0.ip
set_global_assignment -name QSYS_FILE ../src/qsys/master_tod_subsys.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/master_tod_subsys/mtod_subsys_clk100.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/master_tod_subsys/mtod_subsys_rstn.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/master_tod_subsys/mtod_subsys_pps_load_tod_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_h2f_bridge.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/phipps_peak_h2f_lw_bridge.ip
set_global_assignment -name QSYS_FILE ../src/qsys/clk_ss.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/clk_ss/clk_eth.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/clk_ss/clk_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/clk_ss/clk_dsp.ip
set_global_assignment -name QSYS_FILE ../src/qsys/rst_ss.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/rst_ss/rst_eth.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/rst_ss/rst_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/rst_ss/rst_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/clk_ss/clk_ftile_402.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/qsys_top/qsys_top_avst_axist_bridge_0.ip
set_global_assignment -name QSYS_FILE ../src/qsys/phipps_peak.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_h2f_bridge.ip
set_global_assignment -name QSYS_FILE ../src/qsys/ed_synth.qsys
set_global_assignment -name QSYS_FILE ../src/qsys/ddr4_wr_rd.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_capture_if_top_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_reset_bridge_eth.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ddr4_wr_rd/ddr4_wr_rd_address_span_extender_2.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ddr4_wr_rd/ddr4_wr_rd_clock_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_reset_bridge_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ddr4_wr_rd/ed_synth_mm_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ddr4_wr_rd/ddr4_wr_rd_mm_bridge_1.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_clock_bridge_dsp.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ddr4_wr_rd/ed_synth_address_span_extender_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/reset_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ddr4_wr_rd/ddr4_wr_rd_reset_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/clock_csr.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ddr4_wr_rd/ddr4_wr_rd_intel_onchip_memory_1.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_emif_fm_1.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ddr4_wr_rd/ed_synth_msgdma_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_clock_bridge_eth.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_ninit_done_inst.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_emif_cal_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_h2f_lw_bridge.ip
set_global_assignment -name IP_FILE ../src/ip/intel/iopll_dspby2.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ed_synth/ed_synth_clock_bridge_dspby2.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/clk_ss/clk_ss_clock_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/rst_ss/reset_bridge_act_high.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_niosv/jtag_uart.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_niosv/niosv_issp_reset_in.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_niosv/niosv_issp_reset_out.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_niosv/niosv_clk.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_niosv/cpu.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_niosv/niosv_rst_in.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/subsys_niosv/ram.ip
set_global_assignment -name QSYS_FILE ../src/qsys/subsys_niosv.qsys
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/sync/fim_resync.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/sync/fim_cross_handshake.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../src/ip/custom/sync/fim_cross_strobe.sv
set_global_assignment -name VERILOG_FILE ../src/ip/custom/sync/altera_std_synchronizer_nocut.v
set_global_assignment -name SDC_FILE sdc/phipps_peak.sdc
set_global_assignment -name SDC_FILE sdc/jesd204c_f_ed_rx_tx.sdc
set_global_assignment -name QSYS_FILE ../src/qsys/tod_subsys.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_subsys/tod_subsys_clock_bridge_100.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_subsys/tod_subsys_clock_bridge_156.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_subsys/tod_subsys_reset_bridge_100.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_subsys/tod_subsys_tod_timestamp_96b_0.ip
set_global_assignment -name QSYS_FILE ../src/qsys/oran_tod_subsys.qsys
set_global_assignment -name IP_FILE ../src/qsys/ip/oran_tod_subsys/oran_tod_subsys_ptp2gps_conv_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/rst_ss/rst_ss_reset_bridge_tx_div.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/rst_ss/rst_ss_reset_bridge_rec_rx.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/clk_ss/clk_ss_clock_bridge_rec_rx.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dma_subsystem/acp_bridge_in_clk.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/hps_sub_sys/hps_sub_sys_agilex_axi_bridge_for_acp_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_subsys/tod_subsys_cdc_pipeline_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/ecpri_oran_top_timing_adapter_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/ecpri_oran_top_avst_axist_bridge_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/ecpri_oran_top/ecpri_oran_top_reset_bridge_0.ip
set_global_assignment -name IP_FILE ../src/ip/intel/qsys_top_sc_fifo_0.ip
set_global_assignment -name SIGNALTAP_FILE stp/phipps_peak.stp
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_top_ifft_blocktostream_DUT_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_top_streamtoblock_fft_DUT_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_top_prach_shortFormat_fftShift_prach_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_top_LongPRACH_prach_wrap_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dxc_ss_top/dxc_ss_top_ca_interp_DUT_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dxc_ss_top/dxc_ss_top_ddc_model_DUT_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dxc_ss_top/dxc_ss_top_dec_dly_comp_DUT_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/dxc_ss_top/dxc_ss_top_duc_model_DUT_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/lphy_ss_top/lphy_ss_top_h2f_bridge.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/rst_ss/dsp_rst_cntrl.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/rst_ss/eth_rst_cntrl.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/rst_ss/ecpri_rst_cntrl.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/phipps_peak/rst_bridge_ecpri.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_slave_sub_system/tod_156_reset_controller_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_slave_sub_system/oran_ptp2gps_conv_0.ip
set_global_assignment -name SPD_FILE support_logic/ag_esom_top_auto_tiles.spd -tag quartus_tlg
set_global_assignment -name BOARD default
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_intel_jesd204c_1.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_iopll_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_iopll_1.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/j204c_f_rx_tx_ip/j204c_f_rx_tx_ip_iopll_2.ip
set_global_assignment -name EDA_SIMULATION_TOOL "QuestaSim (Verilog)"
set_global_assignment -name EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY /home/sibgath/intelFPGA_pro/24.1/quartus/eda/sim_lib -section_id eda_simulation
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_subsys/tod_subsys_tod_sync_interface_adapter_0_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_subsys/tod_subsys_reset_bridge_156.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/tod_subsys/tod_subsys_st_pipeline_stage_0.ip
set_global_assignment -name IP_FILE ../src/qsys/ip/oran_tod_subsys/eth_1588_tod_synchronizer.ip
