{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549577272040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549577272055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 07 17:07:51 2019 " "Processing started: Thu Feb 07 17:07:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549577272055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577272055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577272055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549577273652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549577273652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/bcd/bcd_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/bcd/bcd_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_board-structure " "Found design unit 1: BCD_board-structure" {  } { { "../BCD/BCD_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/BCD/BCD_board.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290219 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_board " "Found entity 1: BCD_board" {  } { { "../BCD/BCD_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/BCD/BCD_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577290219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/4 bit ripple carry adder/rca4_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/4 bit ripple carry adder/rca4_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA4_board-structure " "Found design unit 1: RCA4_board-structure" {  } { { "../4 Bit Ripple Carry Adder/RCA4_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/RCA4_board.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290234 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA4_board " "Found entity 1: RCA4_board" {  } { { "../4 Bit Ripple Carry Adder/RCA4_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/RCA4_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577290234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/7 seg decoder/decoder7seg_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/7 seg decoder/decoder7seg_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Seg_board-structure " "Found design unit 1: Decoder7Seg_board-structure" {  } { { "../7 Seg Decoder/Decoder7Seg_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/7 Seg Decoder/Decoder7Seg_board.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290250 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Seg_board " "Found entity 1: Decoder7Seg_board" {  } { { "../7 Seg Decoder/Decoder7Seg_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/7 Seg Decoder/Decoder7Seg_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577290250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/full adder/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/full adder/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-dataflow " "Found design unit 1: FullAdder-dataflow" {  } { { "../Full Adder/FullAdder.vhd" "" { Text "C:/intelFPGA_lite/18.1/Full Adder/FullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290281 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../Full Adder/FullAdder.vhd" "" { Text "C:/intelFPGA_lite/18.1/Full Adder/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577290281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/4 bit ripple carry adder/rca4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/4 bit ripple carry adder/rca4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA4-structure " "Found design unit 1: RCA4-structure" {  } { { "../4 Bit Ripple Carry Adder/RCA4.vhd" "" { Text "C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/RCA4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290297 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA4 " "Found entity 1: RCA4" {  } { { "../4 Bit Ripple Carry Adder/RCA4.vhd" "" { Text "C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/RCA4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577290297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/7 seg decoder/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/7 seg decoder/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Seg-behavioral " "Found design unit 1: Decoder7Seg-behavioral" {  } { { "../7 Seg Decoder/Decoder7Seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/7 Seg Decoder/Decoder7Seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Seg " "Found entity 1: Decoder7Seg" {  } { { "../7 Seg Decoder/Decoder7Seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/7 Seg Decoder/Decoder7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577290312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/bcd/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/bcd/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-behavioral " "Found design unit 1: BCD-behavioral" {  } { { "../BCD/BCD.vhd" "" { Text "C:/intelFPGA_lite/18.1/BCD/BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290328 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../BCD/BCD.vhd" "" { Text "C:/intelFPGA_lite/18.1/BCD/BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577290328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDadder-structure " "Found design unit 1: BCDadder-structure" {  } { { "BCDadder.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290344 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDadder " "Found entity 1: BCDadder" {  } { { "BCDadder.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577290344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadder_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdadder_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDadder_board-structure " "Found design unit 1: BCDadder_board-structure" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290359 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDadder_board " "Found entity 1: BCDadder_board" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549577290359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577290359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDadder_board " "Elaborating entity \"BCDadder_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549577290453 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..6\] BCDadder_board.vhd(6) " "Using initial value X (don't care) for net \"LEDR\[9..6\]\" at BCDadder_board.vhd(6)" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 6 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577290453 "|BCDadder_board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDadder BCDadder:dut " "Elaborating entity \"BCDadder\" for hierarchy \"BCDadder:dut\"" {  } { { "BCDadder_board.vhd" "dut" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549577290453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA4 BCDadder:dut\|RCA4:RCApart " "Elaborating entity \"RCA4\" for hierarchy \"BCDadder:dut\|RCA4:RCApart\"" {  } { { "BCDadder.vhd" "RCApart" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549577290469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder BCDadder:dut\|RCA4:RCApart\|FullAdder:FullAdder1 " "Elaborating entity \"FullAdder\" for hierarchy \"BCDadder:dut\|RCA4:RCApart\|FullAdder:FullAdder1\"" {  } { { "../4 Bit Ripple Carry Adder/RCA4.vhd" "FullAdder1" { Text "C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/RCA4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549577290469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCDadder:dut\|BCD:BCDpart " "Elaborating entity \"BCD\" for hierarchy \"BCDadder:dut\|BCD:BCDpart\"" {  } { { "BCDadder.vhd" "BCDpart" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549577290500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Seg BCDadder:dut\|Decoder7Seg:Decoderpart1 " "Elaborating entity \"Decoder7Seg\" for hierarchy \"BCDadder:dut\|Decoder7Seg:Decoderpart1\"" {  } { { "BCDadder.vhd" "Decoderpart1" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549577290500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549577291253 "|BCDadder_board|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549577291253 "|BCDadder_board|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549577291253 "|BCDadder_board|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549577291253 "|BCDadder_board|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549577291253 "|BCDadder_board|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549577291253 "|BCDadder_board|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1549577291253 "|BCDadder_board|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1549577291253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549577291363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549577291880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549577291880 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "BCDadder_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 1/BCDadder_board.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549577292029 "|BCDadder_board|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1549577292029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549577292029 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549577292029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549577292029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549577292029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549577292071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 07 17:08:12 2019 " "Processing ended: Thu Feb 07 17:08:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549577292071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549577292071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549577292071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549577292071 ""}
