{
    // Use IntelliSense to learn about possible attributes.
    // Hover to view descriptions of existing attributes.
    // For more information, visit: https://go.microsoft.com/fwlink/?linkid=830387
    "version": "0.2.0",
    "configurations": [
        {
            "name": "Python Debugger: Current File",
            "type": "debugpy",
            "request": "launch",
            "program": "${file}",
            "console": "integratedTerminal"
        },

        {
            "name": "path_comment.py --help",
            "type": "debugpy",
            "request": "launch",
            "program": "scripts/path_comment.py",
            "args": [
                "--help",
            ],
            "console": "integratedTerminal"
        },
        {
            "name": "path_comment.py --dryrun",
            "type": "debugpy",
            "request": "launch",
            "program": "scripts/path_comment.py",
            "args": [
                "--dryrun",
                "-r",
                "${workspaceFolder}",
            ],
            "console": "integratedTerminal"
        },
        {
            "name": "path_comment.py --fix",
            "type": "debugpy",
            "request": "launch",
            "program": "scripts/path_comment.py",
            "args": [
                // "--debug",
                "--fix",
                "-r",
                "${workspaceFolder}",
            ],
            "console": "integratedTerminal"
        },

        {
            "name": "generate_lut.py help",
            "type": "debugpy",
            "request": "launch",
            "program": "rtl/verilog/generate_lut.py",
            "args": [
                "--help"
            ],
            "console": "integratedTerminal"
        },
        {
            "name": "generate_lut.py fp16 recip",
            "type": "debugpy",
            "request": "launch",
            "program": "rtl/verilog/generate_lut.py",
            "args": [
                "--type", "recip",
                "--precision", "fp16",
            ],
            "console": "integratedTerminal"
        },
        {
            "name": "generate_lut.py ALL",
            "type": "debugpy",
            "request": "launch",
            "program": "rtl/verilog/generate_lut.py",
            "args": [
                "all",
            ],
            "console": "integratedTerminal"
        },

        {
            "name": "fp_model.py add 16 0xc540 0x2cab",
            "type": "debugpy",
            "request": "launch",
            "program": "verif/lib/fp_model.py",
            "args": [
                "add", "16", "0xc540", "0x2cab",
            ],
            "console": "integratedTerminal"
        },

        {
            "name": "fp_models_compare.py",
            "type": "debugpy",
            "request": "launch",
            "program": "verif/lib/fp_models_compare.py",
            "args": [],
            "console": "integratedTerminal"
        },

        {
            "name": "parse_simlog.py log.run",
            "type": "debugpy",
            "request": "launch",
            "program": "scripts/parse_simlog.py",
            "args": [
                "${workspaceFolder}/log.run",
            ],
            "console": "integratedTerminal"
        },
    ]
}