
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'weigao' on host 'atlas3' (Linux_x86_64 version 5.19.0-50-generic) on Tue Aug 15 18:33:50 EDT 2023
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build'
Sourcing Tcl script 'make.tcl'
INFO: [HLS 200-1510] Running: open_project rocev2_prj 
INFO: [HLS 200-10] Opening project '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj'.
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -display_name {RoCEv2 Endpoint}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=rocev2
INFO: [HLS 200-1464] Running solution command: config_export -vendor=ethz.systems.fpga
INFO: [HLS 200-1464] Running solution command: config_export -version=0.82
INFO: [HLS 200-1510] Running: set_part xc7vx690tffg1761-2 
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
INFO: [HLS 200-1510] Running: set_top rocev2_top 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding test bench file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp' to the project
INFO: [HLS 200-1510] Running: csim_design -argv /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.out 
Running Dispatch Server on port: 43269
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[4]: Entering directory '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/csim/build'
   Compiling ../../../../../test_rocev2.cpp in debug mode
   Compiling ../../../../../rocev2.cpp in debug mode
   Compiling ../../../../../../ib_transport_protocol/msn_table.cpp in debug mode
   Compiling ../../../../../../ib_transport_protocol/conn_table.cpp in debug mode
   Compiling ../../../../../../ib_transport_protocol/state_table.cpp in debug mode
   Compiling ../../../../../../ib_transport_protocol/retransmitter/retransmitter.cpp in debug mode
   Compiling ../../../../../../ib_transport_protocol/transport_timer.cpp in debug mode
   Compiling ../../../../../../ib_transport_protocol/read_req_table.cpp in debug mode
   Compiling ../../../../../../ib_transport_protocol/ib_transport_protocol.cpp in debug mode
   Compiling ../../../../../../ib_transport_protocol/ib_utils.cpp in debug mode
   Compiling ../../../../../../udp/udp.cpp in debug mode
   Compiling ../../../../../../ipv6/ipv6.cpp in debug mode
   Compiling ../../../../../../ipv4/ipv4.cpp in debug mode
   Compiling ../../../../../../ipv4/ipv4_utils.cpp in debug mode
   Compiling ../../../../../../axi_utils.cpp in debug mode
   Generating csim.exe
make[4]: Leaving directory '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/csim/build'
ip addressd1 d4 01 0b ff 53 0f 02 00 00 00 00 00 00 80 fe 
rev addressfe 80 00 00 00 00 00 00 02 0f 53 ff 0b 01 d4 d1 
[ERROR] could not open test rx input file.
@E Simulation failed: Function 'main' returns nonzero value '255'.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.82 seconds. CPU system time: 2.58 seconds. Elapsed time: 31.4 seconds; current allocated memory: 0.000 MB.
4
    while executing
"source make.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total CPU user time: 31.53 seconds. Total CPU system time: 3.06 seconds. Total elapsed time: 44.43 seconds; peak allocated memory: 1.071 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Aug 15 18:34:34 2023...
