{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Full Version " "Info: Version 6.1 Build 201 11/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 28 23:34:21 2007 " "Info: Processing started: Tue Aug 28 23:34:21 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pacman -c pacman " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pacman -c pacman" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "pacman EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"pacman\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFCHECKER_NON_REGISTERED_RAM_FOUND" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[2\] " "Info: Design contains non-registered write enable \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[2\]\". Random data may be written to it during initialization." {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Design contains non-registered write enable \"%1!s!\". Random data may be written to it during initialization." 0 0}
{ "Info" "IFCHECKER_NON_REGISTERED_RAM_FOUND" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\] " "Info: Design contains non-registered write enable \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]\". Random data may be written to it during initialization." {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Design contains non-registered write enable \"%1!s!\". Random data may be written to it during initialization." 0 0}
{ "Info" "IFCHECKER_NON_REGISTERED_RAM_FOUND" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[0\] " "Info: Design contains non-registered write enable \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[0\]\". Random data may be written to it during initialization." {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Design contains non-registered write enable \"%1!s!\". Random data may be written to it during initialization." 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Aug 28 2007 23:35:20 " "Info: Started fitting attempt 1 on Tue Aug 28 2007 at 23:35:20" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:10 " "Info: Fitter placement operations ending: elapsed time is 00:02:10" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info: Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Allocated 173 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 28 23:38:18 2007 " "Info: Processing ended: Tue Aug 28 23:38:18 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:03:57 " "Info: Elapsed time: 00:03:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
