#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\PDS_2022.1\Pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Oct 18 10:20:52 2022
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
W: ConstraintEditor-4019: Port 'addra[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'addra[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'dina[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'douta[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'ena' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wea' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
I: Constant propagation done on u_ram_1port/U_ipml_spram_ram_1port/N62 (bmsREDAND).
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (352.9%)

Start mod-gen.
I: Constant propagation done on u_ram_rw/N1_eq0 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux0 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq1 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq2 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux2 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq3 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_eq4 (bmsREDXOR).
I: Constant propagation done on u_ram_rw/N1_mux4 (bmsWIDEMUX).
I: Constant propagation done on u_ram_rw/N1_eq5 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.012s wall, 0.000s user + 0.016s system = 0.016s CPU (132.8%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (102.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N1
W: Unable to honor max fanout constraint for gtp_inv driven net N1

Cell Usage:
GTP_DFF_C                    19 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      2 uses
GTP_LUT2                      3 uses
GTP_LUT3                      1 use
GTP_LUT4                      1 use
GTP_LUT5                      1 use
GTP_LUT5CARRY                12 uses

I/O ports: 25
GTP_INBUF                   2 uses
GTP_OUTBUF                 23 uses

Mapping Summary:
Total LUTs: 20 of 17536 (0.11%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 20
Total Registers: 19 of 26304 (0.07%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 19
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                19
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ip_1port_ram' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_1port_ram_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'addra[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'addra[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dina[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'douta[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ena' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'wea' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Oct 18 10:20:54 2022
Action synthesize: Peak memory pool usage is 226 MB
