# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../BFISA.srcs/sim_1/imports/BFISA/top_tb.vhd" \

# Do not sort compile order
nosort
