
Final_Project_ARM_Basic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d114  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f4  0800d2a8  0800d2a8  0000e2a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d99c  0800d99c  0000f20c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d99c  0800d99c  0000e99c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d9a4  0800d9a4  0000f20c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d9a4  0800d9a4  0000e9a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d9a8  0800d9a8  0000e9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000020c  20000000  0800d9ac  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f20c  2**0
                  CONTENTS
 10 .bss          00000b18  2000020c  2000020c  0000f20c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000d24  20000d24  0000f20c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f20c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011af2  00000000  00000000  0000f23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000277d  00000000  00000000  00020d2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001070  00000000  00000000  000234b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cec  00000000  00000000  00024520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023bf0  00000000  00000000  0002520c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012dac  00000000  00000000  00048dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db032  00000000  00000000  0005bba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00136bda  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c6c  00000000  00000000  00136c20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008b  00000000  00000000  0013c88c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d28c 	.word	0x0800d28c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	0800d28c 	.word	0x0800d28c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <UART_CircularBuffer_init>:
#include "CircularBuffer.h"
#include <stdarg.h>
#include <stdio.h>
#include <string.h>

void UART_CircularBuffer_init(UART_CircularBuffer* buf, UART_HandleTypeDef* huart, uint8_t* dataBuf, int16_t size) {
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
 800102c:	807b      	strh	r3, [r7, #2]
  buf->HUART = huart;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	68ba      	ldr	r2, [r7, #8]
 8001032:	601a      	str	r2, [r3, #0]
  buf->Buffer = dataBuf;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	687a      	ldr	r2, [r7, #4]
 8001038:	605a      	str	r2, [r3, #4]
  buf->Size = size;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	887a      	ldrh	r2, [r7, #2]
 800103e:	819a      	strh	r2, [r3, #12]
  buf->Overflow = 0;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2200      	movs	r2, #0
 8001044:	741a      	strb	r2, [r3, #16]
  buf->RPos = 0;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	2200      	movs	r2, #0
 800104a:	815a      	strh	r2, [r3, #10]
  buf->WPos = 0;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2200      	movs	r2, #0
 8001050:	811a      	strh	r2, [r3, #8]
  buf->InReceive = 0;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	2200      	movs	r2, #0
 8001056:	745a      	strb	r2, [r3, #17]
  buf->InTransmit = 0;
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2200      	movs	r2, #0
 800105c:	749a      	strb	r2, [r3, #18]
}
 800105e:	bf00      	nop
 8001060:	3714      	adds	r7, #20
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr

0800106a <UART_CircularBuffer_availableUncheck>:

int16_t UART_CircularBuffer_availableUncheck(UART_CircularBuffer* buf) {
 800106a:	b480      	push	{r7}
 800106c:	b083      	sub	sp, #12
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
  return buf->Size * buf->Overflow + buf->WPos - buf->RPos;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001078:	b29b      	uxth	r3, r3
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	7c12      	ldrb	r2, [r2, #16]
 800107e:	fb13 f302 	smulbb	r3, r3, r2
 8001082:	b29a      	uxth	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800108a:	b29b      	uxth	r3, r3
 800108c:	4413      	add	r3, r2
 800108e:	b29a      	uxth	r2, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001096:	b29b      	uxth	r3, r3
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	b29b      	uxth	r3, r3
 800109c:	b21b      	sxth	r3, r3
}
 800109e:	4618      	mov	r0, r3
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr

080010aa <UART_CircularBuffer_spaceUncheck>:
int16_t UART_CircularBuffer_spaceUncheck(UART_CircularBuffer* buf) {
 80010aa:	b480      	push	{r7}
 80010ac:	b083      	sub	sp, #12
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
  return buf->Size * (!buf->Overflow) + buf->RPos - buf->WPos;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	7c1b      	ldrb	r3, [r3, #16]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	bf0c      	ite	eq
 80010c2:	2301      	moveq	r3, #1
 80010c4:	2300      	movne	r3, #0
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	fb12 f303 	smulbb	r3, r2, r3
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b29a      	uxth	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	b21b      	sxth	r3, r3
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <UART_CircularBuffer_available>:

int16_t UART_CircularBuffer_available(UART_CircularBuffer* buf) {
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b084      	sub	sp, #16
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
  int16_t bytesLen = buf->HUART->hdmarx ? 
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001104:	2b00      	cmp	r3, #0
 8001106:	d00d      	beq.n	8001124 <UART_CircularBuffer_available+0x2e>
                      buf->PendingBytes - __HAL_DMA_GET_COUNTER(buf->HUART->hdmarx) :
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800110e:	b29a      	uxth	r2, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	b29b      	uxth	r3, r3
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	b29b      	uxth	r3, r3
  int16_t bytesLen = buf->HUART->hdmarx ? 
 8001120:	b21b      	sxth	r3, r3
 8001122:	e00a      	b.n	800113a <UART_CircularBuffer_available+0x44>
                      buf->PendingBytes - buf->HUART->RxXferCount;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800112a:	b29a      	uxth	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001132:	b29b      	uxth	r3, r3
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	b29b      	uxth	r3, r3
  int16_t bytesLen = buf->HUART->hdmarx ? 
 8001138:	b21b      	sxth	r3, r3
 800113a:	81fb      	strh	r3, [r7, #14]
  
  if (bytesLen > 0) {
 800113c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001140:	2b00      	cmp	r3, #0
 8001142:	dd0f      	ble.n	8001164 <UART_CircularBuffer_available+0x6e>
    UART_CircularBuffer_moveWritePos(buf, bytesLen);
 8001144:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001148:	4619      	mov	r1, r3
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f000 f911 	bl	8001372 <UART_CircularBuffer_moveWritePos>
    buf->PendingBytes -= bytesLen;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001156:	b29a      	uxth	r2, r3
 8001158:	89fb      	ldrh	r3, [r7, #14]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	b29b      	uxth	r3, r3
 800115e:	b21a      	sxth	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	81da      	strh	r2, [r3, #14]
  }
  
  return UART_CircularBuffer_availableUncheck(buf);
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff ff80 	bl	800106a <UART_CircularBuffer_availableUncheck>
 800116a:	4603      	mov	r3, r0
}
 800116c:	4618      	mov	r0, r3
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <UART_CircularBuffer_space>:
int16_t UART_CircularBuffer_space(UART_CircularBuffer* buf) {
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  int16_t bytesLen = buf->HUART->hdmatx ? 
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001182:	2b00      	cmp	r3, #0
 8001184:	d00d      	beq.n	80011a2 <UART_CircularBuffer_space+0x2e>
                      buf->PendingBytes - __HAL_DMA_GET_COUNTER(buf->HUART->hdmatx) :
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800118c:	b29a      	uxth	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	b29b      	uxth	r3, r3
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	b29b      	uxth	r3, r3
  int16_t bytesLen = buf->HUART->hdmatx ? 
 800119e:	b21b      	sxth	r3, r3
 80011a0:	e00a      	b.n	80011b8 <UART_CircularBuffer_space+0x44>
                      buf->PendingBytes - buf->HUART->TxXferCount;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	b29b      	uxth	r3, r3
  int16_t bytesLen = buf->HUART->hdmatx ? 
 80011b6:	b21b      	sxth	r3, r3
 80011b8:	81fb      	strh	r3, [r7, #14]
  
  if (bytesLen > 0) {
 80011ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	dd0f      	ble.n	80011e2 <UART_CircularBuffer_space+0x6e>
    UART_CircularBuffer_moveReadPos(buf, bytesLen);
 80011c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011c6:	4619      	mov	r1, r3
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f000 f8f6 	bl	80013ba <UART_CircularBuffer_moveReadPos>
    buf->PendingBytes -= bytesLen;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80011d4:	b29a      	uxth	r2, r3
 80011d6:	89fb      	ldrh	r3, [r7, #14]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	b29b      	uxth	r3, r3
 80011dc:	b21a      	sxth	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	81da      	strh	r2, [r3, #14]
  }
  
  return UART_CircularBuffer_spaceUncheck(buf);
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff ff61 	bl	80010aa <UART_CircularBuffer_spaceUncheck>
 80011e8:	4603      	mov	r3, r0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <UART_CircularBuffer_writeBytes>:

UART_CircularBuffer_Result UART_CircularBuffer_writeBytes(UART_CircularBuffer* buf, uint8_t* data, uint32_t len) {
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b086      	sub	sp, #24
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	60f8      	str	r0, [r7, #12]
 80011fa:	60b9      	str	r1, [r7, #8]
 80011fc:	607a      	str	r2, [r7, #4]
  if (UART_CircularBuffer_space(buf) < len) {
 80011fe:	68f8      	ldr	r0, [r7, #12]
 8001200:	f7ff ffb8 	bl	8001174 <UART_CircularBuffer_space>
 8001204:	4603      	mov	r3, r0
 8001206:	461a      	mov	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4293      	cmp	r3, r2
 800120c:	d901      	bls.n	8001212 <UART_CircularBuffer_writeBytes+0x20>
    return UART_CircularBuffer_Result_NoSpace;
 800120e:	2301      	movs	r3, #1
 8001210:	e04b      	b.n	80012aa <UART_CircularBuffer_writeBytes+0xb8>
  }
  
  if (buf->WPos + len >= buf->Size) {
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001218:	461a      	mov	r2, r3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4413      	add	r3, r2
 800121e:	68fa      	ldr	r2, [r7, #12]
 8001220:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8001224:	4293      	cmp	r3, r2
 8001226:	d326      	bcc.n	8001276 <UART_CircularBuffer_writeBytes+0x84>
    int16_t tmpLen = buf->Size - buf->WPos;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800122e:	b29a      	uxth	r2, r3
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001236:	b29b      	uxth	r3, r3
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	b29b      	uxth	r3, r3
 800123c:	82fb      	strh	r3, [r7, #22]
    
    memcpy(&buf->Buffer[buf->WPos], data, tmpLen);
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	68fa      	ldr	r2, [r7, #12]
 8001244:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001248:	4413      	add	r3, r2
 800124a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800124e:	68b9      	ldr	r1, [r7, #8]
 8001250:	4618      	mov	r0, r3
 8001252:	f008 fd68 	bl	8009d26 <memcpy>
    data += tmpLen;
 8001256:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	4413      	add	r3, r2
 800125e:	60bb      	str	r3, [r7, #8]
    len -= tmpLen;
 8001260:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001264:	687a      	ldr	r2, [r7, #4]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	607b      	str	r3, [r7, #4]
    // buf->WPos = (buf->WPos + tmpLen) % buf->Size
    buf->WPos = 0;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	2200      	movs	r2, #0
 800126e:	811a      	strh	r2, [r3, #8]
    buf->Overflow = 1;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2201      	movs	r2, #1
 8001274:	741a      	strb	r2, [r3, #16]
  }
  
  if (len > 0) {
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d015      	beq.n	80012a8 <UART_CircularBuffer_writeBytes+0xb6>
    memcpy(&buf->Buffer[buf->WPos], data, len);
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001286:	4413      	add	r3, r2
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	68b9      	ldr	r1, [r7, #8]
 800128c:	4618      	mov	r0, r3
 800128e:	f008 fd4a 	bl	8009d26 <memcpy>
    buf->WPos += len;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001298:	b29a      	uxth	r2, r3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	b29b      	uxth	r3, r3
 800129e:	4413      	add	r3, r2
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	811a      	strh	r2, [r3, #8]
  }
    
  return UART_CircularBuffer_Result_Ok;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3718      	adds	r7, #24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <UART_CircularBuffer_readBytes>:
UART_CircularBuffer_Result UART_CircularBuffer_readBytes(UART_CircularBuffer* buf, uint8_t* data, uint32_t len) {
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b086      	sub	sp, #24
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	60f8      	str	r0, [r7, #12]
 80012ba:	60b9      	str	r1, [r7, #8]
 80012bc:	607a      	str	r2, [r7, #4]
  if (UART_CircularBuffer_available(buf) < len) {
 80012be:	68f8      	ldr	r0, [r7, #12]
 80012c0:	f7ff ff19 	bl	80010f6 <UART_CircularBuffer_available>
 80012c4:	4603      	mov	r3, r0
 80012c6:	461a      	mov	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d901      	bls.n	80012d2 <UART_CircularBuffer_readBytes+0x20>
    return UART_CircularBuffer_Result_NoAvailable;
 80012ce:	2302      	movs	r3, #2
 80012d0:	e04b      	b.n	800136a <UART_CircularBuffer_readBytes+0xb8>
  }
  
  if (buf->RPos + len >= buf->Size) {
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80012d8:	461a      	mov	r2, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4413      	add	r3, r2
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d326      	bcc.n	8001336 <UART_CircularBuffer_readBytes+0x84>
    int16_t tmpLen = buf->Size - buf->RPos;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80012ee:	b29a      	uxth	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	82fb      	strh	r3, [r7, #22]
    
    memcpy(data, &buf->Buffer[buf->RPos], tmpLen);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001308:	4413      	add	r3, r2
 800130a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800130e:	4619      	mov	r1, r3
 8001310:	68b8      	ldr	r0, [r7, #8]
 8001312:	f008 fd08 	bl	8009d26 <memcpy>
    data += tmpLen;
 8001316:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800131a:	68ba      	ldr	r2, [r7, #8]
 800131c:	4413      	add	r3, r2
 800131e:	60bb      	str	r3, [r7, #8]
    len -= tmpLen;
 8001320:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	607b      	str	r3, [r7, #4]
    // buf->RPos = (buf->RPos + tmpLen) % buf->Size
    buf->RPos = 0;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2200      	movs	r2, #0
 800132e:	815a      	strh	r2, [r3, #10]
    buf->Overflow = 0;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2200      	movs	r2, #0
 8001334:	741a      	strb	r2, [r3, #16]
  }
  
  if (len > 0) {
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d015      	beq.n	8001368 <UART_CircularBuffer_readBytes+0xb6>
    memcpy(data, &buf->Buffer[buf->RPos], len);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001346:	4413      	add	r3, r2
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	4619      	mov	r1, r3
 800134c:	68b8      	ldr	r0, [r7, #8]
 800134e:	f008 fcea 	bl	8009d26 <memcpy>
    buf->RPos += len;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001358:	b29a      	uxth	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	b29b      	uxth	r3, r3
 800135e:	4413      	add	r3, r2
 8001360:	b29b      	uxth	r3, r3
 8001362:	b21a      	sxth	r2, r3
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	815a      	strh	r2, [r3, #10]
  }
    
  return UART_CircularBuffer_Result_Ok;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3718      	adds	r7, #24
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <UART_CircularBuffer_moveWritePos>:
  
  return UART_CircularBuffer_writeBytes(buf, (uint8_t*) temp, len);
}


void UART_CircularBuffer_moveWritePos(UART_CircularBuffer* buf, int16_t step) {
 8001372:	b480      	push	{r7}
 8001374:	b083      	sub	sp, #12
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
 800137a:	460b      	mov	r3, r1
 800137c:	807b      	strh	r3, [r7, #2]
  buf->WPos += step;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001384:	b29a      	uxth	r2, r3
 8001386:	887b      	ldrh	r3, [r7, #2]
 8001388:	4413      	add	r3, r2
 800138a:	b29b      	uxth	r3, r3
 800138c:	b21a      	sxth	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	811a      	strh	r2, [r3, #8]
  if (buf->WPos >= buf->Size) {
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800139e:	429a      	cmp	r2, r3
 80013a0:	db05      	blt.n	80013ae <UART_CircularBuffer_moveWritePos+0x3c>
    buf->WPos = 0;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	811a      	strh	r2, [r3, #8]
    buf->Overflow = 1;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2201      	movs	r2, #1
 80013ac:	741a      	strb	r2, [r3, #16]
  }
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr

080013ba <UART_CircularBuffer_moveReadPos>:

void UART_CircularBuffer_moveReadPos(UART_CircularBuffer* buf, int16_t step) {
 80013ba:	b480      	push	{r7}
 80013bc:	b083      	sub	sp, #12
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
 80013c2:	460b      	mov	r3, r1
 80013c4:	807b      	strh	r3, [r7, #2]
  buf->RPos += step;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	887b      	ldrh	r3, [r7, #2]
 80013d0:	4413      	add	r3, r2
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	815a      	strh	r2, [r3, #10]
  if (buf->RPos >= buf->Size) {
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	db05      	blt.n	80013f6 <UART_CircularBuffer_moveReadPos+0x3c>
    buf->RPos = 0;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2200      	movs	r2, #0
 80013ee:	815a      	strh	r2, [r3, #10]
    buf->Overflow = 0;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2200      	movs	r2, #0
 80013f4:	741a      	strb	r2, [r3, #16]
  }
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <UART_CircularBuffer_directAvailable>:
int16_t UART_CircularBuffer_directAvailable(UART_CircularBuffer* buf) {
 8001402:	b480      	push	{r7}
 8001404:	b083      	sub	sp, #12
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
  return buf->Overflow ? buf->Size - buf->RPos :
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	7c1b      	ldrb	r3, [r3, #16]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d00b      	beq.n	800142a <UART_CircularBuffer_directAvailable+0x28>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001418:	b29a      	uxth	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001420:	b29b      	uxth	r3, r3
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	b29b      	uxth	r3, r3
 8001426:	b21b      	sxth	r3, r3
 8001428:	e00a      	b.n	8001440 <UART_CircularBuffer_directAvailable+0x3e>
                         buf->WPos - buf->RPos;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001430:	b29a      	uxth	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001438:	b29b      	uxth	r3, r3
 800143a:	1ad3      	subs	r3, r2, r3
 800143c:	b29b      	uxth	r3, r3
  return buf->Overflow ? buf->Size - buf->RPos :
 800143e:	b21b      	sxth	r3, r3
}
 8001440:	4618      	mov	r0, r3
 8001442:	370c      	adds	r7, #12
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <UART_CircularBuffer_directSpace>:
int16_t UART_CircularBuffer_directSpace(UART_CircularBuffer* buf) {
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  return buf->Overflow ? buf->RPos - buf->WPos :
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	7c1b      	ldrb	r3, [r3, #16]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d00b      	beq.n	8001474 <UART_CircularBuffer_directSpace+0x28>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001462:	b29a      	uxth	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800146a:	b29b      	uxth	r3, r3
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	b29b      	uxth	r3, r3
 8001470:	b21b      	sxth	r3, r3
 8001472:	e00a      	b.n	800148a <UART_CircularBuffer_directSpace+0x3e>
                         buf->Size - buf->WPos;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800147a:	b29a      	uxth	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001482:	b29b      	uxth	r3, r3
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	b29b      	uxth	r3, r3
  return buf->Overflow ? buf->RPos - buf->WPos :
 8001488:	b21b      	sxth	r3, r3
}
 800148a:	4618      	mov	r0, r3
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <UART_CircularBuffer_directAvailableAt>:
int16_t UART_CircularBuffer_directAvailableAt(UART_CircularBuffer* buf, int16_t index) {
 8001496:	b580      	push	{r7, lr}
 8001498:	b084      	sub	sp, #16
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	460b      	mov	r3, r1
 80014a0:	807b      	strh	r3, [r7, #2]
  int16_t len = UART_CircularBuffer_availableUncheck(buf);
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff fde1 	bl	800106a <UART_CircularBuffer_availableUncheck>
 80014a8:	4603      	mov	r3, r0
 80014aa:	81fb      	strh	r3, [r7, #14]
  int16_t dirLen = UART_CircularBuffer_directAvailable(buf);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff ffa8 	bl	8001402 <UART_CircularBuffer_directAvailable>
 80014b2:	4603      	mov	r3, r0
 80014b4:	81bb      	strh	r3, [r7, #12]
  if (len == dirLen) {
 80014b6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80014ba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d105      	bne.n	80014ce <UART_CircularBuffer_directAvailableAt+0x38>
      return len - index;
 80014c2:	89fa      	ldrh	r2, [r7, #14]
 80014c4:	887b      	ldrh	r3, [r7, #2]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	b21b      	sxth	r3, r3
 80014cc:	e016      	b.n	80014fc <UART_CircularBuffer_directAvailableAt+0x66>
  }
  else {
      return dirLen > index ? dirLen - index :
 80014ce:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80014d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	dd05      	ble.n	80014e6 <UART_CircularBuffer_directAvailableAt+0x50>
 80014da:	89ba      	ldrh	r2, [r7, #12]
 80014dc:	887b      	ldrh	r3, [r7, #2]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	e00a      	b.n	80014fc <UART_CircularBuffer_directAvailableAt+0x66>
                              buf->WPos - (index - dirLen);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	89b9      	ldrh	r1, [r7, #12]
 80014f0:	887b      	ldrh	r3, [r7, #2]
 80014f2:	1acb      	subs	r3, r1, r3
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	4413      	add	r3, r2
 80014f8:	b29b      	uxth	r3, r3
      return dirLen > index ? dirLen - index :
 80014fa:	b21b      	sxth	r3, r3
  }
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3710      	adds	r7, #16
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <UART_CircularBuffer_getReadDataPtr>:
  else {
      return dirLen > index ? dirLen - index :
                              buf->RPos - (index - dirLen);
  }
}
uint8_t* UART_CircularBuffer_getReadDataPtr(UART_CircularBuffer* buf) {
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  return &buf->Buffer[buf->RPos];
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001516:	4413      	add	r3, r2
}
 8001518:	4618      	mov	r0, r3
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <UART_CircularBuffer_getWriteDataPtr>:
uint8_t* UART_CircularBuffer_getWriteDataPtr(UART_CircularBuffer* buf) {
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  return &buf->Buffer[buf->WPos];
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001536:	4413      	add	r3, r2
}
 8001538:	4618      	mov	r0, r3
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <UART_CircularBuffer_getReadDataPtrAt>:
uint8_t* UART_CircularBuffer_getReadDataPtrAt(UART_CircularBuffer* buf, int16_t index) {
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	460b      	mov	r3, r1
 800154e:	807b      	strh	r3, [r7, #2]
  index += buf->RPos;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001556:	b29a      	uxth	r2, r3
 8001558:	887b      	ldrh	r3, [r7, #2]
 800155a:	4413      	add	r3, r2
 800155c:	b29b      	uxth	r3, r3
 800155e:	807b      	strh	r3, [r7, #2]

  if (index >= buf->Size) {
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001566:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800156a:	429a      	cmp	r2, r3
 800156c:	db0a      	blt.n	8001584 <UART_CircularBuffer_getReadDataPtrAt+0x40>
      index %= buf->Size;
 800156e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8001578:	fb93 f1f2 	sdiv	r1, r3, r2
 800157c:	fb01 f202 	mul.w	r2, r1, r2
 8001580:	1a9b      	subs	r3, r3, r2
 8001582:	807b      	strh	r3, [r7, #2]
  }

  return &buf->Buffer[index];
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800158c:	4413      	add	r3, r2
}
 800158e:	4618      	mov	r0, r3
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr

0800159a <UART_CircularBuffer_findPat>:
  }
  
  return p == NULL ? -1 : (int16_t)(p - base) + offset;
}

int16_t UART_CircularBuffer_findPat(UART_CircularBuffer* buf, uint8_t* pat, int16_t len) {
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	60f8      	str	r0, [r7, #12]
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	4613      	mov	r3, r2
 80015a6:	80fb      	strh	r3, [r7, #6]
  if (UART_CircularBuffer_available(buf) < len) {
 80015a8:	68f8      	ldr	r0, [r7, #12]
 80015aa:	f7ff fda4 	bl	80010f6 <UART_CircularBuffer_available>
 80015ae:	4603      	mov	r3, r0
 80015b0:	461a      	mov	r2, r3
 80015b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015b6:	4293      	cmp	r3, r2
 80015b8:	dd02      	ble.n	80015c0 <UART_CircularBuffer_findPat+0x26>
    return -1;
 80015ba:	f04f 33ff 	mov.w	r3, #4294967295
 80015be:	e026      	b.n	800160e <UART_CircularBuffer_findPat+0x74>
  }

  int16_t index = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	82fb      	strh	r3, [r7, #22]

  while ((index = UART_CircularBuffer_findByteAt(buf, index, *pat)) >= 0) {
 80015c4:	e013      	b.n	80015ee <UART_CircularBuffer_findPat+0x54>
    if (UART_CircularBuffer_compareAt(buf, index, pat, len) == 0) {
 80015c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ca:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	68f8      	ldr	r0, [r7, #12]
 80015d2:	f000 f879 	bl	80016c8 <UART_CircularBuffer_compareAt>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d102      	bne.n	80015e2 <UART_CircularBuffer_findPat+0x48>
      return index;
 80015dc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015e0:	e015      	b.n	800160e <UART_CircularBuffer_findPat+0x74>
    }
    index++;
 80015e2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	3301      	adds	r3, #1
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	82fb      	strh	r3, [r7, #22]
  while ((index = UART_CircularBuffer_findByteAt(buf, index, *pat)) >= 0) {
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	781a      	ldrb	r2, [r3, #0]
 80015f2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015f6:	4619      	mov	r1, r3
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f000 f80c 	bl	8001616 <UART_CircularBuffer_findByteAt>
 80015fe:	4603      	mov	r3, r0
 8001600:	82fb      	strh	r3, [r7, #22]
 8001602:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001606:	2b00      	cmp	r3, #0
 8001608:	dadd      	bge.n	80015c6 <UART_CircularBuffer_findPat+0x2c>
  }

  return -1;
 800160a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800160e:	4618      	mov	r0, r3
 8001610:	3718      	adds	r7, #24
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <UART_CircularBuffer_findByteAt>:

int16_t UART_CircularBuffer_findByteAt(UART_CircularBuffer* buf, int16_t offset, uint8_t val) {
 8001616:	b590      	push	{r4, r7, lr}
 8001618:	b087      	sub	sp, #28
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
 800161e:	460b      	mov	r3, r1
 8001620:	807b      	strh	r3, [r7, #2]
 8001622:	4613      	mov	r3, r2
 8001624:	707b      	strb	r3, [r7, #1]
  int16_t tmpLen = 0;
 8001626:	2300      	movs	r3, #0
 8001628:	81fb      	strh	r3, [r7, #14]
  uint8_t* pStart = UART_CircularBuffer_getReadDataPtrAt(buf, offset);
 800162a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800162e:	4619      	mov	r1, r3
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f7ff ff87 	bl	8001544 <UART_CircularBuffer_getReadDataPtrAt>
 8001636:	6178      	str	r0, [r7, #20]
  uint8_t* pEnd;

  if (UART_CircularBuffer_availableUncheck(buf) < offset) {
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff fd16 	bl	800106a <UART_CircularBuffer_availableUncheck>
 800163e:	4603      	mov	r3, r0
 8001640:	461a      	mov	r2, r3
 8001642:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001646:	4293      	cmp	r3, r2
 8001648:	dd02      	ble.n	8001650 <UART_CircularBuffer_findByteAt+0x3a>
      return -1;
 800164a:	f04f 33ff 	mov.w	r3, #4294967295
 800164e:	e037      	b.n	80016c0 <UART_CircularBuffer_findByteAt+0xaa>
  }

  tmpLen = UART_CircularBuffer_directAvailableAt(buf, offset);
 8001650:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001654:	4619      	mov	r1, r3
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff ff1d 	bl	8001496 <UART_CircularBuffer_directAvailableAt>
 800165c:	4603      	mov	r3, r0
 800165e:	81fb      	strh	r3, [r7, #14]
  pEnd = memchr(pStart, val, tmpLen);
 8001660:	787b      	ldrb	r3, [r7, #1]
 8001662:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001666:	4619      	mov	r1, r3
 8001668:	6978      	ldr	r0, [r7, #20]
 800166a:	f7fe fdb1 	bl	80001d0 <memchr>
 800166e:	6138      	str	r0, [r7, #16]
  if (!pEnd && (tmpLen + offset) < UART_CircularBuffer_available(buf)) {
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d116      	bne.n	80016a4 <UART_CircularBuffer_findByteAt+0x8e>
 8001676:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800167a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800167e:	18d4      	adds	r4, r2, r3
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff fd38 	bl	80010f6 <UART_CircularBuffer_available>
 8001686:	4603      	mov	r3, r0
 8001688:	429c      	cmp	r4, r3
 800168a:	da0b      	bge.n	80016a4 <UART_CircularBuffer_findByteAt+0x8e>
      pStart = buf->Buffer;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	617b      	str	r3, [r7, #20]
      pEnd = memchr(pStart, val, buf->WPos);
 8001692:	7879      	ldrb	r1, [r7, #1]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800169a:	461a      	mov	r2, r3
 800169c:	6978      	ldr	r0, [r7, #20]
 800169e:	f7fe fd97 	bl	80001d0 <memchr>
 80016a2:	6138      	str	r0, [r7, #16]
  }

  return pEnd != NULL ? (int16_t)(pEnd - pStart) + offset : -1;
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d008      	beq.n	80016bc <UART_CircularBuffer_findByteAt+0xa6>
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	b29a      	uxth	r2, r3
 80016b2:	887b      	ldrh	r3, [r7, #2]
 80016b4:	4413      	add	r3, r2
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	b21b      	sxth	r3, r3
 80016ba:	e001      	b.n	80016c0 <UART_CircularBuffer_findByteAt+0xaa>
 80016bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	371c      	adds	r7, #28
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd90      	pop	{r4, r7, pc}

080016c8 <UART_CircularBuffer_compareAt>:

int16_t UART_CircularBuffer_compareAt(UART_CircularBuffer* buf, int16_t index, uint8_t* val, int16_t len) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b086      	sub	sp, #24
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	607a      	str	r2, [r7, #4]
 80016d2:	461a      	mov	r2, r3
 80016d4:	460b      	mov	r3, r1
 80016d6:	817b      	strh	r3, [r7, #10]
 80016d8:	4613      	mov	r3, r2
 80016da:	813b      	strh	r3, [r7, #8]
  int16_t result;
  int16_t tmpLen;

  if (len == 0) {
 80016dc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <UART_CircularBuffer_compareAt+0x20>
    return 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	e04f      	b.n	8001788 <UART_CircularBuffer_compareAt+0xc0>
  }

  if (UART_CircularBuffer_availableUncheck(buf) - index < len) {
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f7ff fcbe 	bl	800106a <UART_CircularBuffer_availableUncheck>
 80016ee:	4603      	mov	r3, r0
 80016f0:	461a      	mov	r2, r3
 80016f2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80016f6:	1ad2      	subs	r2, r2, r3
 80016f8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	da02      	bge.n	8001706 <UART_CircularBuffer_compareAt+0x3e>
    return -2;
 8001700:	f06f 0301 	mvn.w	r3, #1
 8001704:	e040      	b.n	8001788 <UART_CircularBuffer_compareAt+0xc0>
  }

  tmpLen = UART_CircularBuffer_directAvailableAt(buf, index);
 8001706:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800170a:	4619      	mov	r1, r3
 800170c:	68f8      	ldr	r0, [r7, #12]
 800170e:	f7ff fec2 	bl	8001496 <UART_CircularBuffer_directAvailableAt>
 8001712:	4603      	mov	r3, r0
 8001714:	82fb      	strh	r3, [r7, #22]
  if (tmpLen < len) {
 8001716:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800171a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800171e:	429a      	cmp	r2, r3
 8001720:	da24      	bge.n	800176c <UART_CircularBuffer_compareAt+0xa4>
      if ((result = (int8_t) memcmp(UART_CircularBuffer_getReadDataPtrAt(buf, index), val, tmpLen)) != 0) {
 8001722:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001726:	4619      	mov	r1, r3
 8001728:	68f8      	ldr	r0, [r7, #12]
 800172a:	f7ff ff0b 	bl	8001544 <UART_CircularBuffer_getReadDataPtrAt>
 800172e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001732:	461a      	mov	r2, r3
 8001734:	6879      	ldr	r1, [r7, #4]
 8001736:	f008 fa17 	bl	8009b68 <memcmp>
 800173a:	4603      	mov	r3, r0
 800173c:	b25b      	sxtb	r3, r3
 800173e:	82bb      	strh	r3, [r7, #20]
 8001740:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d002      	beq.n	800174e <UART_CircularBuffer_compareAt+0x86>
          return result;
 8001748:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800174c:	e01c      	b.n	8001788 <UART_CircularBuffer_compareAt+0xc0>
      }

      index += tmpLen;
 800174e:	897a      	ldrh	r2, [r7, #10]
 8001750:	8afb      	ldrh	r3, [r7, #22]
 8001752:	4413      	add	r3, r2
 8001754:	b29b      	uxth	r3, r3
 8001756:	817b      	strh	r3, [r7, #10]
      val += tmpLen;
 8001758:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	4413      	add	r3, r2
 8001760:	607b      	str	r3, [r7, #4]
      len -= tmpLen;
 8001762:	893a      	ldrh	r2, [r7, #8]
 8001764:	8afb      	ldrh	r3, [r7, #22]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	b29b      	uxth	r3, r3
 800176a:	813b      	strh	r3, [r7, #8]
  }

  return (int8_t) memcmp(UART_CircularBuffer_getReadDataPtrAt(buf, index), val, len);
 800176c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001770:	4619      	mov	r1, r3
 8001772:	68f8      	ldr	r0, [r7, #12]
 8001774:	f7ff fee6 	bl	8001544 <UART_CircularBuffer_getReadDataPtrAt>
 8001778:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800177c:	461a      	mov	r2, r3
 800177e:	6879      	ldr	r1, [r7, #4]
 8001780:	f008 f9f2 	bl	8009b68 <memcmp>
 8001784:	4603      	mov	r3, r0
 8001786:	b25b      	sxtb	r3, r3
}
 8001788:	4618      	mov	r0, r3
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <UART_CircularBuffer_receive>:

// --------------------- UART Rx APIs --------------------------
void UART_CircularBuffer_receive(UART_CircularBuffer* buf) {
 8001790:	b590      	push	{r4, r7, lr}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  if (!buf->InReceive) {
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	7c5b      	ldrb	r3, [r3, #17]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d130      	bne.n	8001802 <UART_CircularBuffer_receive+0x72>
    buf->PendingBytes = UART_CircularBuffer_directSpace(buf);
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff fe53 	bl	800144c <UART_CircularBuffer_directSpace>
 80017a6:	4603      	mov	r3, r0
 80017a8:	461a      	mov	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	81da      	strh	r2, [r3, #14]
    if (buf->PendingBytes > 0) {
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	dd24      	ble.n	8001802 <UART_CircularBuffer_receive+0x72>
      buf->InReceive = 1;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2201      	movs	r2, #1
 80017bc:	745a      	strb	r2, [r3, #17]
      // Check IT or DMA
      if (buf->HUART->hdmarx) {
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d00e      	beq.n	80017e6 <UART_CircularBuffer_receive+0x56>
        HAL_UART_Receive_DMA(
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681c      	ldr	r4, [r3, #0]
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff fea9 	bl	8001524 <UART_CircularBuffer_getWriteDataPtr>
 80017d2:	4601      	mov	r1, r0
            buf->HUART, 
            UART_CircularBuffer_getWriteDataPtr(buf), 
            buf->PendingBytes
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
        HAL_UART_Receive_DMA(
 80017da:	b29b      	uxth	r3, r3
 80017dc:	461a      	mov	r2, r3
 80017de:	4620      	mov	r0, r4
 80017e0:	f005 f90c 	bl	80069fc <HAL_UART_Receive_DMA>
            buf->PendingBytes
        );
      }
    }
  }
}
 80017e4:	e00d      	b.n	8001802 <UART_CircularBuffer_receive+0x72>
        HAL_UART_Receive_IT(
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681c      	ldr	r4, [r3, #0]
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff fe9a 	bl	8001524 <UART_CircularBuffer_getWriteDataPtr>
 80017f0:	4601      	mov	r1, r0
            buf->PendingBytes
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
        HAL_UART_Receive_IT(
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	461a      	mov	r2, r3
 80017fc:	4620      	mov	r0, r4
 80017fe:	f005 f85c 	bl	80068ba <HAL_UART_Receive_IT>
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	bd90      	pop	{r4, r7, pc}

0800180a <UART_CircularBuffer_handleRx>:
void UART_CircularBuffer_handleRx(UART_CircularBuffer* buf) {
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
  if (buf->InReceive) {
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	7c5b      	ldrb	r3, [r3, #17]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d00c      	beq.n	8001834 <UART_CircularBuffer_handleRx+0x2a>
    buf->InReceive = 0;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	745a      	strb	r2, [r3, #17]
    UART_CircularBuffer_moveWritePos(buf, buf->PendingBytes);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001826:	4619      	mov	r1, r3
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f7ff fda2 	bl	8001372 <UART_CircularBuffer_moveWritePos>
    UART_CircularBuffer_receive(buf);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff ffae 	bl	8001790 <UART_CircularBuffer_receive>
  }
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <UART_CircularBuffer_transmit>:
    UART_CircularBuffer_receiveIdle(buf);
  }
}

// --------------------- UART Tx APIs --------------------------
void UART_CircularBuffer_transmit(UART_CircularBuffer* buf) {
 800183c:	b590      	push	{r4, r7, lr}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  if (!buf->InTransmit) {
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	7c9b      	ldrb	r3, [r3, #18]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d130      	bne.n	80018ae <UART_CircularBuffer_transmit+0x72>
    buf->PendingBytes = UART_CircularBuffer_directAvailable(buf);
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff fdd8 	bl	8001402 <UART_CircularBuffer_directAvailable>
 8001852:	4603      	mov	r3, r0
 8001854:	461a      	mov	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	81da      	strh	r2, [r3, #14]
    if (buf->PendingBytes > 0) {
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001860:	2b00      	cmp	r3, #0
 8001862:	dd24      	ble.n	80018ae <UART_CircularBuffer_transmit+0x72>
      buf->InTransmit = 1;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2201      	movs	r2, #1
 8001868:	749a      	strb	r2, [r3, #18]
      // Check IT or DMA
      if (buf->HUART->hdmatx) {
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001870:	2b00      	cmp	r3, #0
 8001872:	d00e      	beq.n	8001892 <UART_CircularBuffer_transmit+0x56>
        HAL_UART_Transmit_DMA(
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681c      	ldr	r4, [r3, #0]
            buf->HUART, 
            UART_CircularBuffer_getReadDataPtr(buf), 
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f7ff fe43 	bl	8001504 <UART_CircularBuffer_getReadDataPtr>
 800187e:	4601      	mov	r1, r0
            buf->PendingBytes
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
        HAL_UART_Transmit_DMA(
 8001886:	b29b      	uxth	r3, r3
 8001888:	461a      	mov	r2, r3
 800188a:	4620      	mov	r0, r4
 800188c:	f005 f83a 	bl	8006904 <HAL_UART_Transmit_DMA>
            buf->PendingBytes
        );
      }
    }
  }
}
 8001890:	e00d      	b.n	80018ae <UART_CircularBuffer_transmit+0x72>
        HAL_UART_Transmit_IT(
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681c      	ldr	r4, [r3, #0]
            UART_CircularBuffer_getReadDataPtr(buf), 
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7ff fe34 	bl	8001504 <UART_CircularBuffer_getReadDataPtr>
 800189c:	4601      	mov	r1, r0
            buf->PendingBytes
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
        HAL_UART_Transmit_IT(
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	461a      	mov	r2, r3
 80018a8:	4620      	mov	r0, r4
 80018aa:	f004 ffd0 	bl	800684e <HAL_UART_Transmit_IT>
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd90      	pop	{r4, r7, pc}

080018b6 <UART_CircularBuffer_handleTx>:
void UART_CircularBuffer_handleTx(UART_CircularBuffer* buf) {
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
  if (buf->InTransmit) {
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	7c9b      	ldrb	r3, [r3, #18]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00c      	beq.n	80018e0 <UART_CircularBuffer_handleTx+0x2a>
    buf->InTransmit = 0;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	749a      	strb	r2, [r3, #18]
    UART_CircularBuffer_moveReadPos(buf, buf->PendingBytes);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80018d2:	4619      	mov	r1, r3
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff fd70 	bl	80013ba <UART_CircularBuffer_moveReadPos>
    UART_CircularBuffer_transmit(buf);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff ffae 	bl	800183c <UART_CircularBuffer_transmit>
  }
}
 80018e0:	bf00      	nop
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <UART_CircularBuffer_resetIO>:

void UART_CircularBuffer_resetIO(UART_CircularBuffer* buf) {
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  buf->InReceive = 0;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	745a      	strb	r2, [r3, #17]
  buf->InTransmit = 0;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	749a      	strb	r2, [r3, #18]
  buf->RPos = 0;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	815a      	strh	r2, [r3, #10]
  buf->WPos = 0;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	811a      	strh	r2, [r3, #8]
  buf->Overflow = 0;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	741a      	strb	r2, [r3, #16]
  buf->PendingBytes = 0;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	81da      	strh	r2, [r3, #14]
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001926:	f001 fffd 	bl	8003924 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800192a:	f000 f8df 	bl	8001aec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800192e:	f000 faef 	bl	8001f10 <MX_GPIO_Init>
  MX_DMA_Init();
 8001932:	f000 faa7 	bl	8001e84 <MX_DMA_Init>
  MX_ADC1_Init();
 8001936:	f000 f937 	bl	8001ba8 <MX_ADC1_Init>
  MX_TIM1_Init();
 800193a:	f000 f997 	bl	8001c6c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800193e:	f000 fa4d 	bl	8001ddc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001942:	f000 fa75 	bl	8001e30 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */


  LCD16X2_Init(MyLCD);
 8001946:	2000      	movs	r0, #0
 8001948:	f006 fd8c 	bl	8008464 <LCD16X2_Init>
  LCD_printf(MyLCD, " Final Project    STM32 Course  ");
 800194c:	4954      	ldr	r1, [pc, #336]	@ (8001aa0 <main+0x180>)
 800194e:	2000      	movs	r0, #0
 8001950:	f000 fd14 	bl	800237c <LCD_printf>
  HAL_Delay(3000);
 8001954:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001958:	f002 f856 	bl	8003a08 <HAL_Delay>


	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800195c:	2104      	movs	r1, #4
 800195e:	4851      	ldr	r0, [pc, #324]	@ (8001aa4 <main+0x184>)
 8001960:	f004 f864 	bl	8005a2c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001964:	2108      	movs	r1, #8
 8001966:	484f      	ldr	r0, [pc, #316]	@ (8001aa4 <main+0x184>)
 8001968:	f004 f860 	bl	8005a2c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800196c:	210c      	movs	r1, #12
 800196e:	484d      	ldr	r0, [pc, #308]	@ (8001aa4 <main+0x184>)
 8001970:	f004 f85c 	bl	8005a2c <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  HAL_UART_AbortReceive(&huart3);
 8001974:	484c      	ldr	r0, [pc, #304]	@ (8001aa8 <main+0x188>)
 8001976:	f005 f93a 	bl	8006bee <HAL_UART_AbortReceive>
	  HAL_Delay(200);
 800197a:	20c8      	movs	r0, #200	@ 0xc8
 800197c:	f002 f844 	bl	8003a08 <HAL_Delay>
	  GSM_sendSms(PHONE, MESSAGE);
 8001980:	494a      	ldr	r1, [pc, #296]	@ (8001aac <main+0x18c>)
 8001982:	484b      	ldr	r0, [pc, #300]	@ (8001ab0 <main+0x190>)
 8001984:	f001 fb68 	bl	8003058 <GSM_sendSms>

	  UARTs_Init_All();
 8001988:	f000 fb56 	bl	8002038 <UARTs_Init_All>


	  GSM_init(&gsm, &uart3Tx, &uart3Rx);
 800198c:	4a49      	ldr	r2, [pc, #292]	@ (8001ab4 <main+0x194>)
 800198e:	494a      	ldr	r1, [pc, #296]	@ (8001ab8 <main+0x198>)
 8001990:	484a      	ldr	r0, [pc, #296]	@ (8001abc <main+0x19c>)
 8001992:	f001 f871 	bl	8002a78 <GSM_init>

  while (1)
  {

	  uint32_t now = HAL_GetTick();
 8001996:	f002 f82b 	bl	80039f0 <HAL_GetTick>
 800199a:	6078      	str	r0, [r7, #4]


	    if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_5) == 0)
 800199c:	2120      	movs	r1, #32
 800199e:	4848      	ldr	r0, [pc, #288]	@ (8001ac0 <main+0x1a0>)
 80019a0:	f003 fb12 	bl	8004fc8 <HAL_GPIO_ReadPin>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d10e      	bne.n	80019c8 <main+0xa8>
	    {

	        if(now - lastClearPress > DEBOUNCE_TIME)
 80019aa:	4b46      	ldr	r3, [pc, #280]	@ (8001ac4 <main+0x1a4>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2bc8      	cmp	r3, #200	@ 0xc8
 80019b4:	d908      	bls.n	80019c8 <main+0xa8>
	        {
	            LCD16X2_Clear(0);
 80019b6:	2000      	movs	r0, #0
 80019b8:	f006 fcd4 	bl	8008364 <LCD16X2_Clear>
	            lcdCleared = 1;
 80019bc:	4b42      	ldr	r3, [pc, #264]	@ (8001ac8 <main+0x1a8>)
 80019be:	2201      	movs	r2, #1
 80019c0:	701a      	strb	r2, [r3, #0]
	            lastClearPress = now;
 80019c2:	4a40      	ldr	r2, [pc, #256]	@ (8001ac4 <main+0x1a4>)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6013      	str	r3, [r2, #0]
	        }

	    }


	  if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) == 0)
 80019c8:	2110      	movs	r1, #16
 80019ca:	483d      	ldr	r0, [pc, #244]	@ (8001ac0 <main+0x1a0>)
 80019cc:	f003 fafc 	bl	8004fc8 <HAL_GPIO_ReadPin>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d115      	bne.n	8001a02 <main+0xe2>
		  {

	        if(now - lastAutoPress > DEBOUNCE_TIME)
 80019d6:	4b3d      	ldr	r3, [pc, #244]	@ (8001acc <main+0x1ac>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2bc8      	cmp	r3, #200	@ 0xc8
 80019e0:	d90f      	bls.n	8001a02 <main+0xe2>
	        {
	            AutoModeEnabled = !AutoModeEnabled;
 80019e2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ad0 <main+0x1b0>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	bf0c      	ite	eq
 80019ea:	2301      	moveq	r3, #1
 80019ec:	2300      	movne	r3, #0
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	461a      	mov	r2, r3
 80019f2:	4b37      	ldr	r3, [pc, #220]	@ (8001ad0 <main+0x1b0>)
 80019f4:	701a      	strb	r2, [r3, #0]
	            lcdCleared = 0;
 80019f6:	4b34      	ldr	r3, [pc, #208]	@ (8001ac8 <main+0x1a8>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	701a      	strb	r2, [r3, #0]
	            lastAutoPress = now;
 80019fc:	4a33      	ldr	r2, [pc, #204]	@ (8001acc <main+0x1ac>)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6013      	str	r3, [r2, #0]
	        }

		  }

	    if(lcdCleared)
 8001a02:	4b31      	ldr	r3, [pc, #196]	@ (8001ac8 <main+0x1a8>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d148      	bne.n	8001a9c <main+0x17c>
	    {

	    	continue;
	    }

	  if(AutoModeEnabled != lastAutoModeState) {
 8001a0a:	4b31      	ldr	r3, [pc, #196]	@ (8001ad0 <main+0x1b0>)
 8001a0c:	781a      	ldrb	r2, [r3, #0]
 8001a0e:	4b31      	ldr	r3, [pc, #196]	@ (8001ad4 <main+0x1b4>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d01f      	beq.n	8001a56 <main+0x136>

	         LCD16X2_Clear(0);
 8001a16:	2000      	movs	r0, #0
 8001a18:	f006 fca4 	bl	8008364 <LCD16X2_Clear>

	         if(AutoModeEnabled) {
 8001a1c:	4b2c      	ldr	r3, [pc, #176]	@ (8001ad0 <main+0x1b0>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d00c      	beq.n	8001a3e <main+0x11e>

	             LCD_printf(MyLCD, "   Auto  Mode   ");
 8001a24:	492c      	ldr	r1, [pc, #176]	@ (8001ad8 <main+0x1b8>)
 8001a26:	2000      	movs	r0, #0
 8001a28:	f000 fca8 	bl	800237c <LCD_printf>
	             HAL_Delay(2000);
 8001a2c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001a30:	f001 ffea 	bl	8003a08 <HAL_Delay>
	             LCD_printf(MyLCD, "   Send   SMS   ");
 8001a34:	4929      	ldr	r1, [pc, #164]	@ (8001adc <main+0x1bc>)
 8001a36:	2000      	movs	r0, #0
 8001a38:	f000 fca0 	bl	800237c <LCD_printf>
 8001a3c:	e007      	b.n	8001a4e <main+0x12e>

	         }

	         else {
	             LCD_printf(MyLCD, "  Manual  Mode  ");
 8001a3e:	4928      	ldr	r1, [pc, #160]	@ (8001ae0 <main+0x1c0>)
 8001a40:	2000      	movs	r0, #0
 8001a42:	f000 fc9b 	bl	800237c <LCD_printf>
	             HAL_Delay(2000);
 8001a46:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001a4a:	f001 ffdd 	bl	8003a08 <HAL_Delay>

	         }

	         lastAutoModeState = AutoModeEnabled;
 8001a4e:	4b20      	ldr	r3, [pc, #128]	@ (8001ad0 <main+0x1b0>)
 8001a50:	781a      	ldrb	r2, [r3, #0]
 8001a52:	4b20      	ldr	r3, [pc, #128]	@ (8001ad4 <main+0x1b4>)
 8001a54:	701a      	strb	r2, [r3, #0]
	  }

       if(AutoModeEnabled == 1)
 8001a56:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad0 <main+0x1b0>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d108      	bne.n	8001a70 <main+0x150>
       {
	  	  GSM_process(&gsm);
 8001a5e:	4817      	ldr	r0, [pc, #92]	@ (8001abc <main+0x19c>)
 8001a60:	f001 f832 	bl	8002ac8 <GSM_process>
	      smsProcess();
 8001a64:	f000 fcf8 	bl	8002458 <smsProcess>
	      HAL_Delay(500);
 8001a68:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a6c:	f001 ffcc 	bl	8003a08 <HAL_Delay>
       }
       if(AutoModeEnabled == 0)
 8001a70:	4b17      	ldr	r3, [pc, #92]	@ (8001ad0 <main+0x1b0>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d18e      	bne.n	8001996 <main+0x76>
       {

		  Display_ADC_On_LCD();
 8001a78:	f000 fb8a 	bl	8002190 <Display_ADC_On_LCD>

		  checkPotMovement();
 8001a7c:	f000 fb08 	bl	8002090 <checkPotMovement>

		 if(!RGB_Manual_Mode) RGB_Set_Color(ADC_Values[0]);
 8001a80:	4b18      	ldr	r3, [pc, #96]	@ (8001ae4 <main+0x1c4>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d104      	bne.n	8001a92 <main+0x172>
 8001a88:	4b17      	ldr	r3, [pc, #92]	@ (8001ae8 <main+0x1c8>)
 8001a8a:	881b      	ldrh	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f000 fbc1 	bl	8002214 <RGB_Set_Color>

		  HAL_Delay(500);
 8001a92:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a96:	f001 ffb7 	bl	8003a08 <HAL_Delay>
 8001a9a:	e77c      	b.n	8001996 <main+0x76>
	    	continue;
 8001a9c:	bf00      	nop
  {
 8001a9e:	e77a      	b.n	8001996 <main+0x76>
 8001aa0:	0800d2c8 	.word	0x0800d2c8
 8001aa4:	20000270 	.word	0x20000270
 8001aa8:	20000300 	.word	0x20000300
 8001aac:	0800d510 	.word	0x0800d510
 8001ab0:	0800d500 	.word	0x0800d500
 8001ab4:	20000904 	.word	0x20000904
 8001ab8:	200006f0 	.word	0x200006f0
 8001abc:	20000b18 	.word	0x20000b18
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	200004d8 	.word	0x200004d8
 8001ac8:	200004d1 	.word	0x200004d1
 8001acc:	200004d4 	.word	0x200004d4
 8001ad0:	200004d0 	.word	0x200004d0
 8001ad4:	20000000 	.word	0x20000000
 8001ad8:	0800d2ec 	.word	0x0800d2ec
 8001adc:	0800d300 	.word	0x0800d300
 8001ae0:	0800d314 	.word	0x0800d314
 8001ae4:	200004cc 	.word	0x200004cc
 8001ae8:	200004c8 	.word	0x200004c8

08001aec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b094      	sub	sp, #80	@ 0x50
 8001af0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001af2:	f107 0320 	add.w	r3, r7, #32
 8001af6:	2230      	movs	r2, #48	@ 0x30
 8001af8:	2100      	movs	r1, #0
 8001afa:	4618      	mov	r0, r3
 8001afc:	f008 f844 	bl	8009b88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b00:	f107 030c 	add.w	r3, r7, #12
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b10:	2300      	movs	r3, #0
 8001b12:	60bb      	str	r3, [r7, #8]
 8001b14:	4b22      	ldr	r3, [pc, #136]	@ (8001ba0 <SystemClock_Config+0xb4>)
 8001b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b18:	4a21      	ldr	r2, [pc, #132]	@ (8001ba0 <SystemClock_Config+0xb4>)
 8001b1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba0 <SystemClock_Config+0xb4>)
 8001b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b28:	60bb      	str	r3, [r7, #8]
 8001b2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	607b      	str	r3, [r7, #4]
 8001b30:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba4 <SystemClock_Config+0xb8>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a1b      	ldr	r2, [pc, #108]	@ (8001ba4 <SystemClock_Config+0xb8>)
 8001b36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b3a:	6013      	str	r3, [r2, #0]
 8001b3c:	4b19      	ldr	r3, [pc, #100]	@ (8001ba4 <SystemClock_Config+0xb8>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b50:	2310      	movs	r3, #16
 8001b52:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b54:	2300      	movs	r3, #0
 8001b56:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b58:	f107 0320 	add.w	r3, r7, #32
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f003 fa65 	bl	800502c <HAL_RCC_OscConfig>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001b68:	f001 fb46 	bl	80031f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b6c:	230f      	movs	r3, #15
 8001b6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b70:	2300      	movs	r3, #0
 8001b72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b74:	2300      	movs	r3, #0
 8001b76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b80:	f107 030c 	add.w	r3, r7, #12
 8001b84:	2100      	movs	r1, #0
 8001b86:	4618      	mov	r0, r3
 8001b88:	f003 fcc8 	bl	800551c <HAL_RCC_ClockConfig>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001b92:	f001 fb31 	bl	80031f8 <Error_Handler>
  }
}
 8001b96:	bf00      	nop
 8001b98:	3750      	adds	r7, #80	@ 0x50
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	40007000 	.word	0x40007000

08001ba8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bae:	463b      	mov	r3, r7
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001bba:	4b29      	ldr	r3, [pc, #164]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001bbc:	4a29      	ldr	r2, [pc, #164]	@ (8001c64 <MX_ADC1_Init+0xbc>)
 8001bbe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001bc0:	4b27      	ldr	r3, [pc, #156]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001bc6:	4b26      	ldr	r3, [pc, #152]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001bcc:	4b24      	ldr	r3, [pc, #144]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001bce:	2201      	movs	r2, #1
 8001bd0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001bd2:	4b23      	ldr	r3, [pc, #140]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bd8:	4b21      	ldr	r3, [pc, #132]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001be0:	4b1f      	ldr	r3, [pc, #124]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001be6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001be8:	4a1f      	ldr	r2, [pc, #124]	@ (8001c68 <MX_ADC1_Init+0xc0>)
 8001bea:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bec:	4b1c      	ldr	r3, [pc, #112]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001bf8:	4b19      	ldr	r3, [pc, #100]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c00:	4b17      	ldr	r3, [pc, #92]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001c02:	2201      	movs	r2, #1
 8001c04:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c06:	4816      	ldr	r0, [pc, #88]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001c08:	f001 ff22 	bl	8003a50 <HAL_ADC_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001c12:	f001 faf1 	bl	80031f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001c16:	2310      	movs	r3, #16
 8001c18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001c1e:	2307      	movs	r3, #7
 8001c20:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c22:	463b      	mov	r3, r7
 8001c24:	4619      	mov	r1, r3
 8001c26:	480e      	ldr	r0, [pc, #56]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001c28:	f002 f8f4 	bl	8003e14 <HAL_ADC_ConfigChannel>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001c32:	f001 fae1 	bl	80031f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001c36:	2304      	movs	r3, #4
 8001c38:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c42:	463b      	mov	r3, r7
 8001c44:	4619      	mov	r1, r3
 8001c46:	4806      	ldr	r0, [pc, #24]	@ (8001c60 <MX_ADC1_Init+0xb8>)
 8001c48:	f002 f8e4 	bl	8003e14 <HAL_ADC_ConfigChannel>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001c52:	f001 fad1 	bl	80031f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c56:	bf00      	nop
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000228 	.word	0x20000228
 8001c64:	40012000 	.word	0x40012000
 8001c68:	0f000001 	.word	0x0f000001

08001c6c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b096      	sub	sp, #88	@ 0x58
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c72:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c80:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]
 8001c98:	611a      	str	r2, [r3, #16]
 8001c9a:	615a      	str	r2, [r3, #20]
 8001c9c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	2220      	movs	r2, #32
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f007 ff6f 	bl	8009b88 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001caa:	4b4a      	ldr	r3, [pc, #296]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001cac:	4a4a      	ldr	r2, [pc, #296]	@ (8001dd8 <MX_TIM1_Init+0x16c>)
 8001cae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8001cb0:	4b48      	ldr	r3, [pc, #288]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001cb2:	220f      	movs	r2, #15
 8001cb4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb6:	4b47      	ldr	r3, [pc, #284]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4095;
 8001cbc:	4b45      	ldr	r3, [pc, #276]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001cbe:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001cc2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc4:	4b43      	ldr	r3, [pc, #268]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cca:	4b42      	ldr	r3, [pc, #264]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd0:	4b40      	ldr	r3, [pc, #256]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001cd6:	483f      	ldr	r0, [pc, #252]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001cd8:	f003 fe00 	bl	80058dc <HAL_TIM_Base_Init>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001ce2:	f001 fa89 	bl	80031f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ce6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cea:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001cec:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4838      	ldr	r0, [pc, #224]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001cf4:	f004 f824 	bl	8005d40 <HAL_TIM_ConfigClockSource>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001cfe:	f001 fa7b 	bl	80031f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d02:	4834      	ldr	r0, [pc, #208]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001d04:	f003 fe39 	bl	800597a <HAL_TIM_PWM_Init>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001d0e:	f001 fa73 	bl	80031f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d12:	2300      	movs	r3, #0
 8001d14:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d1a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d1e:	4619      	mov	r1, r3
 8001d20:	482c      	ldr	r0, [pc, #176]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001d22:	f004 fbeb 	bl	80064fc <HAL_TIMEx_MasterConfigSynchronization>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001d2c:	f001 fa64 	bl	80031f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d30:	2360      	movs	r3, #96	@ 0x60
 8001d32:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d40:	2300      	movs	r3, #0
 8001d42:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d44:	2300      	movs	r3, #0
 8001d46:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d50:	2204      	movs	r2, #4
 8001d52:	4619      	mov	r1, r3
 8001d54:	481f      	ldr	r0, [pc, #124]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001d56:	f003 ff31 	bl	8005bbc <HAL_TIM_PWM_ConfigChannel>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001d60:	f001 fa4a 	bl	80031f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d68:	2208      	movs	r2, #8
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4819      	ldr	r0, [pc, #100]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001d6e:	f003 ff25 	bl	8005bbc <HAL_TIM_PWM_ConfigChannel>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001d78:	f001 fa3e 	bl	80031f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d80:	220c      	movs	r2, #12
 8001d82:	4619      	mov	r1, r3
 8001d84:	4813      	ldr	r0, [pc, #76]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001d86:	f003 ff19 	bl	8005bbc <HAL_TIM_PWM_ConfigChannel>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001d90:	f001 fa32 	bl	80031f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001da8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dae:	2300      	movs	r3, #0
 8001db0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001db2:	1d3b      	adds	r3, r7, #4
 8001db4:	4619      	mov	r1, r3
 8001db6:	4807      	ldr	r0, [pc, #28]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001db8:	f004 fc1c 	bl	80065f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001dc2:	f001 fa19 	bl	80031f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001dc6:	4803      	ldr	r0, [pc, #12]	@ (8001dd4 <MX_TIM1_Init+0x168>)
 8001dc8:	f001 faaa 	bl	8003320 <HAL_TIM_MspPostInit>

}
 8001dcc:	bf00      	nop
 8001dce:	3758      	adds	r7, #88	@ 0x58
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20000270 	.word	0x20000270
 8001dd8:	40010000 	.word	0x40010000

08001ddc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001de0:	4b11      	ldr	r3, [pc, #68]	@ (8001e28 <MX_USART1_UART_Init+0x4c>)
 8001de2:	4a12      	ldr	r2, [pc, #72]	@ (8001e2c <MX_USART1_UART_Init+0x50>)
 8001de4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001de6:	4b10      	ldr	r3, [pc, #64]	@ (8001e28 <MX_USART1_UART_Init+0x4c>)
 8001de8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001dec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dee:	4b0e      	ldr	r3, [pc, #56]	@ (8001e28 <MX_USART1_UART_Init+0x4c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001df4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e28 <MX_USART1_UART_Init+0x4c>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <MX_USART1_UART_Init+0x4c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e00:	4b09      	ldr	r3, [pc, #36]	@ (8001e28 <MX_USART1_UART_Init+0x4c>)
 8001e02:	220c      	movs	r2, #12
 8001e04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e06:	4b08      	ldr	r3, [pc, #32]	@ (8001e28 <MX_USART1_UART_Init+0x4c>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e0c:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <MX_USART1_UART_Init+0x4c>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e12:	4805      	ldr	r0, [pc, #20]	@ (8001e28 <MX_USART1_UART_Init+0x4c>)
 8001e14:	f004 fc40 	bl	8006698 <HAL_UART_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e1e:	f001 f9eb 	bl	80031f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200002b8 	.word	0x200002b8
 8001e2c:	40011000 	.word	0x40011000

08001e30 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e34:	4b11      	ldr	r3, [pc, #68]	@ (8001e7c <MX_USART3_UART_Init+0x4c>)
 8001e36:	4a12      	ldr	r2, [pc, #72]	@ (8001e80 <MX_USART3_UART_Init+0x50>)
 8001e38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001e3a:	4b10      	ldr	r3, [pc, #64]	@ (8001e7c <MX_USART3_UART_Init+0x4c>)
 8001e3c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e42:	4b0e      	ldr	r3, [pc, #56]	@ (8001e7c <MX_USART3_UART_Init+0x4c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e48:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <MX_USART3_UART_Init+0x4c>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e7c <MX_USART3_UART_Init+0x4c>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e54:	4b09      	ldr	r3, [pc, #36]	@ (8001e7c <MX_USART3_UART_Init+0x4c>)
 8001e56:	220c      	movs	r2, #12
 8001e58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e5a:	4b08      	ldr	r3, [pc, #32]	@ (8001e7c <MX_USART3_UART_Init+0x4c>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e60:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <MX_USART3_UART_Init+0x4c>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e66:	4805      	ldr	r0, [pc, #20]	@ (8001e7c <MX_USART3_UART_Init+0x4c>)
 8001e68:	f004 fc16 	bl	8006698 <HAL_UART_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001e72:	f001 f9c1 	bl	80031f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000300 	.word	0x20000300
 8001e80:	40004800 	.word	0x40004800

08001e84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	607b      	str	r3, [r7, #4]
 8001e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8001f0c <MX_DMA_Init+0x88>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	4a1e      	ldr	r2, [pc, #120]	@ (8001f0c <MX_DMA_Init+0x88>)
 8001e94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001f0c <MX_DMA_Init+0x88>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ea2:	607b      	str	r3, [r7, #4]
 8001ea4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	603b      	str	r3, [r7, #0]
 8001eaa:	4b18      	ldr	r3, [pc, #96]	@ (8001f0c <MX_DMA_Init+0x88>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	4a17      	ldr	r2, [pc, #92]	@ (8001f0c <MX_DMA_Init+0x88>)
 8001eb0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001eb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb6:	4b15      	ldr	r3, [pc, #84]	@ (8001f0c <MX_DMA_Init+0x88>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ebe:	603b      	str	r3, [r7, #0]
 8001ec0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	200c      	movs	r0, #12
 8001ec8:	f002 fa9d 	bl	8004406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001ecc:	200c      	movs	r0, #12
 8001ece:	f002 fab6 	bl	800443e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	200e      	movs	r0, #14
 8001ed8:	f002 fa95 	bl	8004406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001edc:	200e      	movs	r0, #14
 8001ede:	f002 faae 	bl	800443e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	203a      	movs	r0, #58	@ 0x3a
 8001ee8:	f002 fa8d 	bl	8004406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001eec:	203a      	movs	r0, #58	@ 0x3a
 8001eee:	f002 faa6 	bl	800443e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	2046      	movs	r0, #70	@ 0x46
 8001ef8:	f002 fa85 	bl	8004406 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001efc:	2046      	movs	r0, #70	@ 0x46
 8001efe:	f002 fa9e 	bl	800443e <HAL_NVIC_EnableIRQ>

}
 8001f02:	bf00      	nop
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40023800 	.word	0x40023800

08001f10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08a      	sub	sp, #40	@ 0x28
 8001f14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f16:	f107 0314 	add.w	r3, r7, #20
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]
 8001f20:	609a      	str	r2, [r3, #8]
 8001f22:	60da      	str	r2, [r3, #12]
 8001f24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	613b      	str	r3, [r7, #16]
 8001f2a:	4b3f      	ldr	r3, [pc, #252]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	4a3e      	ldr	r2, [pc, #248]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f30:	f043 0310 	orr.w	r3, r3, #16
 8001f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f36:	4b3c      	ldr	r3, [pc, #240]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	f003 0310 	and.w	r3, r3, #16
 8001f3e:	613b      	str	r3, [r7, #16]
 8001f40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	4b38      	ldr	r3, [pc, #224]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	4a37      	ldr	r2, [pc, #220]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f4c:	f043 0304 	orr.w	r3, r3, #4
 8001f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f52:	4b35      	ldr	r3, [pc, #212]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	f003 0304 	and.w	r3, r3, #4
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	4b31      	ldr	r3, [pc, #196]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f66:	4a30      	ldr	r2, [pc, #192]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	60bb      	str	r3, [r7, #8]
 8001f78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	607b      	str	r3, [r7, #4]
 8001f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	4a29      	ldr	r2, [pc, #164]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f84:	f043 0302 	orr.w	r3, r3, #2
 8001f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8a:	4b27      	ldr	r3, [pc, #156]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	607b      	str	r3, [r7, #4]
 8001f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	603b      	str	r3, [r7, #0]
 8001f9a:	4b23      	ldr	r3, [pc, #140]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	4a22      	ldr	r2, [pc, #136]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001fa0:	f043 0308 	orr.w	r3, r3, #8
 8001fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa6:	4b20      	ldr	r3, [pc, #128]	@ (8002028 <MX_GPIO_Init+0x118>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	f003 0308 	and.w	r3, r3, #8
 8001fae:	603b      	str	r3, [r7, #0]
 8001fb0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_RED_Pin|LED_WHITE_Pin|LED_GREEN_Pin, GPIO_PIN_SET);
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001fb8:	481c      	ldr	r0, [pc, #112]	@ (800202c <MX_GPIO_Init+0x11c>)
 8001fba:	f003 f81d 	bl	8004ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_RW_Pin|LCD_RS_Pin|LCD_D7_Pin|LCD_D6_Pin
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f64f 4180 	movw	r1, #64640	@ 0xfc80
 8001fc4:	481a      	ldr	r0, [pc, #104]	@ (8002030 <MX_GPIO_Init+0x120>)
 8001fc6:	f003 f817 	bl	8004ff8 <HAL_GPIO_WritePin>
                          |LCD_D5_Pin|LCD_D4_Pin|LCD_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin;
 8001fca:	2330      	movs	r3, #48	@ 0x30
 8001fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fd6:	f107 0314 	add.w	r3, r7, #20
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4815      	ldr	r0, [pc, #84]	@ (8002034 <MX_GPIO_Init+0x124>)
 8001fde:	f002 fe57 	bl	8004c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_WHITE_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_WHITE_Pin|LED_GREEN_Pin;
 8001fe2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001fe6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fec:	2300      	movs	r3, #0
 8001fee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	480c      	ldr	r0, [pc, #48]	@ (800202c <MX_GPIO_Init+0x11c>)
 8001ffc:	f002 fe48 	bl	8004c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RW_Pin LCD_RS_Pin LCD_D7_Pin LCD_D6_Pin
                           LCD_D5_Pin LCD_D4_Pin LCD_EN_Pin */
  GPIO_InitStruct.Pin = LCD_RW_Pin|LCD_RS_Pin|LCD_D7_Pin|LCD_D6_Pin
 8002000:	f64f 4380 	movw	r3, #64640	@ 0xfc80
 8002004:	617b      	str	r3, [r7, #20]
                          |LCD_D5_Pin|LCD_D4_Pin|LCD_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002006:	2301      	movs	r3, #1
 8002008:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200e:	2300      	movs	r3, #0
 8002010:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002012:	f107 0314 	add.w	r3, r7, #20
 8002016:	4619      	mov	r1, r3
 8002018:	4805      	ldr	r0, [pc, #20]	@ (8002030 <MX_GPIO_Init+0x120>)
 800201a:	f002 fe39 	bl	8004c90 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800201e:	bf00      	nop
 8002020:	3728      	adds	r7, #40	@ 0x28
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40023800 	.word	0x40023800
 800202c:	40020800 	.word	0x40020800
 8002030:	40020c00 	.word	0x40020c00
 8002034:	40021000 	.word	0x40021000

08002038 <UARTs_Init_All>:

/* USER CODE BEGIN 4 */

void UARTs_Init_All(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
    // Initialize UART TX buffers
    UART_CircularBuffer_init(&uart1Tx, &huart1, uart1TxBuf, sizeof(uart1TxBuf));
 800203c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002040:	4a0b      	ldr	r2, [pc, #44]	@ (8002070 <UARTs_Init_All+0x38>)
 8002042:	490c      	ldr	r1, [pc, #48]	@ (8002074 <UARTs_Init_All+0x3c>)
 8002044:	480c      	ldr	r0, [pc, #48]	@ (8002078 <UARTs_Init_All+0x40>)
 8002046:	f7fe ffeb 	bl	8001020 <UART_CircularBuffer_init>
    UART_CircularBuffer_init(&uart3Tx, &huart3, uart3TxBuf, sizeof(uart3TxBuf));
 800204a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800204e:	4a0b      	ldr	r2, [pc, #44]	@ (800207c <UARTs_Init_All+0x44>)
 8002050:	490b      	ldr	r1, [pc, #44]	@ (8002080 <UARTs_Init_All+0x48>)
 8002052:	480c      	ldr	r0, [pc, #48]	@ (8002084 <UARTs_Init_All+0x4c>)
 8002054:	f7fe ffe4 	bl	8001020 <UART_CircularBuffer_init>

    // Initialize UART RX buffer
    UART_CircularBuffer_init(&uart3Rx, &huart3, uart3RxBuf, sizeof(uart3RxBuf));
 8002058:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800205c:	4a0a      	ldr	r2, [pc, #40]	@ (8002088 <UARTs_Init_All+0x50>)
 800205e:	4908      	ldr	r1, [pc, #32]	@ (8002080 <UARTs_Init_All+0x48>)
 8002060:	480a      	ldr	r0, [pc, #40]	@ (800208c <UARTs_Init_All+0x54>)
 8002062:	f7fe ffdd 	bl	8001020 <UART_CircularBuffer_init>

    // Start receiving on uart3 RX
    UART_CircularBuffer_receive(&uart3Rx);
 8002066:	4809      	ldr	r0, [pc, #36]	@ (800208c <UARTs_Init_All+0x54>)
 8002068:	f7ff fb92 	bl	8001790 <UART_CircularBuffer_receive>
}
 800206c:	bf00      	nop
 800206e:	bd80      	pop	{r7, pc}
 8002070:	200004f0 	.word	0x200004f0
 8002074:	200002b8 	.word	0x200002b8
 8002078:	200004dc 	.word	0x200004dc
 800207c:	20000704 	.word	0x20000704
 8002080:	20000300 	.word	0x20000300
 8002084:	200006f0 	.word	0x200006f0
 8002088:	20000918 	.word	0x20000918
 800208c:	20000904 	.word	0x20000904

08002090 <checkPotMovement>:

void checkPotMovement(void) {
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0

    uint16_t currentPotValue = ADC_Values[0];
 8002096:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <checkPotMovement+0x38>)
 8002098:	881b      	ldrh	r3, [r3, #0]
 800209a:	80fb      	strh	r3, [r7, #6]

    if(abs(currentPotValue - lastPotValue) > POT_THRESHOLD) {
 800209c:	88fb      	ldrh	r3, [r7, #6]
 800209e:	4a0b      	ldr	r2, [pc, #44]	@ (80020cc <checkPotMovement+0x3c>)
 80020a0:	8812      	ldrh	r2, [r2, #0]
 80020a2:	1a9b      	subs	r3, r3, r2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	bfb8      	it	lt
 80020a8:	425b      	neglt	r3, r3
 80020aa:	2b23      	cmp	r3, #35	@ 0x23
 80020ac:	dd05      	ble.n	80020ba <checkPotMovement+0x2a>

    	RGB_Manual_Mode = 0;
 80020ae:	4b08      	ldr	r3, [pc, #32]	@ (80020d0 <checkPotMovement+0x40>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	701a      	strb	r2, [r3, #0]
        lastPotValue = currentPotValue;
 80020b4:	4a05      	ldr	r2, [pc, #20]	@ (80020cc <checkPotMovement+0x3c>)
 80020b6:	88fb      	ldrh	r3, [r7, #6]
 80020b8:	8013      	strh	r3, [r2, #0]
    }
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	200004c8 	.word	0x200004c8
 80020cc:	200004ce 	.word	0x200004ce
 80020d0:	200004cc 	.word	0x200004cc

080020d4 <Read_ADC_Value>:

void Read_ADC_Value(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 80020da:	4810      	ldr	r0, [pc, #64]	@ (800211c <Read_ADC_Value+0x48>)
 80020dc:	f001 fcfc 	bl	8003ad8 <HAL_ADC_Start>

    for(uint8_t i=0; i<NUM_CHANNELS; i++)
 80020e0:	2300      	movs	r3, #0
 80020e2:	71fb      	strb	r3, [r7, #7]
 80020e4:	e00f      	b.n	8002106 <Read_ADC_Value+0x32>
    {
        HAL_ADC_PollForConversion(&hadc1, 100);
 80020e6:	2164      	movs	r1, #100	@ 0x64
 80020e8:	480c      	ldr	r0, [pc, #48]	@ (800211c <Read_ADC_Value+0x48>)
 80020ea:	f001 fdfa 	bl	8003ce2 <HAL_ADC_PollForConversion>
        ADC_Values[i] = HAL_ADC_GetValue(&hadc1);
 80020ee:	480b      	ldr	r0, [pc, #44]	@ (800211c <Read_ADC_Value+0x48>)
 80020f0:	f001 fe82 	bl	8003df8 <HAL_ADC_GetValue>
 80020f4:	4602      	mov	r2, r0
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	b291      	uxth	r1, r2
 80020fa:	4a09      	ldr	r2, [pc, #36]	@ (8002120 <Read_ADC_Value+0x4c>)
 80020fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint8_t i=0; i<NUM_CHANNELS; i++)
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	3301      	adds	r3, #1
 8002104:	71fb      	strb	r3, [r7, #7]
 8002106:	79fb      	ldrb	r3, [r7, #7]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d9ec      	bls.n	80020e6 <Read_ADC_Value+0x12>
    }

    HAL_ADC_Stop(&hadc1);
 800210c:	4803      	ldr	r0, [pc, #12]	@ (800211c <Read_ADC_Value+0x48>)
 800210e:	f001 fdb5 	bl	8003c7c <HAL_ADC_Stop>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000228 	.word	0x20000228
 8002120:	200004c8 	.word	0x200004c8

08002124 <Convert_Temp_To_Celsius>:

float Convert_Temp_To_Celsius(uint16_t adc_value)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	80fb      	strh	r3, [r7, #6]

		float Vsense = ((float)adc_value * 3.3f) / 4095.0f;
 800212e:	88fb      	ldrh	r3, [r7, #6]
 8002130:	ee07 3a90 	vmov	s15, r3
 8002134:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002138:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002180 <Convert_Temp_To_Celsius+0x5c>
 800213c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002140:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002184 <Convert_Temp_To_Celsius+0x60>
 8002144:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002148:	edc7 7a03 	vstr	s15, [r7, #12]

		float temperature = ((Vsense - 0.76f) / 0.0025f) + 25.0f;
 800214c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002150:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002188 <Convert_Temp_To_Celsius+0x64>
 8002154:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002158:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800218c <Convert_Temp_To_Celsius+0x68>
 800215c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002160:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002164:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002168:	edc7 7a02 	vstr	s15, [r7, #8]

		return temperature;
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	ee07 3a90 	vmov	s15, r3
}
 8002172:	eeb0 0a67 	vmov.f32	s0, s15
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	40533333 	.word	0x40533333
 8002184:	457ff000 	.word	0x457ff000
 8002188:	3f428f5c 	.word	0x3f428f5c
 800218c:	3b23d70a 	.word	0x3b23d70a

08002190 <Display_ADC_On_LCD>:

void Display_ADC_On_LCD(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b088      	sub	sp, #32
 8002194:	af02      	add	r7, sp, #8
    float temperature;
    uint16_t pot ;

    char line[17];

	 Read_ADC_Value();
 8002196:	f7ff ff9d 	bl	80020d4 <Read_ADC_Value>

	 temperature = Convert_Temp_To_Celsius(ADC_Values[1]);
 800219a:	4b1b      	ldr	r3, [pc, #108]	@ (8002208 <Display_ADC_On_LCD+0x78>)
 800219c:	885b      	ldrh	r3, [r3, #2]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff ffc0 	bl	8002124 <Convert_Temp_To_Celsius>
 80021a4:	ed87 0a05 	vstr	s0, [r7, #20]

	   pot = ADC_Values[0];
 80021a8:	4b17      	ldr	r3, [pc, #92]	@ (8002208 <Display_ADC_On_LCD+0x78>)
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	827b      	strh	r3, [r7, #18]

    LCD16X2_Clear(0);
 80021ae:	2000      	movs	r0, #0
 80021b0:	f006 f8d8 	bl	8008364 <LCD16X2_Clear>

    LCD16X2_Set_Cursor(0, 1, 1);
 80021b4:	2201      	movs	r2, #1
 80021b6:	2101      	movs	r1, #1
 80021b8:	2000      	movs	r0, #0
 80021ba:	f006 f913 	bl	80083e4 <LCD16X2_Set_Cursor>

    snprintf(line, sizeof(line), "POT:%4u", pot);
 80021be:	8a7b      	ldrh	r3, [r7, #18]
 80021c0:	4638      	mov	r0, r7
 80021c2:	4a12      	ldr	r2, [pc, #72]	@ (800220c <Display_ADC_On_LCD+0x7c>)
 80021c4:	2111      	movs	r1, #17
 80021c6:	f007 fb63 	bl	8009890 <sniprintf>
    LCD16X2_Write_String(0, line);
 80021ca:	463b      	mov	r3, r7
 80021cc:	4619      	mov	r1, r3
 80021ce:	2000      	movs	r0, #0
 80021d0:	f006 fbba 	bl	8008948 <LCD16X2_Write_String>

    LCD16X2_Set_Cursor(0, 2, 1);
 80021d4:	2201      	movs	r2, #1
 80021d6:	2102      	movs	r1, #2
 80021d8:	2000      	movs	r0, #0
 80021da:	f006 f903 	bl	80083e4 <LCD16X2_Set_Cursor>
    snprintf(line, sizeof(line), "TEMP:%.1fC", temperature);
 80021de:	6978      	ldr	r0, [r7, #20]
 80021e0:	f7fe f9b2 	bl	8000548 <__aeabi_f2d>
 80021e4:	4602      	mov	r2, r0
 80021e6:	460b      	mov	r3, r1
 80021e8:	4638      	mov	r0, r7
 80021ea:	e9cd 2300 	strd	r2, r3, [sp]
 80021ee:	4a08      	ldr	r2, [pc, #32]	@ (8002210 <Display_ADC_On_LCD+0x80>)
 80021f0:	2111      	movs	r1, #17
 80021f2:	f007 fb4d 	bl	8009890 <sniprintf>
    LCD16X2_Write_String(0, line);
 80021f6:	463b      	mov	r3, r7
 80021f8:	4619      	mov	r1, r3
 80021fa:	2000      	movs	r0, #0
 80021fc:	f006 fba4 	bl	8008948 <LCD16X2_Write_String>
}
 8002200:	bf00      	nop
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	200004c8 	.word	0x200004c8
 800220c:	0800d328 	.word	0x0800d328
 8002210:	0800d330 	.word	0x0800d330

08002214 <RGB_Set_Color>:


void RGB_Set_Color(uint16_t pot)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	80fb      	strh	r3, [r7, #6]
    uint16_t r, g, b;

    if(pot < 683)          // 0 - 682
 800221e:	88fb      	ldrh	r3, [r7, #6]
 8002220:	f240 22aa 	movw	r2, #682	@ 0x2aa
 8002224:	4293      	cmp	r3, r2
 8002226:	d810      	bhi.n	800224a <RGB_Set_Color+0x36>
    {
        r = 4095;
 8002228:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800222c:	81fb      	strh	r3, [r7, #14]
        g = (pot * 4095) / 682;
 800222e:	88fa      	ldrh	r2, [r7, #6]
 8002230:	4613      	mov	r3, r2
 8002232:	031b      	lsls	r3, r3, #12
 8002234:	1a9b      	subs	r3, r3, r2
 8002236:	4a4f      	ldr	r2, [pc, #316]	@ (8002374 <RGB_Set_Color+0x160>)
 8002238:	fb82 1203 	smull	r1, r2, r2, r3
 800223c:	11d2      	asrs	r2, r2, #7
 800223e:	17db      	asrs	r3, r3, #31
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	81bb      	strh	r3, [r7, #12]
        b = 0;
 8002244:	2300      	movs	r3, #0
 8002246:	817b      	strh	r3, [r7, #10]
 8002248:	e079      	b.n	800233e <RGB_Set_Color+0x12a>
    }
    else if(pot < 1366)    // 683 - 1365
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	f240 5255 	movw	r2, #1365	@ 0x555
 8002250:	4293      	cmp	r3, r2
 8002252:	d815      	bhi.n	8002280 <RGB_Set_Color+0x6c>
    {
        r = 4095 - ((pot - 683) * 4095) / 682;
 8002254:	88fb      	ldrh	r3, [r7, #6]
 8002256:	f2a3 22ab 	subw	r2, r3, #683	@ 0x2ab
 800225a:	4613      	mov	r3, r2
 800225c:	031b      	lsls	r3, r3, #12
 800225e:	1a9b      	subs	r3, r3, r2
 8002260:	4a44      	ldr	r2, [pc, #272]	@ (8002374 <RGB_Set_Color+0x160>)
 8002262:	fb82 1203 	smull	r1, r2, r2, r3
 8002266:	11d2      	asrs	r2, r2, #7
 8002268:	17db      	asrs	r3, r3, #31
 800226a:	1a9b      	subs	r3, r3, r2
 800226c:	b29b      	uxth	r3, r3
 800226e:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002272:	81fb      	strh	r3, [r7, #14]
        g = 4095;
 8002274:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002278:	81bb      	strh	r3, [r7, #12]
        b = 0;
 800227a:	2300      	movs	r3, #0
 800227c:	817b      	strh	r3, [r7, #10]
 800227e:	e05e      	b.n	800233e <RGB_Set_Color+0x12a>
    }
    else if(pot < 2048)    // 1366 - 2047
 8002280:	88fb      	ldrh	r3, [r7, #6]
 8002282:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002286:	d212      	bcs.n	80022ae <RGB_Set_Color+0x9a>
    {
        r = 0;
 8002288:	2300      	movs	r3, #0
 800228a:	81fb      	strh	r3, [r7, #14]
        g = 4095;
 800228c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002290:	81bb      	strh	r3, [r7, #12]
        b = ((pot - 1366) * 4095) / 682;
 8002292:	88fb      	ldrh	r3, [r7, #6]
 8002294:	f2a3 5256 	subw	r2, r3, #1366	@ 0x556
 8002298:	4613      	mov	r3, r2
 800229a:	031b      	lsls	r3, r3, #12
 800229c:	1a9b      	subs	r3, r3, r2
 800229e:	4a35      	ldr	r2, [pc, #212]	@ (8002374 <RGB_Set_Color+0x160>)
 80022a0:	fb82 1203 	smull	r1, r2, r2, r3
 80022a4:	11d2      	asrs	r2, r2, #7
 80022a6:	17db      	asrs	r3, r3, #31
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	817b      	strh	r3, [r7, #10]
 80022ac:	e047      	b.n	800233e <RGB_Set_Color+0x12a>
    }
    else if(pot < 2730)    // 2048 - 2729
 80022ae:	88fb      	ldrh	r3, [r7, #6]
 80022b0:	f640 22a9 	movw	r2, #2729	@ 0xaa9
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d815      	bhi.n	80022e4 <RGB_Set_Color+0xd0>
    {
        r = 0;
 80022b8:	2300      	movs	r3, #0
 80022ba:	81fb      	strh	r3, [r7, #14]
        g = 4095 - ((pot - 2048) * 4095) / 682;
 80022bc:	88fb      	ldrh	r3, [r7, #6]
 80022be:	f5a3 6200 	sub.w	r2, r3, #2048	@ 0x800
 80022c2:	4613      	mov	r3, r2
 80022c4:	031b      	lsls	r3, r3, #12
 80022c6:	1a9b      	subs	r3, r3, r2
 80022c8:	4a2a      	ldr	r2, [pc, #168]	@ (8002374 <RGB_Set_Color+0x160>)
 80022ca:	fb82 1203 	smull	r1, r2, r2, r3
 80022ce:	11d2      	asrs	r2, r2, #7
 80022d0:	17db      	asrs	r3, r3, #31
 80022d2:	1a9b      	subs	r3, r3, r2
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80022da:	81bb      	strh	r3, [r7, #12]
        b = 4095;
 80022dc:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80022e0:	817b      	strh	r3, [r7, #10]
 80022e2:	e02c      	b.n	800233e <RGB_Set_Color+0x12a>
    }
    else if(pot < 3413)    // 2730 - 3412
 80022e4:	88fb      	ldrh	r3, [r7, #6]
 80022e6:	f640 5254 	movw	r2, #3412	@ 0xd54
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d812      	bhi.n	8002314 <RGB_Set_Color+0x100>
    {
        r = ((pot - 2730) * 4095) / 682;
 80022ee:	88fb      	ldrh	r3, [r7, #6]
 80022f0:	f6a3 22aa 	subw	r2, r3, #2730	@ 0xaaa
 80022f4:	4613      	mov	r3, r2
 80022f6:	031b      	lsls	r3, r3, #12
 80022f8:	1a9b      	subs	r3, r3, r2
 80022fa:	4a1e      	ldr	r2, [pc, #120]	@ (8002374 <RGB_Set_Color+0x160>)
 80022fc:	fb82 1203 	smull	r1, r2, r2, r3
 8002300:	11d2      	asrs	r2, r2, #7
 8002302:	17db      	asrs	r3, r3, #31
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	81fb      	strh	r3, [r7, #14]
        g = 0;
 8002308:	2300      	movs	r3, #0
 800230a:	81bb      	strh	r3, [r7, #12]
        b = 4095;
 800230c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002310:	817b      	strh	r3, [r7, #10]
 8002312:	e014      	b.n	800233e <RGB_Set_Color+0x12a>
    }
    else                   // 3413 - 4095
    {
        r = 4095;
 8002314:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002318:	81fb      	strh	r3, [r7, #14]
        g = 0;
 800231a:	2300      	movs	r3, #0
 800231c:	81bb      	strh	r3, [r7, #12]
        b = 4095 - ((pot - 3413) * 4095) / 682;
 800231e:	88fb      	ldrh	r3, [r7, #6]
 8002320:	f6a3 5255 	subw	r2, r3, #3413	@ 0xd55
 8002324:	4613      	mov	r3, r2
 8002326:	031b      	lsls	r3, r3, #12
 8002328:	1a9b      	subs	r3, r3, r2
 800232a:	4a12      	ldr	r2, [pc, #72]	@ (8002374 <RGB_Set_Color+0x160>)
 800232c:	fb82 1203 	smull	r1, r2, r2, r3
 8002330:	11d2      	asrs	r2, r2, #7
 8002332:	17db      	asrs	r3, r3, #31
 8002334:	1a9b      	subs	r3, r3, r2
 8002336:	b29b      	uxth	r3, r3
 8002338:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800233c:	817b      	strh	r3, [r7, #10]
    }

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 4095 - r);
 800233e:	89fb      	ldrh	r3, [r7, #14]
 8002340:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8002344:	330f      	adds	r3, #15
 8002346:	4a0c      	ldr	r2, [pc, #48]	@ (8002378 <RGB_Set_Color+0x164>)
 8002348:	6812      	ldr	r2, [r2, #0]
 800234a:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 4095 - g);
 800234c:	89bb      	ldrh	r3, [r7, #12]
 800234e:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8002352:	330f      	adds	r3, #15
 8002354:	4a08      	ldr	r2, [pc, #32]	@ (8002378 <RGB_Set_Color+0x164>)
 8002356:	6812      	ldr	r2, [r2, #0]
 8002358:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 4095 - b);
 800235a:	897b      	ldrh	r3, [r7, #10]
 800235c:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8002360:	330f      	adds	r3, #15
 8002362:	4a05      	ldr	r2, [pc, #20]	@ (8002378 <RGB_Set_Color+0x164>)
 8002364:	6812      	ldr	r2, [r2, #0]
 8002366:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002368:	bf00      	nop
 800236a:	3714      	adds	r7, #20
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	300c0301 	.word	0x300c0301
 8002378:	20000270 	.word	0x20000270

0800237c <LCD_printf>:
    *(end + 1) = '\0';
    return str;
}

void LCD_printf(uint8_t lcdIndex, const char *format, ...)
{
 800237c:	b40e      	push	{r1, r2, r3}
 800237e:	b580      	push	{r7, lr}
 8002380:	b09f      	sub	sp, #124	@ 0x7c
 8002382:	af00      	add	r7, sp, #0
 8002384:	4603      	mov	r3, r0
 8002386:	71fb      	strb	r3, [r7, #7]
    char buffer[64];
    va_list args;
    va_start(args, format);
 8002388:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800238c:	637b      	str	r3, [r7, #52]	@ 0x34
    vsnprintf(buffer, sizeof(buffer), format, args);
 800238e:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8002392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002394:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8002398:	2140      	movs	r1, #64	@ 0x40
 800239a:	f007 fb43 	bl	8009a24 <vsniprintf>
    va_end(args);


    LCD16X2_Clear(lcdIndex);
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f005 ffdf 	bl	8008364 <LCD16X2_Clear>


    if (strlen(buffer) <= 16)
 80023a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7fd ff60 	bl	8000270 <strlen>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b10      	cmp	r3, #16
 80023b4:	d80d      	bhi.n	80023d2 <LCD_printf+0x56>
    {
        LCD16X2_Set_Cursor(lcdIndex, 1, 1);
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	2201      	movs	r2, #1
 80023ba:	2101      	movs	r1, #1
 80023bc:	4618      	mov	r0, r3
 80023be:	f006 f811 	bl	80083e4 <LCD16X2_Set_Cursor>
        LCD16X2_Write_String(lcdIndex, buffer);
 80023c2:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	4611      	mov	r1, r2
 80023ca:	4618      	mov	r0, r3
 80023cc:	f006 fabc 	bl	8008948 <LCD16X2_Write_String>
        LCD16X2_Set_Cursor(lcdIndex, 1, 1);
        LCD16X2_Write_String(lcdIndex, line1);
        LCD16X2_Set_Cursor(lcdIndex, 2, 1);
        LCD16X2_Write_String(lcdIndex, line2);
    }
}
 80023d0:	e03a      	b.n	8002448 <LCD_printf+0xcc>
        char line1[17] = {0};
 80023d2:	f107 0320 	add.w	r3, r7, #32
 80023d6:	2200      	movs	r2, #0
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	605a      	str	r2, [r3, #4]
 80023dc:	609a      	str	r2, [r3, #8]
 80023de:	60da      	str	r2, [r3, #12]
 80023e0:	741a      	strb	r2, [r3, #16]
        char line2[17] = {0};
 80023e2:	f107 030c 	add.w	r3, r7, #12
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	60da      	str	r2, [r3, #12]
 80023f0:	741a      	strb	r2, [r3, #16]
        strncpy(line1, buffer, 16);
 80023f2:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80023f6:	f107 0320 	add.w	r3, r7, #32
 80023fa:	2210      	movs	r2, #16
 80023fc:	4618      	mov	r0, r3
 80023fe:	f007 fbea 	bl	8009bd6 <strncpy>
        strncpy(line2, buffer + 16, 16);
 8002402:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002406:	3310      	adds	r3, #16
 8002408:	f107 000c 	add.w	r0, r7, #12
 800240c:	2210      	movs	r2, #16
 800240e:	4619      	mov	r1, r3
 8002410:	f007 fbe1 	bl	8009bd6 <strncpy>
        LCD16X2_Set_Cursor(lcdIndex, 1, 1);
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	2201      	movs	r2, #1
 8002418:	2101      	movs	r1, #1
 800241a:	4618      	mov	r0, r3
 800241c:	f005 ffe2 	bl	80083e4 <LCD16X2_Set_Cursor>
        LCD16X2_Write_String(lcdIndex, line1);
 8002420:	f107 0220 	add.w	r2, r7, #32
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	4611      	mov	r1, r2
 8002428:	4618      	mov	r0, r3
 800242a:	f006 fa8d 	bl	8008948 <LCD16X2_Write_String>
        LCD16X2_Set_Cursor(lcdIndex, 2, 1);
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	2201      	movs	r2, #1
 8002432:	2102      	movs	r1, #2
 8002434:	4618      	mov	r0, r3
 8002436:	f005 ffd5 	bl	80083e4 <LCD16X2_Set_Cursor>
        LCD16X2_Write_String(lcdIndex, line2);
 800243a:	f107 020c 	add.w	r2, r7, #12
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	4611      	mov	r1, r2
 8002442:	4618      	mov	r0, r3
 8002444:	f006 fa80 	bl	8008948 <LCD16X2_Write_String>
}
 8002448:	bf00      	nop
 800244a:	377c      	adds	r7, #124	@ 0x7c
 800244c:	46bd      	mov	sp, r7
 800244e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002452:	b003      	add	sp, #12
 8002454:	4770      	bx	lr
	...

08002458 <smsProcess>:

void smsProcess(void) {
 8002458:	b580      	push	{r7, lr}
 800245a:	b0ca      	sub	sp, #296	@ 0x128
 800245c:	af02      	add	r7, sp, #8

	const char *colorStr;
	const char *stateStr;

	uint8_t validCmd = 0;
 800245e:	2300      	movs	r3, #0
 8002460:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

  if (message[0] != '\0') {
 8002464:	4b62      	ldr	r3, [pc, #392]	@ (80025f0 <smsProcess+0x198>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	f000 8288 	beq.w	800297e <smsProcess+0x526>

    char* msg = Str_ignoreWhitespace(message);
 800246e:	4860      	ldr	r0, [pc, #384]	@ (80025f0 <smsProcess+0x198>)
 8002470:	f000 fcd9 	bl	8002e26 <Str_ignoreWhitespace>
 8002474:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    // Process LED command
    // LED_<num> <state>
    if (strncmp(msg, "LED", 3) == 0) {
 8002478:	2203      	movs	r2, #3
 800247a:	495e      	ldr	r1, [pc, #376]	@ (80025f4 <smsProcess+0x19c>)
 800247c:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002480:	f007 fb97 	bl	8009bb2 <strncmp>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	f040 8116 	bne.w	80026b8 <smsProcess+0x260>

      validCmd = 1;
 800248c:	2301      	movs	r3, #1
 800248e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
      msg = msg + 3;
 8002492:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002496:	3303      	adds	r3, #3
 8002498:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
      if (*msg == '_') {
 800249c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b5f      	cmp	r3, #95	@ 0x5f
 80024a4:	f040 8108 	bne.w	80026b8 <smsProcess+0x260>
        msg++;
 80024a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80024ac:	3301      	adds	r3, #1
 80024ae:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
        int16_t len;
        uint8_t num = 255;
 80024b2:	23ff      	movs	r3, #255	@ 0xff
 80024b4:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        uint8_t state;

        if(strncmp(msg , "RED" , 3) == 0)
 80024b8:	2203      	movs	r2, #3
 80024ba:	494f      	ldr	r1, [pc, #316]	@ (80025f8 <smsProcess+0x1a0>)
 80024bc:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80024c0:	f007 fb77 	bl	8009bb2 <strncmp>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d108      	bne.n	80024dc <smsProcess+0x84>
        {
        	num  = 0;
 80024ca:	2300      	movs	r3, #0
 80024cc:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        	msg += 3;
 80024d0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80024d4:	3303      	adds	r3, #3
 80024d6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80024da:	e035      	b.n	8002548 <smsProcess+0xf0>
        }
        else if(strncmp(msg , "WHITE" , 5) == 0)
 80024dc:	2205      	movs	r2, #5
 80024de:	4947      	ldr	r1, [pc, #284]	@ (80025fc <smsProcess+0x1a4>)
 80024e0:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80024e4:	f007 fb65 	bl	8009bb2 <strncmp>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d108      	bne.n	8002500 <smsProcess+0xa8>
        {
        	num  = 1;
 80024ee:	2301      	movs	r3, #1
 80024f0:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        	msg += 5;
 80024f4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80024f8:	3305      	adds	r3, #5
 80024fa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80024fe:	e023      	b.n	8002548 <smsProcess+0xf0>
        }
        else if(strncmp(msg , "GREEN" , 5) == 0)
 8002500:	2205      	movs	r2, #5
 8002502:	493f      	ldr	r1, [pc, #252]	@ (8002600 <smsProcess+0x1a8>)
 8002504:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002508:	f007 fb53 	bl	8009bb2 <strncmp>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d108      	bne.n	8002524 <smsProcess+0xcc>
        {
        	num  = 2;
 8002512:	2302      	movs	r3, #2
 8002514:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        	msg += 5;
 8002518:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800251c:	3305      	adds	r3, #5
 800251e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002522:	e011      	b.n	8002548 <smsProcess+0xf0>
        }
        else
        {
        	num = Str_getUNum(msg , &len);
 8002524:	f507 7381 	add.w	r3, r7, #258	@ 0x102
 8002528:	4619      	mov	r1, r3
 800252a:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 800252e:	f000 fcfc 	bl	8002f2a <Str_getUNum>
 8002532:	4603      	mov	r3, r0
 8002534:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        	msg += len;
 8002538:	f9b7 3102 	ldrsh.w	r3, [r7, #258]	@ 0x102
 800253c:	461a      	mov	r2, r3
 800253e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002542:	4413      	add	r3, r2
 8002544:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
        }

        	msg = Str_ignoreWhitespace(msg);
 8002548:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 800254c:	f000 fc6b 	bl	8002e26 <Str_ignoreWhitespace>
 8002550:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        	if       (strncmp(msg , "ON" , 2) == 0) state = 1;
 8002554:	2202      	movs	r2, #2
 8002556:	492b      	ldr	r1, [pc, #172]	@ (8002604 <smsProcess+0x1ac>)
 8002558:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 800255c:	f007 fb29 	bl	8009bb2 <strncmp>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d103      	bne.n	800256e <smsProcess+0x116>
 8002566:	2301      	movs	r3, #1
 8002568:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 800256c:	e014      	b.n	8002598 <smsProcess+0x140>
        	else if (strncmp(msg , "OFF" , 3) == 0) state = 0;
 800256e:	2203      	movs	r2, #3
 8002570:	4925      	ldr	r1, [pc, #148]	@ (8002608 <smsProcess+0x1b0>)
 8002572:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002576:	f007 fb1c 	bl	8009bb2 <strncmp>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d103      	bne.n	8002588 <smsProcess+0x130>
 8002580:	2300      	movs	r3, #0
 8002582:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8002586:	e007      	b.n	8002598 <smsProcess+0x140>

        	else               state = Str_getUNum(msg, NULL);
 8002588:	2100      	movs	r1, #0
 800258a:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 800258e:	f000 fccc 	bl	8002f2a <Str_getUNum>
 8002592:	4603      	mov	r3, r0
 8002594:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e

        	if (num == 0) colorStr = "RED";
 8002598:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800259c:	2b00      	cmp	r3, #0
 800259e:	d103      	bne.n	80025a8 <smsProcess+0x150>
 80025a0:	4b15      	ldr	r3, [pc, #84]	@ (80025f8 <smsProcess+0x1a0>)
 80025a2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80025a6:	e012      	b.n	80025ce <smsProcess+0x176>
        	else if (num == 1) colorStr = "WHITE";
 80025a8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d103      	bne.n	80025b8 <smsProcess+0x160>
 80025b0:	4b12      	ldr	r3, [pc, #72]	@ (80025fc <smsProcess+0x1a4>)
 80025b2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80025b6:	e00a      	b.n	80025ce <smsProcess+0x176>
        	else if (num == 2) colorStr = "GREEN";
 80025b8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d103      	bne.n	80025c8 <smsProcess+0x170>
 80025c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002600 <smsProcess+0x1a8>)
 80025c2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80025c6:	e002      	b.n	80025ce <smsProcess+0x176>
        	else colorStr = "UNKNOWN";
 80025c8:	4b10      	ldr	r3, [pc, #64]	@ (800260c <smsProcess+0x1b4>)
 80025ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

        	if (state == 1) stateStr = "ON";
 80025ce:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d103      	bne.n	80025de <smsProcess+0x186>
 80025d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002604 <smsProcess+0x1ac>)
 80025d8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80025dc:	e01b      	b.n	8002616 <smsProcess+0x1be>
        	else if (state == 0) stateStr = "OFF";
 80025de:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d114      	bne.n	8002610 <smsProcess+0x1b8>
 80025e6:	4b08      	ldr	r3, [pc, #32]	@ (8002608 <smsProcess+0x1b0>)
 80025e8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80025ec:	e013      	b.n	8002616 <smsProcess+0x1be>
 80025ee:	bf00      	nop
 80025f0:	20000b38 	.word	0x20000b38
 80025f4:	0800d33c 	.word	0x0800d33c
 80025f8:	0800d340 	.word	0x0800d340
 80025fc:	0800d344 	.word	0x0800d344
 8002600:	0800d34c 	.word	0x0800d34c
 8002604:	0800d354 	.word	0x0800d354
 8002608:	0800d358 	.word	0x0800d358
 800260c:	0800d35c 	.word	0x0800d35c
        	else stateStr = "UNKNOWN";
 8002610:	4bde      	ldr	r3, [pc, #888]	@ (800298c <smsProcess+0x534>)
 8002612:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

            LCD_printf(MyLCD, " SMS Received.  ");
 8002616:	49de      	ldr	r1, [pc, #888]	@ (8002990 <smsProcess+0x538>)
 8002618:	2000      	movs	r0, #0
 800261a:	f7ff feaf 	bl	800237c <LCD_printf>
        	HAL_Delay(2000);
 800261e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002622:	f001 f9f1 	bl	8003a08 <HAL_Delay>
        	LCD_printf(MyLCD, "  Processing... ");
 8002626:	49db      	ldr	r1, [pc, #876]	@ (8002994 <smsProcess+0x53c>)
 8002628:	2000      	movs	r0, #0
 800262a:	f7ff fea7 	bl	800237c <LCD_printf>
		    HAL_GPIO_WritePin(LED_CONFIGS[1].GPIO, LED_CONFIGS[1].Pin, RESET);
 800262e:	4bda      	ldr	r3, [pc, #872]	@ (8002998 <smsProcess+0x540>)
 8002630:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002634:	2200      	movs	r2, #0
 8002636:	4618      	mov	r0, r3
 8002638:	f002 fcde 	bl	8004ff8 <HAL_GPIO_WritePin>
        	HAL_Delay(3000);
 800263c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002640:	f001 f9e2 	bl	8003a08 <HAL_Delay>

        	LCD_printf(0, "Led Command:     LED_%s %s", colorStr, stateStr);
 8002644:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002648:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800264c:	49d3      	ldr	r1, [pc, #844]	@ (800299c <smsProcess+0x544>)
 800264e:	2000      	movs	r0, #0
 8002650:	f7ff fe94 	bl	800237c <LCD_printf>
      	    HAL_GPIO_WritePin(LED_CONFIGS[1].GPIO, LED_CONFIGS[1].Pin, SET);
 8002654:	4bd0      	ldr	r3, [pc, #832]	@ (8002998 <smsProcess+0x540>)
 8002656:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800265a:	2201      	movs	r2, #1
 800265c:	4618      	mov	r0, r3
 800265e:	f002 fccb 	bl	8004ff8 <HAL_GPIO_WritePin>
      	    HAL_GPIO_WritePin(LED_CONFIGS[2].GPIO, LED_CONFIGS[2].Pin, RESET);
 8002662:	4bcd      	ldr	r3, [pc, #820]	@ (8002998 <smsProcess+0x540>)
 8002664:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002668:	2200      	movs	r2, #0
 800266a:	4618      	mov	r0, r3
 800266c:	f002 fcc4 	bl	8004ff8 <HAL_GPIO_WritePin>
      	    HAL_Delay(3000);
 8002670:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002674:	f001 f9c8 	bl	8003a08 <HAL_Delay>

      	    HAL_GPIO_WritePin(LED_CONFIGS[2].GPIO, LED_CONFIGS[2].Pin, SET);
 8002678:	4bc7      	ldr	r3, [pc, #796]	@ (8002998 <smsProcess+0x540>)
 800267a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800267e:	2201      	movs	r2, #1
 8002680:	4618      	mov	r0, r3
 8002682:	f002 fcb9 	bl	8004ff8 <HAL_GPIO_WritePin>



        if (num < LED_CONFIGS_LEN) {
 8002686:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800268a:	2b02      	cmp	r3, #2
 800268c:	d814      	bhi.n	80026b8 <smsProcess+0x260>
          HAL_GPIO_WritePin(LED_CONFIGS[num].GPIO, LED_CONFIGS[num].Pin, !state);
 800268e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002692:	4ac3      	ldr	r2, [pc, #780]	@ (80029a0 <smsProcess+0x548>)
 8002694:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002698:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800269c:	4ac0      	ldr	r2, [pc, #768]	@ (80029a0 <smsProcess+0x548>)
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	4413      	add	r3, r2
 80026a2:	8899      	ldrh	r1, [r3, #4]
 80026a4:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	bf0c      	ite	eq
 80026ac:	2301      	moveq	r3, #1
 80026ae:	2300      	movne	r3, #0
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	461a      	mov	r2, r3
 80026b4:	f002 fca0 	bl	8004ff8 <HAL_GPIO_WritePin>
      }
    }

    // Process RGB command
    // RGB <R> <G> <B>
    if(strncmp(msg, "RGB", 3) == 0) {
 80026b8:	2203      	movs	r2, #3
 80026ba:	49ba      	ldr	r1, [pc, #744]	@ (80029a4 <smsProcess+0x54c>)
 80026bc:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80026c0:	f007 fa77 	bl	8009bb2 <strncmp>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	f040 809b 	bne.w	8002802 <smsProcess+0x3aa>

    	validCmd = 1;
 80026cc:	2301      	movs	r3, #1
 80026ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        msg = msg + 3;
 80026d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80026d6:	3303      	adds	r3, #3
 80026d8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
        msg = Str_ignoreWhitespace(msg);
 80026dc:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80026e0:	f000 fba1 	bl	8002e26 <Str_ignoreWhitespace>
 80026e4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

          uint16_t R,G,B;
          int16_t len;

          R = Str_getUNum(msg, &len);
 80026e8:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80026ec:	4619      	mov	r1, r3
 80026ee:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80026f2:	f000 fc1a 	bl	8002f2a <Str_getUNum>
 80026f6:	4603      	mov	r3, r0
 80026f8:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
          msg += len;
 80026fc:	f9b7 3100 	ldrsh.w	r3, [r7, #256]	@ 0x100
 8002700:	461a      	mov	r2, r3
 8002702:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002706:	4413      	add	r3, r2
 8002708:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
          msg = Str_ignoreWhitespace(msg);
 800270c:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002710:	f000 fb89 	bl	8002e26 <Str_ignoreWhitespace>
 8002714:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

          G = Str_getUNum(msg, &len);
 8002718:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800271c:	4619      	mov	r1, r3
 800271e:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002722:	f000 fc02 	bl	8002f2a <Str_getUNum>
 8002726:	4603      	mov	r3, r0
 8002728:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
          msg += len;
 800272c:	f9b7 3100 	ldrsh.w	r3, [r7, #256]	@ 0x100
 8002730:	461a      	mov	r2, r3
 8002732:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002736:	4413      	add	r3, r2
 8002738:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
          msg = Str_ignoreWhitespace(msg);
 800273c:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002740:	f000 fb71 	bl	8002e26 <Str_ignoreWhitespace>
 8002744:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

          B = Str_getUNum(msg, &len);
 8002748:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800274c:	4619      	mov	r1, r3
 800274e:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8002752:	f000 fbea 	bl	8002f2a <Str_getUNum>
 8002756:	4603      	mov	r3, r0
 8002758:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
          msg += len;
 800275c:	f9b7 3100 	ldrsh.w	r3, [r7, #256]	@ 0x100
 8002760:	461a      	mov	r2, r3
 8002762:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002766:	4413      	add	r3, r2
 8002768:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

          RGB_Manual_Mode=1;
 800276c:	4b8e      	ldr	r3, [pc, #568]	@ (80029a8 <smsProcess+0x550>)
 800276e:	2201      	movs	r2, #1
 8002770:	701a      	strb	r2, [r3, #0]
          LCD_printf(MyLCD, " SMS Received.  ");
 8002772:	4987      	ldr	r1, [pc, #540]	@ (8002990 <smsProcess+0x538>)
 8002774:	2000      	movs	r0, #0
 8002776:	f7ff fe01 	bl	800237c <LCD_printf>
      	  HAL_Delay(2000);
 800277a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800277e:	f001 f943 	bl	8003a08 <HAL_Delay>

          LCD_printf(MyLCD, "  Processing... ");
 8002782:	4984      	ldr	r1, [pc, #528]	@ (8002994 <smsProcess+0x53c>)
 8002784:	2000      	movs	r0, #0
 8002786:	f7ff fdf9 	bl	800237c <LCD_printf>
          HAL_GPIO_WritePin(LED_CONFIGS[1].GPIO, LED_CONFIGS[1].Pin, RESET);
 800278a:	4b83      	ldr	r3, [pc, #524]	@ (8002998 <smsProcess+0x540>)
 800278c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002790:	2200      	movs	r2, #0
 8002792:	4618      	mov	r0, r3
 8002794:	f002 fc30 	bl	8004ff8 <HAL_GPIO_WritePin>
      	  HAL_Delay(3000);
 8002798:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800279c:	f001 f934 	bl	8003a08 <HAL_Delay>
      	  LCD_printf(0, "RGB Command:    R:%u G:%u B:%u", R, G , B);
 80027a0:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 80027a4:	f8b7 110a 	ldrh.w	r1, [r7, #266]	@ 0x10a
 80027a8:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
 80027ac:	9300      	str	r3, [sp, #0]
 80027ae:	460b      	mov	r3, r1
 80027b0:	497e      	ldr	r1, [pc, #504]	@ (80029ac <smsProcess+0x554>)
 80027b2:	2000      	movs	r0, #0
 80027b4:	f7ff fde2 	bl	800237c <LCD_printf>
      	  HAL_GPIO_WritePin(LED_CONFIGS[1].GPIO, LED_CONFIGS[1].Pin, SET);
 80027b8:	4b77      	ldr	r3, [pc, #476]	@ (8002998 <smsProcess+0x540>)
 80027ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80027be:	2201      	movs	r2, #1
 80027c0:	4618      	mov	r0, r3
 80027c2:	f002 fc19 	bl	8004ff8 <HAL_GPIO_WritePin>
      	  HAL_GPIO_WritePin(LED_CONFIGS[2].GPIO, LED_CONFIGS[2].Pin, RESET);
 80027c6:	4b74      	ldr	r3, [pc, #464]	@ (8002998 <smsProcess+0x540>)
 80027c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027cc:	2200      	movs	r2, #0
 80027ce:	4618      	mov	r0, r3
 80027d0:	f002 fc12 	bl	8004ff8 <HAL_GPIO_WritePin>
      	  HAL_Delay(3000);
 80027d4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80027d8:	f001 f916 	bl	8003a08 <HAL_Delay>
          HAL_GPIO_WritePin(LED_CONFIGS[2].GPIO, LED_CONFIGS[2].Pin, SET);
 80027dc:	4b6e      	ldr	r3, [pc, #440]	@ (8002998 <smsProcess+0x540>)
 80027de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027e2:	2201      	movs	r2, #1
 80027e4:	4618      	mov	r0, r3
 80027e6:	f002 fc07 	bl	8004ff8 <HAL_GPIO_WritePin>

      	  RGB_Set_Direct(R , G , B);
 80027ea:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 80027f4:	b2d1      	uxtb	r1, r2
 80027f6:	f8b7 2108 	ldrh.w	r2, [r7, #264]	@ 0x108
 80027fa:	b2d2      	uxtb	r2, r2
 80027fc:	4618      	mov	r0, r3
 80027fe:	f000 f8ef 	bl	80029e0 <RGB_Set_Direct>


    }

    if(strncmp(msg, "TEMP", 4) == 0) {
 8002802:	2204      	movs	r2, #4
 8002804:	496a      	ldr	r1, [pc, #424]	@ (80029b0 <smsProcess+0x558>)
 8002806:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 800280a:	f007 f9d2 	bl	8009bb2 <strncmp>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d16a      	bne.n	80028ea <smsProcess+0x492>

    	validCmd = 1;
 8002814:	2301      	movs	r3, #1
 8002816:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

    	float temperature;

   	    Read_ADC_Value();
 800281a:	f7ff fc5b 	bl	80020d4 <Read_ADC_Value>

   	    temperature = Convert_Temp_To_Celsius(ADC_Values[1]);
 800281e:	4b65      	ldr	r3, [pc, #404]	@ (80029b4 <smsProcess+0x55c>)
 8002820:	885b      	ldrh	r3, [r3, #2]
 8002822:	4618      	mov	r0, r3
 8002824:	f7ff fc7e 	bl	8002124 <Convert_Temp_To_Celsius>
 8002828:	ed87 0a41 	vstr	s0, [r7, #260]	@ 0x104

        HAL_Delay(500);
 800282c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002830:	f001 f8ea 	bl	8003a08 <HAL_Delay>


        char buffer[128];

    	snprintf(buffer, sizeof(buffer), "Temperature: %.1f C\r\n", temperature);
 8002834:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 8002838:	f7fd fe86 	bl	8000548 <__aeabi_f2d>
 800283c:	4602      	mov	r2, r0
 800283e:	460b      	mov	r3, r1
 8002840:	4638      	mov	r0, r7
 8002842:	e9cd 2300 	strd	r2, r3, [sp]
 8002846:	4a5c      	ldr	r2, [pc, #368]	@ (80029b8 <smsProcess+0x560>)
 8002848:	2180      	movs	r1, #128	@ 0x80
 800284a:	f007 f821 	bl	8009890 <sniprintf>

        LCD_printf(MyLCD, " SMS Received.  ");
 800284e:	4950      	ldr	r1, [pc, #320]	@ (8002990 <smsProcess+0x538>)
 8002850:	2000      	movs	r0, #0
 8002852:	f7ff fd93 	bl	800237c <LCD_printf>
    	HAL_Delay(2000);
 8002856:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800285a:	f001 f8d5 	bl	8003a08 <HAL_Delay>

        LCD_printf(MyLCD, "  Processing... ");
 800285e:	494d      	ldr	r1, [pc, #308]	@ (8002994 <smsProcess+0x53c>)
 8002860:	2000      	movs	r0, #0
 8002862:	f7ff fd8b 	bl	800237c <LCD_printf>
        HAL_GPIO_WritePin(LED_CONFIGS[1].GPIO, LED_CONFIGS[1].Pin, RESET);
 8002866:	4b4c      	ldr	r3, [pc, #304]	@ (8002998 <smsProcess+0x540>)
 8002868:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800286c:	2200      	movs	r2, #0
 800286e:	4618      	mov	r0, r3
 8002870:	f002 fbc2 	bl	8004ff8 <HAL_GPIO_WritePin>
    	HAL_Delay(3000);
 8002874:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002878:	f001 f8c6 	bl	8003a08 <HAL_Delay>

    	LCD_printf(MyLCD, " Sending Temp...");
 800287c:	494f      	ldr	r1, [pc, #316]	@ (80029bc <smsProcess+0x564>)
 800287e:	2000      	movs	r0, #0
 8002880:	f7ff fd7c 	bl	800237c <LCD_printf>
    	HAL_GPIO_WritePin(LED_CONFIGS[1].GPIO, LED_CONFIGS[1].Pin, SET);
 8002884:	4b44      	ldr	r3, [pc, #272]	@ (8002998 <smsProcess+0x540>)
 8002886:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800288a:	2201      	movs	r2, #1
 800288c:	4618      	mov	r0, r3
 800288e:	f002 fbb3 	bl	8004ff8 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LED_CONFIGS[2].GPIO, LED_CONFIGS[2].Pin, RESET);
 8002892:	4b41      	ldr	r3, [pc, #260]	@ (8002998 <smsProcess+0x540>)
 8002894:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002898:	2200      	movs	r2, #0
 800289a:	4618      	mov	r0, r3
 800289c:	f002 fbac 	bl	8004ff8 <HAL_GPIO_WritePin>
    	HAL_Delay(2000);
 80028a0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80028a4:	f001 f8b0 	bl	8003a08 <HAL_Delay>

//        HAL_UART_Transmit_DMA(&huart1, (uint8_t*)buffer, strlen(buffer));

  	    HAL_UART_AbortReceive(&huart3);
 80028a8:	4845      	ldr	r0, [pc, #276]	@ (80029c0 <smsProcess+0x568>)
 80028aa:	f004 f9a0 	bl	8006bee <HAL_UART_AbortReceive>
  	    HAL_Delay(1000);
 80028ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80028b2:	f001 f8a9 	bl	8003a08 <HAL_Delay>
  	    GSM_sendSms(phone, buffer);
 80028b6:	463b      	mov	r3, r7
 80028b8:	4619      	mov	r1, r3
 80028ba:	4842      	ldr	r0, [pc, #264]	@ (80029c4 <smsProcess+0x56c>)
 80028bc:	f000 fbcc 	bl	8003058 <GSM_sendSms>

  	    UARTs_Init_All();
 80028c0:	f7ff fbba 	bl	8002038 <UARTs_Init_All>



        HAL_Delay(2000);
 80028c4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80028c8:	f001 f89e 	bl	8003a08 <HAL_Delay>
        LCD_printf(MyLCD, "  TEMP  Sent  ");
 80028cc:	493e      	ldr	r1, [pc, #248]	@ (80029c8 <smsProcess+0x570>)
 80028ce:	2000      	movs	r0, #0
 80028d0:	f7ff fd54 	bl	800237c <LCD_printf>
        HAL_Delay(3000);
 80028d4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80028d8:	f001 f896 	bl	8003a08 <HAL_Delay>
    	HAL_GPIO_WritePin(LED_CONFIGS[2].GPIO, LED_CONFIGS[2].Pin, SET);
 80028dc:	4b2e      	ldr	r3, [pc, #184]	@ (8002998 <smsProcess+0x540>)
 80028de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028e2:	2201      	movs	r2, #1
 80028e4:	4618      	mov	r0, r3
 80028e6:	f002 fb87 	bl	8004ff8 <HAL_GPIO_WritePin>
    }

    	if (!validCmd) {
 80028ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d145      	bne.n	800297e <smsProcess+0x526>

    			char buffer[256];

    			snprintf(buffer, sizeof(buffer), "Data : %s\r\n", message);
 80028f2:	4638      	mov	r0, r7
 80028f4:	4b35      	ldr	r3, [pc, #212]	@ (80029cc <smsProcess+0x574>)
 80028f6:	4a36      	ldr	r2, [pc, #216]	@ (80029d0 <smsProcess+0x578>)
 80028f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028fc:	f006 ffc8 	bl	8009890 <sniprintf>

    		    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)buffer, strlen(buffer));
 8002900:	463b      	mov	r3, r7
 8002902:	4618      	mov	r0, r3
 8002904:	f7fd fcb4 	bl	8000270 <strlen>
 8002908:	4603      	mov	r3, r0
 800290a:	b29a      	uxth	r2, r3
 800290c:	463b      	mov	r3, r7
 800290e:	4619      	mov	r1, r3
 8002910:	4830      	ldr	r0, [pc, #192]	@ (80029d4 <smsProcess+0x57c>)
 8002912:	f003 fff7 	bl	8006904 <HAL_UART_Transmit_DMA>

    	        LCD_printf(MyLCD, " SMS Received.  ");
 8002916:	491e      	ldr	r1, [pc, #120]	@ (8002990 <smsProcess+0x538>)
 8002918:	2000      	movs	r0, #0
 800291a:	f7ff fd2f 	bl	800237c <LCD_printf>
    	      	HAL_Delay(2000);
 800291e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002922:	f001 f871 	bl	8003a08 <HAL_Delay>

    		    LCD_printf(MyLCD, "  Processing... ");
 8002926:	491b      	ldr	r1, [pc, #108]	@ (8002994 <smsProcess+0x53c>)
 8002928:	2000      	movs	r0, #0
 800292a:	f7ff fd27 	bl	800237c <LCD_printf>
    		    HAL_GPIO_WritePin(LED_CONFIGS[1].GPIO, LED_CONFIGS[1].Pin, RESET);
 800292e:	4b1a      	ldr	r3, [pc, #104]	@ (8002998 <smsProcess+0x540>)
 8002930:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002934:	2200      	movs	r2, #0
 8002936:	4618      	mov	r0, r3
 8002938:	f002 fb5e 	bl	8004ff8 <HAL_GPIO_WritePin>
    		    HAL_Delay(3000);
 800293c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002940:	f001 f862 	bl	8003a08 <HAL_Delay>

    	    	HAL_GPIO_WritePin(LED_CONFIGS[1].GPIO, LED_CONFIGS[1].Pin, SET);
 8002944:	4b14      	ldr	r3, [pc, #80]	@ (8002998 <smsProcess+0x540>)
 8002946:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800294a:	2201      	movs	r2, #1
 800294c:	4618      	mov	r0, r3
 800294e:	f002 fb53 	bl	8004ff8 <HAL_GPIO_WritePin>
    	    	HAL_GPIO_WritePin(LED_CONFIGS[0].GPIO, LED_CONFIGS[0].Pin, RESET);
 8002952:	4b11      	ldr	r3, [pc, #68]	@ (8002998 <smsProcess+0x540>)
 8002954:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002958:	2200      	movs	r2, #0
 800295a:	4618      	mov	r0, r3
 800295c:	f002 fb4c 	bl	8004ff8 <HAL_GPIO_WritePin>
    		    LCD_printf(0, "Invalid Command");
 8002960:	491d      	ldr	r1, [pc, #116]	@ (80029d8 <smsProcess+0x580>)
 8002962:	2000      	movs	r0, #0
 8002964:	f7ff fd0a 	bl	800237c <LCD_printf>
    		    HAL_Delay(3000);
 8002968:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800296c:	f001 f84c 	bl	8003a08 <HAL_Delay>

    		    HAL_GPIO_WritePin(LED_CONFIGS[0].GPIO, LED_CONFIGS[0].Pin, SET);
 8002970:	4b09      	ldr	r3, [pc, #36]	@ (8002998 <smsProcess+0x540>)
 8002972:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002976:	2201      	movs	r2, #1
 8002978:	4618      	mov	r0, r3
 800297a:	f002 fb3d 	bl	8004ff8 <HAL_GPIO_WritePin>

    }


     //End
    message[0] = '\0';
 800297e:	4b13      	ldr	r3, [pc, #76]	@ (80029cc <smsProcess+0x574>)
 8002980:	2200      	movs	r2, #0
 8002982:	701a      	strb	r2, [r3, #0]
  }
 8002984:	bf00      	nop
 8002986:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 800298a:	e027      	b.n	80029dc <smsProcess+0x584>
 800298c:	0800d35c 	.word	0x0800d35c
 8002990:	0800d364 	.word	0x0800d364
 8002994:	0800d378 	.word	0x0800d378
 8002998:	40020800 	.word	0x40020800
 800299c:	0800d38c 	.word	0x0800d38c
 80029a0:	0800d4e8 	.word	0x0800d4e8
 80029a4:	0800d3a8 	.word	0x0800d3a8
 80029a8:	200004cc 	.word	0x200004cc
 80029ac:	0800d3ac 	.word	0x0800d3ac
 80029b0:	0800d3cc 	.word	0x0800d3cc
 80029b4:	200004c8 	.word	0x200004c8
 80029b8:	0800d3d4 	.word	0x0800d3d4
 80029bc:	0800d3ec 	.word	0x0800d3ec
 80029c0:	20000300 	.word	0x20000300
 80029c4:	20000b24 	.word	0x20000b24
 80029c8:	0800d400 	.word	0x0800d400
 80029cc:	20000b38 	.word	0x20000b38
 80029d0:	0800d410 	.word	0x0800d410
 80029d4:	200002b8 	.word	0x200002b8
 80029d8:	0800d41c 	.word	0x0800d41c
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <RGB_Set_Direct>:

void RGB_Set_Direct(uint8_t R, uint8_t G, uint8_t B)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	71fb      	strb	r3, [r7, #7]
 80029ea:	460b      	mov	r3, r1
 80029ec:	71bb      	strb	r3, [r7, #6]
 80029ee:	4613      	mov	r3, r2
 80029f0:	717b      	strb	r3, [r7, #5]
    uint16_t r = (R * 4095) / 255;
 80029f2:	79fa      	ldrb	r2, [r7, #7]
 80029f4:	4613      	mov	r3, r2
 80029f6:	031b      	lsls	r3, r3, #12
 80029f8:	1a9b      	subs	r3, r3, r2
 80029fa:	4a1d      	ldr	r2, [pc, #116]	@ (8002a70 <RGB_Set_Direct+0x90>)
 80029fc:	fb82 1203 	smull	r1, r2, r2, r3
 8002a00:	441a      	add	r2, r3
 8002a02:	11d2      	asrs	r2, r2, #7
 8002a04:	17db      	asrs	r3, r3, #31
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	81fb      	strh	r3, [r7, #14]
    uint16_t g = (G * 4095) / 255;
 8002a0a:	79ba      	ldrb	r2, [r7, #6]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	031b      	lsls	r3, r3, #12
 8002a10:	1a9b      	subs	r3, r3, r2
 8002a12:	4a17      	ldr	r2, [pc, #92]	@ (8002a70 <RGB_Set_Direct+0x90>)
 8002a14:	fb82 1203 	smull	r1, r2, r2, r3
 8002a18:	441a      	add	r2, r3
 8002a1a:	11d2      	asrs	r2, r2, #7
 8002a1c:	17db      	asrs	r3, r3, #31
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	81bb      	strh	r3, [r7, #12]
    uint16_t b = (B * 4095) / 255;
 8002a22:	797a      	ldrb	r2, [r7, #5]
 8002a24:	4613      	mov	r3, r2
 8002a26:	031b      	lsls	r3, r3, #12
 8002a28:	1a9b      	subs	r3, r3, r2
 8002a2a:	4a11      	ldr	r2, [pc, #68]	@ (8002a70 <RGB_Set_Direct+0x90>)
 8002a2c:	fb82 1203 	smull	r1, r2, r2, r3
 8002a30:	441a      	add	r2, r3
 8002a32:	11d2      	asrs	r2, r2, #7
 8002a34:	17db      	asrs	r3, r3, #31
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	817b      	strh	r3, [r7, #10]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 4095 - b);
 8002a3a:	897b      	ldrh	r3, [r7, #10]
 8002a3c:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8002a40:	330f      	adds	r3, #15
 8002a42:	4a0c      	ldr	r2, [pc, #48]	@ (8002a74 <RGB_Set_Direct+0x94>)
 8002a44:	6812      	ldr	r2, [r2, #0]
 8002a46:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 4095 - r);
 8002a48:	89fb      	ldrh	r3, [r7, #14]
 8002a4a:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8002a4e:	330f      	adds	r3, #15
 8002a50:	4a08      	ldr	r2, [pc, #32]	@ (8002a74 <RGB_Set_Direct+0x94>)
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 4095 - g);
 8002a56:	89bb      	ldrh	r3, [r7, #12]
 8002a58:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8002a5c:	330f      	adds	r3, #15
 8002a5e:	4a05      	ldr	r2, [pc, #20]	@ (8002a74 <RGB_Set_Direct+0x94>)
 8002a60:	6812      	ldr	r2, [r2, #0]
 8002a62:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002a64:	bf00      	nop
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	80808081 	.word	0x80808081
 8002a74:	20000270 	.word	0x20000270

08002a78 <GSM_init>:


void GSM_init(GSM* gsm, UART_CircularBuffer* tx, UART_CircularBuffer* rx) {
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
  gsm->State = GSM_State_Config;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2200      	movs	r2, #0
 8002a88:	721a      	strb	r2, [r3, #8]
  gsm->ConfigState = GSM_ConfigState_AT;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	725a      	strb	r2, [r3, #9]
  gsm->Tx = tx;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	605a      	str	r2, [r3, #4]
  gsm->Rx = rx;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	601a      	str	r2, [r3, #0]
  gsm->WaitForData = 0;
 8002a9c:	68fa      	ldr	r2, [r7, #12]
 8002a9e:	7a93      	ldrb	r3, [r2, #10]
 8002aa0:	f023 0302 	bic.w	r3, r3, #2
 8002aa4:	7293      	strb	r3, [r2, #10]
  gsm->WaitForResult = 0;
 8002aa6:	68fa      	ldr	r2, [r7, #12]
 8002aa8:	7a93      	ldrb	r3, [r2, #10]
 8002aaa:	f023 0304 	bic.w	r3, r3, #4
 8002aae:	7293      	strb	r3, [r2, #10]
  gsm->WaitForSend = 0;
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	7a93      	ldrb	r3, [r2, #10]
 8002ab4:	f023 0301 	bic.w	r3, r3, #1
 8002ab8:	7293      	strb	r3, [r2, #10]
}
 8002aba:	bf00      	nop
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
	...

08002ac8 <GSM_process>:

void GSM_process(GSM* gsm) {
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b0b2      	sub	sp, #200	@ 0xc8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]

  if (gsm->State == GSM_State_Config && gsm->InSendCommand == 0) {
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	7a1b      	ldrb	r3, [r3, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d171      	bne.n	8002bbc <GSM_process+0xf4>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	7a9b      	ldrb	r3, [r3, #10]
 8002adc:	f003 0308 	and.w	r3, r3, #8
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d16a      	bne.n	8002bbc <GSM_process+0xf4>
    switch (gsm->ConfigState) {
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	7a5b      	ldrb	r3, [r3, #9]
 8002aea:	2b04      	cmp	r3, #4
 8002aec:	d866      	bhi.n	8002bbc <GSM_process+0xf4>
 8002aee:	a201      	add	r2, pc, #4	@ (adr r2, 8002af4 <GSM_process+0x2c>)
 8002af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af4:	08002b09 	.word	0x08002b09
 8002af8:	08002b2d 	.word	0x08002b2d
 8002afc:	08002b51 	.word	0x08002b51
 8002b00:	08002b75 	.word	0x08002b75
 8002b04:	08002b99 	.word	0x08002b99
      case GSM_ConfigState_AT:
        GSM_sendStr(gsm, "AT\r\n");
 8002b08:	49a6      	ldr	r1, [pc, #664]	@ (8002da4 <GSM_process+0x2dc>)
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f972 	bl	8002df4 <GSM_sendStr>
        puts("Send AT\r");
 8002b10:	48a5      	ldr	r0, [pc, #660]	@ (8002da8 <GSM_process+0x2e0>)
 8002b12:	f006 feb5 	bl	8009880 <puts>
        gsm->InSendCommand = 1;
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	7a93      	ldrb	r3, [r2, #10]
 8002b1a:	f043 0308 	orr.w	r3, r3, #8
 8002b1e:	7293      	strb	r3, [r2, #10]
        gsm->WaitForResult = 1;
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	7a93      	ldrb	r3, [r2, #10]
 8002b24:	f043 0304 	orr.w	r3, r3, #4
 8002b28:	7293      	strb	r3, [r2, #10]
        break;
 8002b2a:	e047      	b.n	8002bbc <GSM_process+0xf4>
      case GSM_ConfigState_ATE0:
        GSM_sendStr(gsm, "ATE0\r\n");
 8002b2c:	499f      	ldr	r1, [pc, #636]	@ (8002dac <GSM_process+0x2e4>)
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 f960 	bl	8002df4 <GSM_sendStr>
        puts("Send Echo Off\r");
 8002b34:	489e      	ldr	r0, [pc, #632]	@ (8002db0 <GSM_process+0x2e8>)
 8002b36:	f006 fea3 	bl	8009880 <puts>
        gsm->InSendCommand = 1;
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	7a93      	ldrb	r3, [r2, #10]
 8002b3e:	f043 0308 	orr.w	r3, r3, #8
 8002b42:	7293      	strb	r3, [r2, #10]
        gsm->WaitForResult = 1;
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	7a93      	ldrb	r3, [r2, #10]
 8002b48:	f043 0304 	orr.w	r3, r3, #4
 8002b4c:	7293      	strb	r3, [r2, #10]
        break;
 8002b4e:	e035      	b.n	8002bbc <GSM_process+0xf4>
      case GSM_ConfigState_CMGF:
        GSM_sendStr(gsm, "AT+CMGF=1\r\n");
 8002b50:	4998      	ldr	r1, [pc, #608]	@ (8002db4 <GSM_process+0x2ec>)
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 f94e 	bl	8002df4 <GSM_sendStr>
        puts("Send Text Mode\r");
 8002b58:	4897      	ldr	r0, [pc, #604]	@ (8002db8 <GSM_process+0x2f0>)
 8002b5a:	f006 fe91 	bl	8009880 <puts>
        gsm->InSendCommand = 1;
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	7a93      	ldrb	r3, [r2, #10]
 8002b62:	f043 0308 	orr.w	r3, r3, #8
 8002b66:	7293      	strb	r3, [r2, #10]
        gsm->WaitForResult = 1;
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	7a93      	ldrb	r3, [r2, #10]
 8002b6c:	f043 0304 	orr.w	r3, r3, #4
 8002b70:	7293      	strb	r3, [r2, #10]
        break;
 8002b72:	e023      	b.n	8002bbc <GSM_process+0xf4>
      case GSM_ConfigState_CSMP:
        GSM_sendStr(gsm, "AT+CSMP=17,167,0,0\r\n");
 8002b74:	4991      	ldr	r1, [pc, #580]	@ (8002dbc <GSM_process+0x2f4>)
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f93c 	bl	8002df4 <GSM_sendStr>
        puts("Send Text Config\r");
 8002b7c:	4890      	ldr	r0, [pc, #576]	@ (8002dc0 <GSM_process+0x2f8>)
 8002b7e:	f006 fe7f 	bl	8009880 <puts>
        gsm->InSendCommand = 1;
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	7a93      	ldrb	r3, [r2, #10]
 8002b86:	f043 0308 	orr.w	r3, r3, #8
 8002b8a:	7293      	strb	r3, [r2, #10]
        gsm->WaitForResult = 1;
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	7a93      	ldrb	r3, [r2, #10]
 8002b90:	f043 0304 	orr.w	r3, r3, #4
 8002b94:	7293      	strb	r3, [r2, #10]
        break;
 8002b96:	e011      	b.n	8002bbc <GSM_process+0xf4>
      case GSM_ConfigState_CNMI:
        GSM_sendStr(gsm, "AT+CNMI=2,2\r\n");
 8002b98:	498a      	ldr	r1, [pc, #552]	@ (8002dc4 <GSM_process+0x2fc>)
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 f92a 	bl	8002df4 <GSM_sendStr>
        puts("Send Sms Config\r");
 8002ba0:	4889      	ldr	r0, [pc, #548]	@ (8002dc8 <GSM_process+0x300>)
 8002ba2:	f006 fe6d 	bl	8009880 <puts>
        gsm->InSendCommand = 1;
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	7a93      	ldrb	r3, [r2, #10]
 8002baa:	f043 0308 	orr.w	r3, r3, #8
 8002bae:	7293      	strb	r3, [r2, #10]
        gsm->WaitForResult = 1;
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	7a93      	ldrb	r3, [r2, #10]
 8002bb4:	f043 0304 	orr.w	r3, r3, #4
 8002bb8:	7293      	strb	r3, [r2, #10]
        break;
 8002bba:	bf00      	nop
    }
  }

  int16_t len = UART_CircularBuffer_available(gsm->Rx);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7fe fa98 	bl	80010f6 <UART_CircularBuffer_available>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
  if (len > 0) {
 8002bcc:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	f340 80e2 	ble.w	8002d9a <GSM_process+0x2d2>
    if (gsm->WaitForSend) {
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	7a9b      	ldrb	r3, [r3, #10]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f040 80da 	bne.w	8002d9a <GSM_process+0x2d2>
      // Send Data Part
    }
    else {
      // Read Line
      int16_t len = UART_CircularBuffer_findPat(gsm->Rx, (uint8_t*) CRLF, sizeof(CRLF));
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2202      	movs	r2, #2
 8002bec:	4977      	ldr	r1, [pc, #476]	@ (8002dcc <GSM_process+0x304>)
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fe fcd3 	bl	800159a <UART_CircularBuffer_findPat>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
      if (len >= 0) {
 8002bfa:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f2c0 80cb 	blt.w	8002d9a <GSM_process+0x2d2>
        char buf[180];
        len += 2;
 8002c04:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	@ 0xc4
 8002c08:	3302      	adds	r3, #2
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        UART_CircularBuffer_readBytes(gsm->Rx, (uint8_t*) buf, len);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f9b7 20c4 	ldrsh.w	r2, [r7, #196]	@ 0xc4
 8002c18:	f107 010c 	add.w	r1, r7, #12
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fe fb48 	bl	80012b2 <UART_CircularBuffer_readBytes>
        buf[len] = '\0';
 8002c22:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8002c26:	33c8      	adds	r3, #200	@ 0xc8
 8002c28:	443b      	add	r3, r7
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f803 2cbc 	strb.w	r2, [r3, #-188]
        if (gsm->WaitForData) {
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	7a9b      	ldrb	r3, [r3, #10]
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00b      	beq.n	8002c56 <GSM_process+0x18e>
          // Process Notification with Param, Ex: CMT
          strcpy(message, buf);
 8002c3e:	f107 030c 	add.w	r3, r7, #12
 8002c42:	4619      	mov	r1, r3
 8002c44:	4862      	ldr	r0, [pc, #392]	@ (8002dd0 <GSM_process+0x308>)
 8002c46:	f007 f866 	bl	8009d16 <strcpy>
          // End
          gsm->WaitForData = 0;
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	7a93      	ldrb	r3, [r2, #10]
 8002c4e:	f023 0302 	bic.w	r3, r3, #2
 8002c52:	7293      	strb	r3, [r2, #10]
      else {
        // Empty Line
      }
    }
  }
}
 8002c54:	e0a1      	b.n	8002d9a <GSM_process+0x2d2>
          char* line = buf;
 8002c56:	f107 030c 	add.w	r3, r7, #12
 8002c5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
          line = Str_ignoreWhitespace(line);
 8002c5e:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002c62:	f000 f8e0 	bl	8002e26 <Str_ignoreWhitespace>
 8002c66:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
          if (strncmp(line, AT, sizeof(AT) - 1) != 0) {
 8002c6a:	2202      	movs	r2, #2
 8002c6c:	4959      	ldr	r1, [pc, #356]	@ (8002dd4 <GSM_process+0x30c>)
 8002c6e:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002c72:	f006 ff9e 	bl	8009bb2 <strncmp>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 808e 	beq.w	8002d9a <GSM_process+0x2d2>
            if (gsm->WaitForResult) {
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	7a9b      	ldrb	r3, [r3, #10]
 8002c82:	f003 0304 	and.w	r3, r3, #4
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d068      	beq.n	8002d5e <GSM_process+0x296>
              if (strncmp(line, AT_OK, sizeof(AT_OK) - 1) == 0) {
 8002c8c:	2202      	movs	r2, #2
 8002c8e:	4952      	ldr	r1, [pc, #328]	@ (8002dd8 <GSM_process+0x310>)
 8002c90:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002c94:	f006 ff8d 	bl	8009bb2 <strncmp>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d135      	bne.n	8002d0a <GSM_process+0x242>
                if (gsm->State == GSM_State_Config) {
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	7a1b      	ldrb	r3, [r3, #8]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d179      	bne.n	8002d9a <GSM_process+0x2d2>
                  gsm->InSendCommand = 0;
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	7a93      	ldrb	r3, [r2, #10]
 8002caa:	f023 0308 	bic.w	r3, r3, #8
 8002cae:	7293      	strb	r3, [r2, #10]
                  gsm->WaitForResult = 0;
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	7a93      	ldrb	r3, [r2, #10]
 8002cb4:	f023 0304 	bic.w	r3, r3, #4
 8002cb8:	7293      	strb	r3, [r2, #10]
                  switch (gsm->ConfigState) {
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	7a5b      	ldrb	r3, [r3, #9]
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d86b      	bhi.n	8002d9a <GSM_process+0x2d2>
 8002cc2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc8 <GSM_process+0x200>)
 8002cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc8:	08002cdd 	.word	0x08002cdd
 8002ccc:	08002ce5 	.word	0x08002ce5
 8002cd0:	08002ced 	.word	0x08002ced
 8002cd4:	08002cf5 	.word	0x08002cf5
 8002cd8:	08002cfd 	.word	0x08002cfd
                      gsm->ConfigState = GSM_ConfigState_ATE0;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	725a      	strb	r2, [r3, #9]
                      break;
 8002ce2:	e05a      	b.n	8002d9a <GSM_process+0x2d2>
                      gsm->ConfigState = GSM_ConfigState_CMGF;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	725a      	strb	r2, [r3, #9]
                      break;
 8002cea:	e056      	b.n	8002d9a <GSM_process+0x2d2>
                      gsm->ConfigState = GSM_ConfigState_CSMP;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2203      	movs	r2, #3
 8002cf0:	725a      	strb	r2, [r3, #9]
                      break;
 8002cf2:	e052      	b.n	8002d9a <GSM_process+0x2d2>
                      gsm->ConfigState = GSM_ConfigState_CNMI;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2204      	movs	r2, #4
 8002cf8:	725a      	strb	r2, [r3, #9]
                      break;
 8002cfa:	e04e      	b.n	8002d9a <GSM_process+0x2d2>
                      gsm->ConfigState = GSM_ConfigState_AT;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	725a      	strb	r2, [r3, #9]
                      gsm->State = GSM_State_Idle;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	721a      	strb	r2, [r3, #8]
                      break;
 8002d08:	e047      	b.n	8002d9a <GSM_process+0x2d2>
              else if (strncmp(line, AT_ERROR, sizeof(AT_ERROR) - 1) == 0) {
 8002d0a:	2205      	movs	r2, #5
 8002d0c:	4933      	ldr	r1, [pc, #204]	@ (8002ddc <GSM_process+0x314>)
 8002d0e:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002d12:	f006 ff4e 	bl	8009bb2 <strncmp>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d10e      	bne.n	8002d3a <GSM_process+0x272>
                if (gsm->State == GSM_State_Config) {
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	7a1b      	ldrb	r3, [r3, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d13a      	bne.n	8002d9a <GSM_process+0x2d2>
                  gsm->InSendCommand = 0;
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	7a93      	ldrb	r3, [r2, #10]
 8002d28:	f023 0308 	bic.w	r3, r3, #8
 8002d2c:	7293      	strb	r3, [r2, #10]
                  gsm->WaitForResult = 0;
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	7a93      	ldrb	r3, [r2, #10]
 8002d32:	f023 0304 	bic.w	r3, r3, #4
 8002d36:	7293      	strb	r3, [r2, #10]
}
 8002d38:	e02f      	b.n	8002d9a <GSM_process+0x2d2>
              else if (strncmp(line, AT_CME_ERROR, sizeof(AT_CME_ERROR) - 1) == 0) {
 8002d3a:	220b      	movs	r2, #11
 8002d3c:	4928      	ldr	r1, [pc, #160]	@ (8002de0 <GSM_process+0x318>)
 8002d3e:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002d42:	f006 ff36 	bl	8009bb2 <strncmp>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d026      	beq.n	8002d9a <GSM_process+0x2d2>
              else if (strncmp(line, AT_CMS_ERROR, sizeof(AT_CMS_ERROR) - 1) == 0) {
 8002d4c:	220b      	movs	r2, #11
 8002d4e:	4925      	ldr	r1, [pc, #148]	@ (8002de4 <GSM_process+0x31c>)
 8002d50:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002d54:	f006 ff2d 	bl	8009bb2 <strncmp>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
}
 8002d5c:	e01d      	b.n	8002d9a <GSM_process+0x2d2>
              if (line[0] == '+') {
 8002d5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b2b      	cmp	r3, #43	@ 0x2b
 8002d66:	d118      	bne.n	8002d9a <GSM_process+0x2d2>
                if (strncmp(line, AT_CMT, sizeof(AT_CMT) - 1) == 0) {
 8002d68:	2205      	movs	r2, #5
 8002d6a:	491f      	ldr	r1, [pc, #124]	@ (8002de8 <GSM_process+0x320>)
 8002d6c:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002d70:	f006 ff1f 	bl	8009bb2 <strncmp>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10f      	bne.n	8002d9a <GSM_process+0x2d2>
                  puts("CMT Received\n");
 8002d7a:	481c      	ldr	r0, [pc, #112]	@ (8002dec <GSM_process+0x324>)
 8002d7c:	f006 fd80 	bl	8009880 <puts>
                  Str_getToken(line, phone, '"', 1);
 8002d80:	2301      	movs	r3, #1
 8002d82:	2222      	movs	r2, #34	@ 0x22
 8002d84:	491a      	ldr	r1, [pc, #104]	@ (8002df0 <GSM_process+0x328>)
 8002d86:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002d8a:	f000 f88f 	bl	8002eac <Str_getToken>
                  gsm->WaitForData = 1;
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	7a93      	ldrb	r3, [r2, #10]
 8002d92:	f043 0302 	orr.w	r3, r3, #2
 8002d96:	7293      	strb	r3, [r2, #10]
}
 8002d98:	e7ff      	b.n	8002d9a <GSM_process+0x2d2>
 8002d9a:	bf00      	nop
 8002d9c:	37c8      	adds	r7, #200	@ 0xc8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	0800d42c 	.word	0x0800d42c
 8002da8:	0800d434 	.word	0x0800d434
 8002dac:	0800d440 	.word	0x0800d440
 8002db0:	0800d448 	.word	0x0800d448
 8002db4:	0800d458 	.word	0x0800d458
 8002db8:	0800d464 	.word	0x0800d464
 8002dbc:	0800d474 	.word	0x0800d474
 8002dc0:	0800d48c 	.word	0x0800d48c
 8002dc4:	0800d4a0 	.word	0x0800d4a0
 8002dc8:	0800d4b0 	.word	0x0800d4b0
 8002dcc:	20000004 	.word	0x20000004
 8002dd0:	20000b38 	.word	0x20000b38
 8002dd4:	20000008 	.word	0x20000008
 8002dd8:	20000024 	.word	0x20000024
 8002ddc:	20000028 	.word	0x20000028
 8002de0:	2000000c 	.word	0x2000000c
 8002de4:	20000018 	.word	0x20000018
 8002de8:	20000030 	.word	0x20000030
 8002dec:	0800d4c4 	.word	0x0800d4c4
 8002df0:	20000b24 	.word	0x20000b24

08002df4 <GSM_sendStr>:


void GSM_sendStr(GSM* gsm, const char* str) {
 8002df4:	b590      	push	{r4, r7, lr}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  UART_CircularBuffer_writeBytes(gsm->Tx, (uint8_t*) str, strlen(str));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685c      	ldr	r4, [r3, #4]
 8002e02:	6838      	ldr	r0, [r7, #0]
 8002e04:	f7fd fa34 	bl	8000270 <strlen>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	6839      	ldr	r1, [r7, #0]
 8002e0e:	4620      	mov	r0, r4
 8002e10:	f7fe f9ef 	bl	80011f2 <UART_CircularBuffer_writeBytes>
  UART_CircularBuffer_transmit(gsm->Tx);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7fe fd0f 	bl	800183c <UART_CircularBuffer_transmit>
}
 8002e1e:	bf00      	nop
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd90      	pop	{r4, r7, pc}

08002e26 <Str_ignoreWhitespace>:

  UART_CircularBuffer_writeBytes(gsm->Tx, (uint8_t*) buf, len);
  UART_CircularBuffer_transmit(gsm->Tx);
}

char* Str_ignoreWhitespace(char* str) {
 8002e26:	b480      	push	{r7}
 8002e28:	b083      	sub	sp, #12
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  while (*str != '\0' && *str <= ' ') {
 8002e2e:	e002      	b.n	8002e36 <Str_ignoreWhitespace+0x10>
    str++;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	3301      	adds	r3, #1
 8002e34:	607b      	str	r3, [r7, #4]
  while (*str != '\0' && *str <= ' ') {
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d003      	beq.n	8002e46 <Str_ignoreWhitespace+0x20>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b20      	cmp	r3, #32
 8002e44:	d9f4      	bls.n	8002e30 <Str_ignoreWhitespace+0xa>
  }
  return str;
 8002e46:	687b      	ldr	r3, [r7, #4]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <Str_indexOfAt>:
char* Str_indexOfAt(char* str, char c, int16_t num) {
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	70fb      	strb	r3, [r7, #3]
 8002e60:	4613      	mov	r3, r2
 8002e62:	803b      	strh	r3, [r7, #0]
  if (*str == c) {
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	78fa      	ldrb	r2, [r7, #3]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d10e      	bne.n	8002e8c <Str_indexOfAt+0x38>
    num--;
 8002e6e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	3b01      	subs	r3, #1
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	803b      	strh	r3, [r7, #0]
  }

  while (str != NULL && num-- > 0) {
 8002e7a:	e007      	b.n	8002e8c <Str_indexOfAt+0x38>
    str = strchr(str + 1, c);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	78fa      	ldrb	r2, [r7, #3]
 8002e82:	4611      	mov	r1, r2
 8002e84:	4618      	mov	r0, r3
 8002e86:	f006 fe87 	bl	8009b98 <strchr>
 8002e8a:	6078      	str	r0, [r7, #4]
  while (str != NULL && num-- > 0) {
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d007      	beq.n	8002ea2 <Str_indexOfAt+0x4e>
 8002e92:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	3a01      	subs	r2, #1
 8002e9a:	b292      	uxth	r2, r2
 8002e9c:	803a      	strh	r2, [r7, #0]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	dcec      	bgt.n	8002e7c <Str_indexOfAt+0x28>
  }

  return str;
 8002ea2:	687b      	ldr	r3, [r7, #4]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3708      	adds	r7, #8
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <Str_getToken>:
char* Str_getToken(char* str, char* out, char c, int16_t num) {
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b088      	sub	sp, #32
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	4611      	mov	r1, r2
 8002eb8:	461a      	mov	r2, r3
 8002eba:	460b      	mov	r3, r1
 8002ebc:	71fb      	strb	r3, [r7, #7]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	80bb      	strh	r3, [r7, #4]
  char* start = Str_indexOfAt(str, c, num);
 8002ec2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	4619      	mov	r1, r3
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f7ff ffc2 	bl	8002e54 <Str_indexOfAt>
 8002ed0:	61b8      	str	r0, [r7, #24]

  if (start) {
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d023      	beq.n	8002f20 <Str_getToken+0x74>
    char* end = strchr(++start, c);
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	3301      	adds	r3, #1
 8002edc:	61bb      	str	r3, [r7, #24]
 8002ede:	79fb      	ldrb	r3, [r7, #7]
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	69b8      	ldr	r0, [r7, #24]
 8002ee4:	f006 fe58 	bl	8009b98 <strchr>
 8002ee8:	61f8      	str	r0, [r7, #28]
    if (end == NULL) {
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d106      	bne.n	8002efe <Str_getToken+0x52>
      end = memchr(start, '\0', 256);
 8002ef0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	69b8      	ldr	r0, [r7, #24]
 8002ef8:	f7fd f96a 	bl	80001d0 <memchr>
 8002efc:	61f8      	str	r0, [r7, #28]
    }
    int32_t len = (int32_t)(end - start);
 8002efe:	69fa      	ldr	r2, [r7, #28]
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	617b      	str	r3, [r7, #20]
    strncpy(out, start, len);
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	461a      	mov	r2, r3
 8002f0a:	69b9      	ldr	r1, [r7, #24]
 8002f0c:	68b8      	ldr	r0, [r7, #8]
 8002f0e:	f006 fe62 	bl	8009bd6 <strncpy>
    out[len] = '\0';
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	68ba      	ldr	r2, [r7, #8]
 8002f16:	4413      	add	r3, r2
 8002f18:	2200      	movs	r2, #0
 8002f1a:	701a      	strb	r2, [r3, #0]
    return out;
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	e000      	b.n	8002f22 <Str_getToken+0x76>
  }

  return NULL;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3720      	adds	r7, #32
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <Str_getUNum>:

uint32_t Str_getUNum(char* str, int16_t* len) {
 8002f2a:	b480      	push	{r7}
 8002f2c:	b085      	sub	sp, #20
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
 8002f32:	6039      	str	r1, [r7, #0]
  uint32_t z = 0;
 8002f34:	2300      	movs	r3, #0
 8002f36:	60fb      	str	r3, [r7, #12]
  char* start = str;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	60bb      	str	r3, [r7, #8]

  while (*str != '\0') {
 8002f3c:	e014      	b.n	8002f68 <Str_getUNum+0x3e>
    if (*str > '9' || *str < '0') {
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b39      	cmp	r3, #57	@ 0x39
 8002f44:	d814      	bhi.n	8002f70 <Str_getUNum+0x46>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b2f      	cmp	r3, #47	@ 0x2f
 8002f4c:	d910      	bls.n	8002f70 <Str_getUNum+0x46>
      break;
    }

    z = (z * 10) + (*str++ - '0');
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	4613      	mov	r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	4413      	add	r3, r2
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	4619      	mov	r1, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	1c5a      	adds	r2, r3, #1
 8002f5e:	607a      	str	r2, [r7, #4]
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	440b      	add	r3, r1
 8002f64:	3b30      	subs	r3, #48	@ 0x30
 8002f66:	60fb      	str	r3, [r7, #12]
  while (*str != '\0') {
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1e6      	bne.n	8002f3e <Str_getUNum+0x14>
  }

  if (len) {
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d005      	beq.n	8002f82 <Str_getUNum+0x58>
    *len = (int16_t)(str - start);
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	b21a      	sxth	r2, r3
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	801a      	strh	r2, [r3, #0]
  }

  return z;
 8002f82:	68fb      	ldr	r3, [r7, #12]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart) {
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  switch ((uint32_t) huart->Instance) {
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a08      	ldr	r2, [pc, #32]	@ (8002fc0 <HAL_UART_TxCpltCallback+0x30>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d006      	beq.n	8002fb0 <HAL_UART_TxCpltCallback+0x20>
 8002fa2:	4a08      	ldr	r2, [pc, #32]	@ (8002fc4 <HAL_UART_TxCpltCallback+0x34>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d107      	bne.n	8002fb8 <HAL_UART_TxCpltCallback+0x28>
    case USART1_BASE:
      UART_CircularBuffer_handleTx(&uart1Tx);
 8002fa8:	4807      	ldr	r0, [pc, #28]	@ (8002fc8 <HAL_UART_TxCpltCallback+0x38>)
 8002faa:	f7fe fc84 	bl	80018b6 <UART_CircularBuffer_handleTx>
      break;
 8002fae:	e003      	b.n	8002fb8 <HAL_UART_TxCpltCallback+0x28>
    case USART3_BASE:
      UART_CircularBuffer_handleTx(&uart3Tx);
 8002fb0:	4806      	ldr	r0, [pc, #24]	@ (8002fcc <HAL_UART_TxCpltCallback+0x3c>)
 8002fb2:	f7fe fc80 	bl	80018b6 <UART_CircularBuffer_handleTx>
      break;
 8002fb6:	bf00      	nop
  }
}
 8002fb8:	bf00      	nop
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	40004800 	.word	0x40004800
 8002fc4:	40011000 	.word	0x40011000
 8002fc8:	200004dc 	.word	0x200004dc
 8002fcc:	200006f0 	.word	0x200006f0

08002fd0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  switch ((uint32_t) huart->Instance) {
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a07      	ldr	r2, [pc, #28]	@ (8002ffc <HAL_UART_RxCpltCallback+0x2c>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d003      	beq.n	8002fea <HAL_UART_RxCpltCallback+0x1a>
 8002fe2:	4a07      	ldr	r2, [pc, #28]	@ (8003000 <HAL_UART_RxCpltCallback+0x30>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d104      	bne.n	8002ff2 <HAL_UART_RxCpltCallback+0x22>
    case USART1_BASE:

      break;
 8002fe8:	e003      	b.n	8002ff2 <HAL_UART_RxCpltCallback+0x22>
    case USART3_BASE:
      UART_CircularBuffer_handleRx(&uart3Rx);
 8002fea:	4806      	ldr	r0, [pc, #24]	@ (8003004 <HAL_UART_RxCpltCallback+0x34>)
 8002fec:	f7fe fc0d 	bl	800180a <UART_CircularBuffer_handleRx>
      break;
 8002ff0:	bf00      	nop
  }
}
 8002ff2:	bf00      	nop
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	40004800 	.word	0x40004800
 8003000:	40011000 	.word	0x40011000
 8003004:	20000904 	.word	0x20000904

08003008 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef* huart) {
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  switch ((uint32_t) huart->Instance) {
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a0b      	ldr	r2, [pc, #44]	@ (8003044 <HAL_UART_ErrorCallback+0x3c>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d006      	beq.n	8003028 <HAL_UART_ErrorCallback+0x20>
 800301a:	4a0b      	ldr	r2, [pc, #44]	@ (8003048 <HAL_UART_ErrorCallback+0x40>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d10d      	bne.n	800303c <HAL_UART_ErrorCallback+0x34>
    case USART1_BASE:
      UART_CircularBuffer_resetIO(&uart1Tx);
 8003020:	480a      	ldr	r0, [pc, #40]	@ (800304c <HAL_UART_ErrorCallback+0x44>)
 8003022:	f7fe fc61 	bl	80018e8 <UART_CircularBuffer_resetIO>
      break;
 8003026:	e009      	b.n	800303c <HAL_UART_ErrorCallback+0x34>
    case USART3_BASE:
      UART_CircularBuffer_resetIO(&uart3Rx);
 8003028:	4809      	ldr	r0, [pc, #36]	@ (8003050 <HAL_UART_ErrorCallback+0x48>)
 800302a:	f7fe fc5d 	bl	80018e8 <UART_CircularBuffer_resetIO>
      UART_CircularBuffer_resetIO(&uart3Tx);
 800302e:	4809      	ldr	r0, [pc, #36]	@ (8003054 <HAL_UART_ErrorCallback+0x4c>)
 8003030:	f7fe fc5a 	bl	80018e8 <UART_CircularBuffer_resetIO>
      UART_CircularBuffer_receive(&uart3Rx);
 8003034:	4806      	ldr	r0, [pc, #24]	@ (8003050 <HAL_UART_ErrorCallback+0x48>)
 8003036:	f7fe fbab 	bl	8001790 <UART_CircularBuffer_receive>
      break;
 800303a:	bf00      	nop
  }
}
 800303c:	bf00      	nop
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	40004800 	.word	0x40004800
 8003048:	40011000 	.word	0x40011000
 800304c:	200004dc 	.word	0x200004dc
 8003050:	20000904 	.word	0x20000904
 8003054:	200006f0 	.word	0x200006f0

08003058 <GSM_sendSms>:
  UART_CircularBuffer_transmit(&uart1Tx);
  return 0;
}


void GSM_sendSms(const char* phone, const char* message) {
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  // Check Connection
  GSM_sendStr2("AT\r\n");
 8003062:	481c      	ldr	r0, [pc, #112]	@ (80030d4 <GSM_sendSms+0x7c>)
 8003064:	f000 f87c 	bl	8003160 <GSM_sendStr2>
  HAL_Delay(250);
 8003068:	20fa      	movs	r0, #250	@ 0xfa
 800306a:	f000 fccd 	bl	8003a08 <HAL_Delay>
  // Check Connection
  GSM_sendStr2("AT\r\n");
 800306e:	4819      	ldr	r0, [pc, #100]	@ (80030d4 <GSM_sendSms+0x7c>)
 8003070:	f000 f876 	bl	8003160 <GSM_sendStr2>
  if (GSM_checkResult() == 0) {
 8003074:	f000 f838 	bl	80030e8 <GSM_checkResult>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d126      	bne.n	80030cc <GSM_sendSms+0x74>
    // Echo Off
    GSM_sendStr2("ATE0\r\n");
 800307e:	4816      	ldr	r0, [pc, #88]	@ (80030d8 <GSM_sendSms+0x80>)
 8003080:	f000 f86e 	bl	8003160 <GSM_sendStr2>
    if (GSM_checkResult() == 0) {
 8003084:	f000 f830 	bl	80030e8 <GSM_checkResult>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d11e      	bne.n	80030cc <GSM_sendSms+0x74>
      // Set Text Mode
      GSM_sendStr2("AT+CMGF=1\r\n");
 800308e:	4813      	ldr	r0, [pc, #76]	@ (80030dc <GSM_sendSms+0x84>)
 8003090:	f000 f866 	bl	8003160 <GSM_sendStr2>
      if (GSM_checkResult() == 0) {
 8003094:	f000 f828 	bl	80030e8 <GSM_checkResult>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d116      	bne.n	80030cc <GSM_sendSms+0x74>
        // Set SMS Config
        GSM_sendStr2("AT+CSMP=17,167,0,0\r\n");
 800309e:	4810      	ldr	r0, [pc, #64]	@ (80030e0 <GSM_sendSms+0x88>)
 80030a0:	f000 f85e 	bl	8003160 <GSM_sendStr2>
        if (GSM_checkResult() == 0) {
 80030a4:	f000 f820 	bl	80030e8 <GSM_checkResult>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10e      	bne.n	80030cc <GSM_sendSms+0x74>
          // Send SMS Phone
          GSM_sendFmt2("AT+CMGS=\"%s\"\r\n", phone);
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	480c      	ldr	r0, [pc, #48]	@ (80030e4 <GSM_sendSms+0x8c>)
 80030b2:	f000 f86b 	bl	800318c <GSM_sendFmt2>
          // Wait for "> "
          HAL_Delay(50);
 80030b6:	2032      	movs	r0, #50	@ 0x32
 80030b8:	f000 fca6 	bl	8003a08 <HAL_Delay>
          // Send Message
          GSM_sendStr2((char*) message);
 80030bc:	6838      	ldr	r0, [r7, #0]
 80030be:	f000 f84f 	bl	8003160 <GSM_sendStr2>
          // Send Ctrl-Z (0x1A)
          GSM_sendByte(0x1A);
 80030c2:	201a      	movs	r0, #26
 80030c4:	f000 f886 	bl	80031d4 <GSM_sendByte>
          GSM_checkResult();
 80030c8:	f000 f80e 	bl	80030e8 <GSM_checkResult>
        }
      }
    }
  }
}
 80030cc:	bf00      	nop
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	0800d42c 	.word	0x0800d42c
 80030d8:	0800d440 	.word	0x0800d440
 80030dc:	0800d458 	.word	0x0800d458
 80030e0:	0800d474 	.word	0x0800d474
 80030e4:	0800d4d4 	.word	0x0800d4d4

080030e8 <GSM_checkResult>:

int16_t GSM_checkResult(void) {
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b094      	sub	sp, #80	@ 0x50
 80030ec:	af02      	add	r7, sp, #8
  char buf[64] = {0};
 80030ee:	f107 0308 	add.w	r3, r7, #8
 80030f2:	2240      	movs	r2, #64	@ 0x40
 80030f4:	2100      	movs	r1, #0
 80030f6:	4618      	mov	r0, r3
 80030f8:	f006 fd46 	bl	8009b88 <memset>
  uint16_t len = 0;
 80030fc:	2300      	movs	r3, #0
 80030fe:	80fb      	strh	r3, [r7, #6]

  HAL_UARTEx_ReceiveToIdle(&huart3, (uint8_t*) buf, sizeof(buf), &len, 1000);
 8003100:	1dbb      	adds	r3, r7, #6
 8003102:	f107 0108 	add.w	r1, r7, #8
 8003106:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800310a:	9200      	str	r2, [sp, #0]
 800310c:	2240      	movs	r2, #64	@ 0x40
 800310e:	4812      	ldr	r0, [pc, #72]	@ (8003158 <GSM_checkResult+0x70>)
 8003110:	f003 fc99 	bl	8006a46 <HAL_UARTEx_ReceiveToIdle>

  if (len > 0) {
 8003114:	88fb      	ldrh	r3, [r7, #6]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d015      	beq.n	8003146 <GSM_checkResult+0x5e>
    buf[len] = '\0';
 800311a:	88fb      	ldrh	r3, [r7, #6]
 800311c:	3348      	adds	r3, #72	@ 0x48
 800311e:	443b      	add	r3, r7
 8003120:	2200      	movs	r2, #0
 8003122:	f803 2c40 	strb.w	r2, [r3, #-64]
    // Process
    if (strstr(buf, "OK") != 0) {
 8003126:	f107 0308 	add.w	r3, r7, #8
 800312a:	490c      	ldr	r1, [pc, #48]	@ (800315c <GSM_checkResult+0x74>)
 800312c:	4618      	mov	r0, r3
 800312e:	f006 fd65 	bl	8009bfc <strstr>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d001      	beq.n	800313c <GSM_checkResult+0x54>
      return 0;
 8003138:	2300      	movs	r3, #0
 800313a:	e009      	b.n	8003150 <GSM_checkResult+0x68>
    }
    else {
      HAL_Delay(50);
 800313c:	2032      	movs	r0, #50	@ 0x32
 800313e:	f000 fc63 	bl	8003a08 <HAL_Delay>
      return 1;
 8003142:	2301      	movs	r3, #1
 8003144:	e004      	b.n	8003150 <GSM_checkResult+0x68>
    }
  }
  else {
    // Nothing received
    HAL_Delay(50);
 8003146:	2032      	movs	r0, #50	@ 0x32
 8003148:	f000 fc5e 	bl	8003a08 <HAL_Delay>
    return -1;
 800314c:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8003150:	4618      	mov	r0, r3
 8003152:	3748      	adds	r7, #72	@ 0x48
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	20000300 	.word	0x20000300
 800315c:	0800d4e4 	.word	0x0800d4e4

08003160 <GSM_sendStr2>:

void GSM_sendStr2(char* str) {
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint16_t len = strlen(str);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f7fd f881 	bl	8000270 <strlen>
 800316e:	4603      	mov	r3, r0
 8003170:	81fb      	strh	r3, [r7, #14]
  HAL_UART_Transmit(&huart3, (uint8_t*) str, len, len + 1);
 8003172:	89fb      	ldrh	r3, [r7, #14]
 8003174:	3301      	adds	r3, #1
 8003176:	89fa      	ldrh	r2, [r7, #14]
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	4803      	ldr	r0, [pc, #12]	@ (8003188 <GSM_sendStr2+0x28>)
 800317c:	f003 fadc 	bl	8006738 <HAL_UART_Transmit>
}
 8003180:	bf00      	nop
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	20000300 	.word	0x20000300

0800318c <GSM_sendFmt2>:
void GSM_sendFmt2(const char* fmt, ...) {
 800318c:	b40f      	push	{r0, r1, r2, r3}
 800318e:	b580      	push	{r7, lr}
 8003190:	b0a2      	sub	sp, #136	@ 0x88
 8003192:	af00      	add	r7, sp, #0
  char buf[128];
  va_list args;
  va_start(args, fmt);
 8003194:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003198:	603b      	str	r3, [r7, #0]
  uint32_t len = vsnprintf(buf, sizeof(buf), fmt, args);
 800319a:	1d38      	adds	r0, r7, #4
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80031a2:	2180      	movs	r1, #128	@ 0x80
 80031a4:	f006 fc3e 	bl	8009a24 <vsniprintf>
 80031a8:	4603      	mov	r3, r0
 80031aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  va_end(args);

  HAL_UART_Transmit(&huart3, (uint8_t*) buf, len, len + 1);
 80031ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80031b2:	b29a      	uxth	r2, r3
 80031b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80031b8:	3301      	adds	r3, #1
 80031ba:	1d39      	adds	r1, r7, #4
 80031bc:	4804      	ldr	r0, [pc, #16]	@ (80031d0 <GSM_sendFmt2+0x44>)
 80031be:	f003 fabb 	bl	8006738 <HAL_UART_Transmit>
}
 80031c2:	bf00      	nop
 80031c4:	3788      	adds	r7, #136	@ 0x88
 80031c6:	46bd      	mov	sp, r7
 80031c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80031cc:	b004      	add	sp, #16
 80031ce:	4770      	bx	lr
 80031d0:	20000300 	.word	0x20000300

080031d4 <GSM_sendByte>:
void GSM_sendByte(uint8_t byte) {
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Transmit(&huart3, &byte, sizeof(byte), sizeof(byte));
 80031de:	1df9      	adds	r1, r7, #7
 80031e0:	2301      	movs	r3, #1
 80031e2:	2201      	movs	r2, #1
 80031e4:	4803      	ldr	r0, [pc, #12]	@ (80031f4 <GSM_sendByte+0x20>)
 80031e6:	f003 faa7 	bl	8006738 <HAL_UART_Transmit>
}
 80031ea:	bf00      	nop
 80031ec:	3708      	adds	r7, #8
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	20000300 	.word	0x20000300

080031f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031fc:	b672      	cpsid	i
}
 80031fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003200:	bf00      	nop
 8003202:	e7fd      	b.n	8003200 <Error_Handler+0x8>

08003204 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800320a:	2300      	movs	r3, #0
 800320c:	607b      	str	r3, [r7, #4]
 800320e:	4b10      	ldr	r3, [pc, #64]	@ (8003250 <HAL_MspInit+0x4c>)
 8003210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003212:	4a0f      	ldr	r2, [pc, #60]	@ (8003250 <HAL_MspInit+0x4c>)
 8003214:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003218:	6453      	str	r3, [r2, #68]	@ 0x44
 800321a:	4b0d      	ldr	r3, [pc, #52]	@ (8003250 <HAL_MspInit+0x4c>)
 800321c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003222:	607b      	str	r3, [r7, #4]
 8003224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003226:	2300      	movs	r3, #0
 8003228:	603b      	str	r3, [r7, #0]
 800322a:	4b09      	ldr	r3, [pc, #36]	@ (8003250 <HAL_MspInit+0x4c>)
 800322c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322e:	4a08      	ldr	r2, [pc, #32]	@ (8003250 <HAL_MspInit+0x4c>)
 8003230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003234:	6413      	str	r3, [r2, #64]	@ 0x40
 8003236:	4b06      	ldr	r3, [pc, #24]	@ (8003250 <HAL_MspInit+0x4c>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800323e:	603b      	str	r3, [r7, #0]
 8003240:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003242:	bf00      	nop
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	40023800 	.word	0x40023800

08003254 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b08a      	sub	sp, #40	@ 0x28
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800325c:	f107 0314 	add.w	r3, r7, #20
 8003260:	2200      	movs	r2, #0
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	605a      	str	r2, [r3, #4]
 8003266:	609a      	str	r2, [r3, #8]
 8003268:	60da      	str	r2, [r3, #12]
 800326a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a17      	ldr	r2, [pc, #92]	@ (80032d0 <HAL_ADC_MspInit+0x7c>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d127      	bne.n	80032c6 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003276:	2300      	movs	r3, #0
 8003278:	613b      	str	r3, [r7, #16]
 800327a:	4b16      	ldr	r3, [pc, #88]	@ (80032d4 <HAL_ADC_MspInit+0x80>)
 800327c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327e:	4a15      	ldr	r2, [pc, #84]	@ (80032d4 <HAL_ADC_MspInit+0x80>)
 8003280:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003284:	6453      	str	r3, [r2, #68]	@ 0x44
 8003286:	4b13      	ldr	r3, [pc, #76]	@ (80032d4 <HAL_ADC_MspInit+0x80>)
 8003288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800328a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800328e:	613b      	str	r3, [r7, #16]
 8003290:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003292:	2300      	movs	r3, #0
 8003294:	60fb      	str	r3, [r7, #12]
 8003296:	4b0f      	ldr	r3, [pc, #60]	@ (80032d4 <HAL_ADC_MspInit+0x80>)
 8003298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329a:	4a0e      	ldr	r2, [pc, #56]	@ (80032d4 <HAL_ADC_MspInit+0x80>)
 800329c:	f043 0301 	orr.w	r3, r3, #1
 80032a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032a2:	4b0c      	ldr	r3, [pc, #48]	@ (80032d4 <HAL_ADC_MspInit+0x80>)
 80032a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	60fb      	str	r3, [r7, #12]
 80032ac:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC1_IN4_POT_Pin;
 80032ae:	2310      	movs	r3, #16
 80032b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032b2:	2303      	movs	r3, #3
 80032b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b6:	2300      	movs	r3, #0
 80032b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN4_POT_GPIO_Port, &GPIO_InitStruct);
 80032ba:	f107 0314 	add.w	r3, r7, #20
 80032be:	4619      	mov	r1, r3
 80032c0:	4805      	ldr	r0, [pc, #20]	@ (80032d8 <HAL_ADC_MspInit+0x84>)
 80032c2:	f001 fce5 	bl	8004c90 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80032c6:	bf00      	nop
 80032c8:	3728      	adds	r7, #40	@ 0x28
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	40012000 	.word	0x40012000
 80032d4:	40023800 	.word	0x40023800
 80032d8:	40020000 	.word	0x40020000

080032dc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a0b      	ldr	r2, [pc, #44]	@ (8003318 <HAL_TIM_Base_MspInit+0x3c>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d10d      	bne.n	800330a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032ee:	2300      	movs	r3, #0
 80032f0:	60fb      	str	r3, [r7, #12]
 80032f2:	4b0a      	ldr	r3, [pc, #40]	@ (800331c <HAL_TIM_Base_MspInit+0x40>)
 80032f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032f6:	4a09      	ldr	r2, [pc, #36]	@ (800331c <HAL_TIM_Base_MspInit+0x40>)
 80032f8:	f043 0301 	orr.w	r3, r3, #1
 80032fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80032fe:	4b07      	ldr	r3, [pc, #28]	@ (800331c <HAL_TIM_Base_MspInit+0x40>)
 8003300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800330a:	bf00      	nop
 800330c:	3714      	adds	r7, #20
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	40010000 	.word	0x40010000
 800331c:	40023800 	.word	0x40023800

08003320 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b088      	sub	sp, #32
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003328:	f107 030c 	add.w	r3, r7, #12
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	605a      	str	r2, [r3, #4]
 8003332:	609a      	str	r2, [r3, #8]
 8003334:	60da      	str	r2, [r3, #12]
 8003336:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a12      	ldr	r2, [pc, #72]	@ (8003388 <HAL_TIM_MspPostInit+0x68>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d11e      	bne.n	8003380 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003342:	2300      	movs	r3, #0
 8003344:	60bb      	str	r3, [r7, #8]
 8003346:	4b11      	ldr	r3, [pc, #68]	@ (800338c <HAL_TIM_MspPostInit+0x6c>)
 8003348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334a:	4a10      	ldr	r2, [pc, #64]	@ (800338c <HAL_TIM_MspPostInit+0x6c>)
 800334c:	f043 0310 	orr.w	r3, r3, #16
 8003350:	6313      	str	r3, [r2, #48]	@ 0x30
 8003352:	4b0e      	ldr	r3, [pc, #56]	@ (800338c <HAL_TIM_MspPostInit+0x6c>)
 8003354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003356:	f003 0310 	and.w	r3, r3, #16
 800335a:	60bb      	str	r3, [r7, #8]
 800335c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_CH2_PWM_RGB_RED_Pin|TIM1_CH3_PWM_RGB_GREEN_Pin|TIM1_CH4_PWM_RGB_BLUE_Pin;
 800335e:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8003362:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003364:	2302      	movs	r3, #2
 8003366:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003368:	2300      	movs	r3, #0
 800336a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800336c:	2300      	movs	r3, #0
 800336e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003370:	2301      	movs	r3, #1
 8003372:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003374:	f107 030c 	add.w	r3, r7, #12
 8003378:	4619      	mov	r1, r3
 800337a:	4805      	ldr	r0, [pc, #20]	@ (8003390 <HAL_TIM_MspPostInit+0x70>)
 800337c:	f001 fc88 	bl	8004c90 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003380:	bf00      	nop
 8003382:	3720      	adds	r7, #32
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40010000 	.word	0x40010000
 800338c:	40023800 	.word	0x40023800
 8003390:	40021000 	.word	0x40021000

08003394 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08c      	sub	sp, #48	@ 0x30
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800339c:	f107 031c 	add.w	r3, r7, #28
 80033a0:	2200      	movs	r2, #0
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	605a      	str	r2, [r3, #4]
 80033a6:	609a      	str	r2, [r3, #8]
 80033a8:	60da      	str	r2, [r3, #12]
 80033aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a98      	ldr	r2, [pc, #608]	@ (8003614 <HAL_UART_MspInit+0x280>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	f040 8092 	bne.w	80034dc <HAL_UART_MspInit+0x148>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80033b8:	2300      	movs	r3, #0
 80033ba:	61bb      	str	r3, [r7, #24]
 80033bc:	4b96      	ldr	r3, [pc, #600]	@ (8003618 <HAL_UART_MspInit+0x284>)
 80033be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c0:	4a95      	ldr	r2, [pc, #596]	@ (8003618 <HAL_UART_MspInit+0x284>)
 80033c2:	f043 0310 	orr.w	r3, r3, #16
 80033c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80033c8:	4b93      	ldr	r3, [pc, #588]	@ (8003618 <HAL_UART_MspInit+0x284>)
 80033ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033cc:	f003 0310 	and.w	r3, r3, #16
 80033d0:	61bb      	str	r3, [r7, #24]
 80033d2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033d4:	2300      	movs	r3, #0
 80033d6:	617b      	str	r3, [r7, #20]
 80033d8:	4b8f      	ldr	r3, [pc, #572]	@ (8003618 <HAL_UART_MspInit+0x284>)
 80033da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033dc:	4a8e      	ldr	r2, [pc, #568]	@ (8003618 <HAL_UART_MspInit+0x284>)
 80033de:	f043 0301 	orr.w	r3, r3, #1
 80033e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80033e4:	4b8c      	ldr	r3, [pc, #560]	@ (8003618 <HAL_UART_MspInit+0x284>)
 80033e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	617b      	str	r3, [r7, #20]
 80033ee:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_PC_Pin|USART1_RX_PC_Pin;
 80033f0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80033f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f6:	2302      	movs	r3, #2
 80033f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fa:	2300      	movs	r3, #0
 80033fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033fe:	2303      	movs	r3, #3
 8003400:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003402:	2307      	movs	r3, #7
 8003404:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003406:	f107 031c 	add.w	r3, r7, #28
 800340a:	4619      	mov	r1, r3
 800340c:	4883      	ldr	r0, [pc, #524]	@ (800361c <HAL_UART_MspInit+0x288>)
 800340e:	f001 fc3f 	bl	8004c90 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003412:	4b83      	ldr	r3, [pc, #524]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 8003414:	4a83      	ldr	r2, [pc, #524]	@ (8003624 <HAL_UART_MspInit+0x290>)
 8003416:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003418:	4b81      	ldr	r3, [pc, #516]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 800341a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800341e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003420:	4b7f      	ldr	r3, [pc, #508]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 8003422:	2200      	movs	r2, #0
 8003424:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003426:	4b7e      	ldr	r3, [pc, #504]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 8003428:	2200      	movs	r2, #0
 800342a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800342c:	4b7c      	ldr	r3, [pc, #496]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 800342e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003432:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003434:	4b7a      	ldr	r3, [pc, #488]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 8003436:	2200      	movs	r2, #0
 8003438:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800343a:	4b79      	ldr	r3, [pc, #484]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 800343c:	2200      	movs	r2, #0
 800343e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003440:	4b77      	ldr	r3, [pc, #476]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 8003442:	2200      	movs	r2, #0
 8003444:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003446:	4b76      	ldr	r3, [pc, #472]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 8003448:	2200      	movs	r2, #0
 800344a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800344c:	4b74      	ldr	r3, [pc, #464]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 800344e:	2200      	movs	r2, #0
 8003450:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003452:	4873      	ldr	r0, [pc, #460]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 8003454:	f001 f80e 	bl	8004474 <HAL_DMA_Init>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800345e:	f7ff fecb 	bl	80031f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a6e      	ldr	r2, [pc, #440]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 8003466:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003468:	4a6d      	ldr	r2, [pc, #436]	@ (8003620 <HAL_UART_MspInit+0x28c>)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800346e:	4b6e      	ldr	r3, [pc, #440]	@ (8003628 <HAL_UART_MspInit+0x294>)
 8003470:	4a6e      	ldr	r2, [pc, #440]	@ (800362c <HAL_UART_MspInit+0x298>)
 8003472:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003474:	4b6c      	ldr	r3, [pc, #432]	@ (8003628 <HAL_UART_MspInit+0x294>)
 8003476:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800347a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800347c:	4b6a      	ldr	r3, [pc, #424]	@ (8003628 <HAL_UART_MspInit+0x294>)
 800347e:	2240      	movs	r2, #64	@ 0x40
 8003480:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003482:	4b69      	ldr	r3, [pc, #420]	@ (8003628 <HAL_UART_MspInit+0x294>)
 8003484:	2200      	movs	r2, #0
 8003486:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003488:	4b67      	ldr	r3, [pc, #412]	@ (8003628 <HAL_UART_MspInit+0x294>)
 800348a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800348e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003490:	4b65      	ldr	r3, [pc, #404]	@ (8003628 <HAL_UART_MspInit+0x294>)
 8003492:	2200      	movs	r2, #0
 8003494:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003496:	4b64      	ldr	r3, [pc, #400]	@ (8003628 <HAL_UART_MspInit+0x294>)
 8003498:	2200      	movs	r2, #0
 800349a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800349c:	4b62      	ldr	r3, [pc, #392]	@ (8003628 <HAL_UART_MspInit+0x294>)
 800349e:	2200      	movs	r2, #0
 80034a0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80034a2:	4b61      	ldr	r3, [pc, #388]	@ (8003628 <HAL_UART_MspInit+0x294>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034a8:	4b5f      	ldr	r3, [pc, #380]	@ (8003628 <HAL_UART_MspInit+0x294>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80034ae:	485e      	ldr	r0, [pc, #376]	@ (8003628 <HAL_UART_MspInit+0x294>)
 80034b0:	f000 ffe0 	bl	8004474 <HAL_DMA_Init>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80034ba:	f7ff fe9d 	bl	80031f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a59      	ldr	r2, [pc, #356]	@ (8003628 <HAL_UART_MspInit+0x294>)
 80034c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80034c4:	4a58      	ldr	r2, [pc, #352]	@ (8003628 <HAL_UART_MspInit+0x294>)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80034ca:	2200      	movs	r2, #0
 80034cc:	2100      	movs	r1, #0
 80034ce:	2025      	movs	r0, #37	@ 0x25
 80034d0:	f000 ff99 	bl	8004406 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80034d4:	2025      	movs	r0, #37	@ 0x25
 80034d6:	f000 ffb2 	bl	800443e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80034da:	e096      	b.n	800360a <HAL_UART_MspInit+0x276>
  else if(huart->Instance==USART3)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a53      	ldr	r2, [pc, #332]	@ (8003630 <HAL_UART_MspInit+0x29c>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	f040 8091 	bne.w	800360a <HAL_UART_MspInit+0x276>
    __HAL_RCC_USART3_CLK_ENABLE();
 80034e8:	2300      	movs	r3, #0
 80034ea:	613b      	str	r3, [r7, #16]
 80034ec:	4b4a      	ldr	r3, [pc, #296]	@ (8003618 <HAL_UART_MspInit+0x284>)
 80034ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f0:	4a49      	ldr	r2, [pc, #292]	@ (8003618 <HAL_UART_MspInit+0x284>)
 80034f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80034f8:	4b47      	ldr	r3, [pc, #284]	@ (8003618 <HAL_UART_MspInit+0x284>)
 80034fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003500:	613b      	str	r3, [r7, #16]
 8003502:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003504:	2300      	movs	r3, #0
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	4b43      	ldr	r3, [pc, #268]	@ (8003618 <HAL_UART_MspInit+0x284>)
 800350a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350c:	4a42      	ldr	r2, [pc, #264]	@ (8003618 <HAL_UART_MspInit+0x284>)
 800350e:	f043 0302 	orr.w	r3, r3, #2
 8003512:	6313      	str	r3, [r2, #48]	@ 0x30
 8003514:	4b40      	ldr	r3, [pc, #256]	@ (8003618 <HAL_UART_MspInit+0x284>)
 8003516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_TX_SIM800L_Pin|USART3_RX_SIM800L_Pin;
 8003520:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003526:	2302      	movs	r3, #2
 8003528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352a:	2300      	movs	r3, #0
 800352c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800352e:	2303      	movs	r3, #3
 8003530:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003532:	2307      	movs	r3, #7
 8003534:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003536:	f107 031c 	add.w	r3, r7, #28
 800353a:	4619      	mov	r1, r3
 800353c:	483d      	ldr	r0, [pc, #244]	@ (8003634 <HAL_UART_MspInit+0x2a0>)
 800353e:	f001 fba7 	bl	8004c90 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003542:	4b3d      	ldr	r3, [pc, #244]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 8003544:	4a3d      	ldr	r2, [pc, #244]	@ (800363c <HAL_UART_MspInit+0x2a8>)
 8003546:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003548:	4b3b      	ldr	r3, [pc, #236]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 800354a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800354e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003550:	4b39      	ldr	r3, [pc, #228]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 8003552:	2200      	movs	r2, #0
 8003554:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003556:	4b38      	ldr	r3, [pc, #224]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 8003558:	2200      	movs	r2, #0
 800355a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800355c:	4b36      	ldr	r3, [pc, #216]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 800355e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003562:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003564:	4b34      	ldr	r3, [pc, #208]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 8003566:	2200      	movs	r2, #0
 8003568:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800356a:	4b33      	ldr	r3, [pc, #204]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 800356c:	2200      	movs	r2, #0
 800356e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003570:	4b31      	ldr	r3, [pc, #196]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 8003572:	2200      	movs	r2, #0
 8003574:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003576:	4b30      	ldr	r3, [pc, #192]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 8003578:	2200      	movs	r2, #0
 800357a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800357c:	4b2e      	ldr	r3, [pc, #184]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 800357e:	2200      	movs	r2, #0
 8003580:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003582:	482d      	ldr	r0, [pc, #180]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 8003584:	f000 ff76 	bl	8004474 <HAL_DMA_Init>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_UART_MspInit+0x1fe>
      Error_Handler();
 800358e:	f7ff fe33 	bl	80031f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a28      	ldr	r2, [pc, #160]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 8003596:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003598:	4a27      	ldr	r2, [pc, #156]	@ (8003638 <HAL_UART_MspInit+0x2a4>)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 800359e:	4b28      	ldr	r3, [pc, #160]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035a0:	4a28      	ldr	r2, [pc, #160]	@ (8003644 <HAL_UART_MspInit+0x2b0>)
 80035a2:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80035a4:	4b26      	ldr	r3, [pc, #152]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035a6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80035aa:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035ac:	4b24      	ldr	r3, [pc, #144]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035ae:	2240      	movs	r2, #64	@ 0x40
 80035b0:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80035b2:	4b23      	ldr	r3, [pc, #140]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80035b8:	4b21      	ldr	r3, [pc, #132]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035be:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80035cc:	4b1c      	ldr	r3, [pc, #112]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80035d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80035d8:	4b19      	ldr	r3, [pc, #100]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035da:	2200      	movs	r2, #0
 80035dc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80035de:	4818      	ldr	r0, [pc, #96]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035e0:	f000 ff48 	bl	8004474 <HAL_DMA_Init>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <HAL_UART_MspInit+0x25a>
      Error_Handler();
 80035ea:	f7ff fe05 	bl	80031f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a13      	ldr	r2, [pc, #76]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80035f4:	4a12      	ldr	r2, [pc, #72]	@ (8003640 <HAL_UART_MspInit+0x2ac>)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80035fa:	2200      	movs	r2, #0
 80035fc:	2100      	movs	r1, #0
 80035fe:	2027      	movs	r0, #39	@ 0x27
 8003600:	f000 ff01 	bl	8004406 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003604:	2027      	movs	r0, #39	@ 0x27
 8003606:	f000 ff1a 	bl	800443e <HAL_NVIC_EnableIRQ>
}
 800360a:	bf00      	nop
 800360c:	3730      	adds	r7, #48	@ 0x30
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	40011000 	.word	0x40011000
 8003618:	40023800 	.word	0x40023800
 800361c:	40020000 	.word	0x40020000
 8003620:	20000348 	.word	0x20000348
 8003624:	40026440 	.word	0x40026440
 8003628:	200003a8 	.word	0x200003a8
 800362c:	400264b8 	.word	0x400264b8
 8003630:	40004800 	.word	0x40004800
 8003634:	40020400 	.word	0x40020400
 8003638:	20000408 	.word	0x20000408
 800363c:	40026028 	.word	0x40026028
 8003640:	20000468 	.word	0x20000468
 8003644:	40026058 	.word	0x40026058

08003648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800364c:	bf00      	nop
 800364e:	e7fd      	b.n	800364c <NMI_Handler+0x4>

08003650 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003654:	bf00      	nop
 8003656:	e7fd      	b.n	8003654 <HardFault_Handler+0x4>

08003658 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800365c:	bf00      	nop
 800365e:	e7fd      	b.n	800365c <MemManage_Handler+0x4>

08003660 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003664:	bf00      	nop
 8003666:	e7fd      	b.n	8003664 <BusFault_Handler+0x4>

08003668 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003668:	b480      	push	{r7}
 800366a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800366c:	bf00      	nop
 800366e:	e7fd      	b.n	800366c <UsageFault_Handler+0x4>

08003670 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003674:	bf00      	nop
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr

0800367e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800367e:	b480      	push	{r7}
 8003680:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003682:	bf00      	nop
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003690:	bf00      	nop
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800369a:	b580      	push	{r7, lr}
 800369c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800369e:	f000 f993 	bl	80039c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036a2:	bf00      	nop
 80036a4:	bd80      	pop	{r7, pc}
	...

080036a8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80036ac:	4802      	ldr	r0, [pc, #8]	@ (80036b8 <DMA1_Stream1_IRQHandler+0x10>)
 80036ae:	f001 f879 	bl	80047a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80036b2:	bf00      	nop
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	20000408 	.word	0x20000408

080036bc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80036c0:	4802      	ldr	r0, [pc, #8]	@ (80036cc <DMA1_Stream3_IRQHandler+0x10>)
 80036c2:	f001 f86f 	bl	80047a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80036c6:	bf00      	nop
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	20000468 	.word	0x20000468

080036d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80036d4:	4802      	ldr	r0, [pc, #8]	@ (80036e0 <USART1_IRQHandler+0x10>)
 80036d6:	f003 fb2d 	bl	8006d34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80036da:	bf00      	nop
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	200002b8 	.word	0x200002b8

080036e4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80036e8:	4802      	ldr	r0, [pc, #8]	@ (80036f4 <USART3_IRQHandler+0x10>)
 80036ea:	f003 fb23 	bl	8006d34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80036ee:	bf00      	nop
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	20000300 	.word	0x20000300

080036f8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80036fc:	4802      	ldr	r0, [pc, #8]	@ (8003708 <DMA2_Stream2_IRQHandler+0x10>)
 80036fe:	f001 f851 	bl	80047a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003702:	bf00      	nop
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	20000348 	.word	0x20000348

0800370c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003710:	4802      	ldr	r0, [pc, #8]	@ (800371c <DMA2_Stream7_IRQHandler+0x10>)
 8003712:	f001 f847 	bl	80047a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003716:	bf00      	nop
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	200003a8 	.word	0x200003a8

08003720 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  return 1;
 8003724:	2301      	movs	r3, #1
}
 8003726:	4618      	mov	r0, r3
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr

08003730 <_kill>:

int _kill(int pid, int sig)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800373a:	f006 fabf 	bl	8009cbc <__errno>
 800373e:	4603      	mov	r3, r0
 8003740:	2216      	movs	r2, #22
 8003742:	601a      	str	r2, [r3, #0]
  return -1;
 8003744:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003748:	4618      	mov	r0, r3
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <_exit>:

void _exit (int status)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003758:	f04f 31ff 	mov.w	r1, #4294967295
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f7ff ffe7 	bl	8003730 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003762:	bf00      	nop
 8003764:	e7fd      	b.n	8003762 <_exit+0x12>

08003766 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b086      	sub	sp, #24
 800376a:	af00      	add	r7, sp, #0
 800376c:	60f8      	str	r0, [r7, #12]
 800376e:	60b9      	str	r1, [r7, #8]
 8003770:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003772:	2300      	movs	r3, #0
 8003774:	617b      	str	r3, [r7, #20]
 8003776:	e00a      	b.n	800378e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003778:	f3af 8000 	nop.w
 800377c:	4601      	mov	r1, r0
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	60ba      	str	r2, [r7, #8]
 8003784:	b2ca      	uxtb	r2, r1
 8003786:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	3301      	adds	r3, #1
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	429a      	cmp	r2, r3
 8003794:	dbf0      	blt.n	8003778 <_read+0x12>
  }

  return len;
 8003796:	687b      	ldr	r3, [r7, #4]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3718      	adds	r7, #24
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037ac:	2300      	movs	r3, #0
 80037ae:	617b      	str	r3, [r7, #20]
 80037b0:	e009      	b.n	80037c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	1c5a      	adds	r2, r3, #1
 80037b6:	60ba      	str	r2, [r7, #8]
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	3301      	adds	r3, #1
 80037c4:	617b      	str	r3, [r7, #20]
 80037c6:	697a      	ldr	r2, [r7, #20]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	dbf1      	blt.n	80037b2 <_write+0x12>
  }
  return len;
 80037ce:	687b      	ldr	r3, [r7, #4]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3718      	adds	r7, #24
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <_close>:

int _close(int file)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003800:	605a      	str	r2, [r3, #4]
  return 0;
 8003802:	2300      	movs	r3, #0
}
 8003804:	4618      	mov	r0, r3
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <_isatty>:

int _isatty(int file)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003818:	2301      	movs	r3, #1
}
 800381a:	4618      	mov	r0, r3
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003826:	b480      	push	{r7}
 8003828:	b085      	sub	sp, #20
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003848:	4a14      	ldr	r2, [pc, #80]	@ (800389c <_sbrk+0x5c>)
 800384a:	4b15      	ldr	r3, [pc, #84]	@ (80038a0 <_sbrk+0x60>)
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003854:	4b13      	ldr	r3, [pc, #76]	@ (80038a4 <_sbrk+0x64>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d102      	bne.n	8003862 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800385c:	4b11      	ldr	r3, [pc, #68]	@ (80038a4 <_sbrk+0x64>)
 800385e:	4a12      	ldr	r2, [pc, #72]	@ (80038a8 <_sbrk+0x68>)
 8003860:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003862:	4b10      	ldr	r3, [pc, #64]	@ (80038a4 <_sbrk+0x64>)
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4413      	add	r3, r2
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	429a      	cmp	r2, r3
 800386e:	d207      	bcs.n	8003880 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003870:	f006 fa24 	bl	8009cbc <__errno>
 8003874:	4603      	mov	r3, r0
 8003876:	220c      	movs	r2, #12
 8003878:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800387a:	f04f 33ff 	mov.w	r3, #4294967295
 800387e:	e009      	b.n	8003894 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003880:	4b08      	ldr	r3, [pc, #32]	@ (80038a4 <_sbrk+0x64>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003886:	4b07      	ldr	r3, [pc, #28]	@ (80038a4 <_sbrk+0x64>)
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4413      	add	r3, r2
 800388e:	4a05      	ldr	r2, [pc, #20]	@ (80038a4 <_sbrk+0x64>)
 8003890:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003892:	68fb      	ldr	r3, [r7, #12]
}
 8003894:	4618      	mov	r0, r3
 8003896:	3718      	adds	r7, #24
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	20020000 	.word	0x20020000
 80038a0:	00000400 	.word	0x00000400
 80038a4:	20000bd0 	.word	0x20000bd0
 80038a8:	20000d28 	.word	0x20000d28

080038ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038b0:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <SystemInit+0x20>)
 80038b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038b6:	4a05      	ldr	r2, [pc, #20]	@ (80038cc <SystemInit+0x20>)
 80038b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038c0:	bf00      	nop
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	e000ed00 	.word	0xe000ed00

080038d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80038d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003908 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80038d4:	f7ff ffea 	bl	80038ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038d8:	480c      	ldr	r0, [pc, #48]	@ (800390c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038da:	490d      	ldr	r1, [pc, #52]	@ (8003910 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003914 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038e0:	e002      	b.n	80038e8 <LoopCopyDataInit>

080038e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038e6:	3304      	adds	r3, #4

080038e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038ec:	d3f9      	bcc.n	80038e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003918 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038f0:	4c0a      	ldr	r4, [pc, #40]	@ (800391c <LoopFillZerobss+0x22>)
  movs r3, #0
 80038f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038f4:	e001      	b.n	80038fa <LoopFillZerobss>

080038f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038f8:	3204      	adds	r2, #4

080038fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038fc:	d3fb      	bcc.n	80038f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038fe:	f006 f9e3 	bl	8009cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003902:	f7fe f80d 	bl	8001920 <main>
  bx  lr    
 8003906:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003908:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800390c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003910:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 8003914:	0800d9ac 	.word	0x0800d9ac
  ldr r2, =_sbss
 8003918:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 800391c:	20000d24 	.word	0x20000d24

08003920 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003920:	e7fe      	b.n	8003920 <ADC_IRQHandler>
	...

08003924 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003928:	4b0e      	ldr	r3, [pc, #56]	@ (8003964 <HAL_Init+0x40>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a0d      	ldr	r2, [pc, #52]	@ (8003964 <HAL_Init+0x40>)
 800392e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003932:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003934:	4b0b      	ldr	r3, [pc, #44]	@ (8003964 <HAL_Init+0x40>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a0a      	ldr	r2, [pc, #40]	@ (8003964 <HAL_Init+0x40>)
 800393a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800393e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003940:	4b08      	ldr	r3, [pc, #32]	@ (8003964 <HAL_Init+0x40>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a07      	ldr	r2, [pc, #28]	@ (8003964 <HAL_Init+0x40>)
 8003946:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800394a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800394c:	2003      	movs	r0, #3
 800394e:	f000 fd4f 	bl	80043f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003952:	2000      	movs	r0, #0
 8003954:	f000 f808 	bl	8003968 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003958:	f7ff fc54 	bl	8003204 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40023c00 	.word	0x40023c00

08003968 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003970:	4b12      	ldr	r3, [pc, #72]	@ (80039bc <HAL_InitTick+0x54>)
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	4b12      	ldr	r3, [pc, #72]	@ (80039c0 <HAL_InitTick+0x58>)
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	4619      	mov	r1, r3
 800397a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800397e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003982:	fbb2 f3f3 	udiv	r3, r2, r3
 8003986:	4618      	mov	r0, r3
 8003988:	f000 fd67 	bl	800445a <HAL_SYSTICK_Config>
 800398c:	4603      	mov	r3, r0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e00e      	b.n	80039b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b0f      	cmp	r3, #15
 800399a:	d80a      	bhi.n	80039b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800399c:	2200      	movs	r2, #0
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	f04f 30ff 	mov.w	r0, #4294967295
 80039a4:	f000 fd2f 	bl	8004406 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039a8:	4a06      	ldr	r2, [pc, #24]	@ (80039c4 <HAL_InitTick+0x5c>)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	e000      	b.n	80039b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	20000038 	.word	0x20000038
 80039c0:	20000040 	.word	0x20000040
 80039c4:	2000003c 	.word	0x2000003c

080039c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039cc:	4b06      	ldr	r3, [pc, #24]	@ (80039e8 <HAL_IncTick+0x20>)
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	461a      	mov	r2, r3
 80039d2:	4b06      	ldr	r3, [pc, #24]	@ (80039ec <HAL_IncTick+0x24>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4413      	add	r3, r2
 80039d8:	4a04      	ldr	r2, [pc, #16]	@ (80039ec <HAL_IncTick+0x24>)
 80039da:	6013      	str	r3, [r2, #0]
}
 80039dc:	bf00      	nop
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	20000040 	.word	0x20000040
 80039ec:	20000bd4 	.word	0x20000bd4

080039f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
  return uwTick;
 80039f4:	4b03      	ldr	r3, [pc, #12]	@ (8003a04 <HAL_GetTick+0x14>)
 80039f6:	681b      	ldr	r3, [r3, #0]
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	20000bd4 	.word	0x20000bd4

08003a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a10:	f7ff ffee 	bl	80039f0 <HAL_GetTick>
 8003a14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a20:	d005      	beq.n	8003a2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a22:	4b0a      	ldr	r3, [pc, #40]	@ (8003a4c <HAL_Delay+0x44>)
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	461a      	mov	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	4413      	add	r3, r2
 8003a2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a2e:	bf00      	nop
 8003a30:	f7ff ffde 	bl	80039f0 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d8f7      	bhi.n	8003a30 <HAL_Delay+0x28>
  {
  }
}
 8003a40:	bf00      	nop
 8003a42:	bf00      	nop
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	20000040 	.word	0x20000040

08003a50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e033      	b.n	8003ace <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d109      	bne.n	8003a82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7ff fbf0 	bl	8003254 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	f003 0310 	and.w	r3, r3, #16
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d118      	bne.n	8003ac0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003a96:	f023 0302 	bic.w	r3, r3, #2
 8003a9a:	f043 0202 	orr.w	r2, r3, #2
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 fad8 	bl	8004058 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab2:	f023 0303 	bic.w	r3, r3, #3
 8003ab6:	f043 0201 	orr.w	r2, r3, #1
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	641a      	str	r2, [r3, #64]	@ 0x40
 8003abe:	e001      	b.n	8003ac4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
	...

08003ad8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d101      	bne.n	8003af2 <HAL_ADC_Start+0x1a>
 8003aee:	2302      	movs	r3, #2
 8003af0:	e0b2      	b.n	8003c58 <HAL_ADC_Start+0x180>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2201      	movs	r2, #1
 8003af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d018      	beq.n	8003b3a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	689a      	ldr	r2, [r3, #8]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f042 0201 	orr.w	r2, r2, #1
 8003b16:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003b18:	4b52      	ldr	r3, [pc, #328]	@ (8003c64 <HAL_ADC_Start+0x18c>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a52      	ldr	r2, [pc, #328]	@ (8003c68 <HAL_ADC_Start+0x190>)
 8003b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b22:	0c9a      	lsrs	r2, r3, #18
 8003b24:	4613      	mov	r3, r2
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	4413      	add	r3, r2
 8003b2a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003b2c:	e002      	b.n	8003b34 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	3b01      	subs	r3, #1
 8003b32:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1f9      	bne.n	8003b2e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f003 0301 	and.w	r3, r3, #1
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d17a      	bne.n	8003c3e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003b50:	f023 0301 	bic.w	r3, r3, #1
 8003b54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d007      	beq.n	8003b7a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003b72:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b86:	d106      	bne.n	8003b96 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b8c:	f023 0206 	bic.w	r2, r3, #6
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	645a      	str	r2, [r3, #68]	@ 0x44
 8003b94:	e002      	b.n	8003b9c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ba4:	4b31      	ldr	r3, [pc, #196]	@ (8003c6c <HAL_ADC_Start+0x194>)
 8003ba6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003bb0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f003 031f 	and.w	r3, r3, #31
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d12a      	bne.n	8003c14 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a2b      	ldr	r2, [pc, #172]	@ (8003c70 <HAL_ADC_Start+0x198>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d015      	beq.n	8003bf4 <HAL_ADC_Start+0x11c>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a29      	ldr	r2, [pc, #164]	@ (8003c74 <HAL_ADC_Start+0x19c>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d105      	bne.n	8003bde <HAL_ADC_Start+0x106>
 8003bd2:	4b26      	ldr	r3, [pc, #152]	@ (8003c6c <HAL_ADC_Start+0x194>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	f003 031f 	and.w	r3, r3, #31
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00a      	beq.n	8003bf4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a25      	ldr	r2, [pc, #148]	@ (8003c78 <HAL_ADC_Start+0x1a0>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d136      	bne.n	8003c56 <HAL_ADC_Start+0x17e>
 8003be8:	4b20      	ldr	r3, [pc, #128]	@ (8003c6c <HAL_ADC_Start+0x194>)
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f003 0310 	and.w	r3, r3, #16
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d130      	bne.n	8003c56 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d129      	bne.n	8003c56 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	689a      	ldr	r2, [r3, #8]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003c10:	609a      	str	r2, [r3, #8]
 8003c12:	e020      	b.n	8003c56 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a15      	ldr	r2, [pc, #84]	@ (8003c70 <HAL_ADC_Start+0x198>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d11b      	bne.n	8003c56 <HAL_ADC_Start+0x17e>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d114      	bne.n	8003c56 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	689a      	ldr	r2, [r3, #8]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003c3a:	609a      	str	r2, [r3, #8]
 8003c3c:	e00b      	b.n	8003c56 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c42:	f043 0210 	orr.w	r2, r3, #16
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4e:	f043 0201 	orr.w	r2, r3, #1
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3714      	adds	r7, #20
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr
 8003c64:	20000038 	.word	0x20000038
 8003c68:	431bde83 	.word	0x431bde83
 8003c6c:	40012300 	.word	0x40012300
 8003c70:	40012000 	.word	0x40012000
 8003c74:	40012100 	.word	0x40012100
 8003c78:	40012200 	.word	0x40012200

08003c7c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d101      	bne.n	8003c92 <HAL_ADC_Stop+0x16>
 8003c8e:	2302      	movs	r3, #2
 8003c90:	e021      	b.n	8003cd6 <HAL_ADC_Stop+0x5a>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0201 	bic.w	r2, r2, #1
 8003ca8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f003 0301 	and.w	r3, r3, #1
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d109      	bne.n	8003ccc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cbc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003cc0:	f023 0301 	bic.w	r3, r3, #1
 8003cc4:	f043 0201 	orr.w	r2, r3, #1
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	370c      	adds	r7, #12
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr

08003ce2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b084      	sub	sp, #16
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
 8003cea:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003cec:	2300      	movs	r3, #0
 8003cee:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cfe:	d113      	bne.n	8003d28 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003d0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d0e:	d10b      	bne.n	8003d28 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d14:	f043 0220 	orr.w	r2, r3, #32
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e063      	b.n	8003df0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d28:	f7ff fe62 	bl	80039f0 <HAL_GetTick>
 8003d2c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003d2e:	e021      	b.n	8003d74 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d36:	d01d      	beq.n	8003d74 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d007      	beq.n	8003d4e <HAL_ADC_PollForConversion+0x6c>
 8003d3e:	f7ff fe57 	bl	80039f0 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d212      	bcs.n	8003d74 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d00b      	beq.n	8003d74 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d60:	f043 0204 	orr.w	r2, r3, #4
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e03d      	b.n	8003df0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d1d6      	bne.n	8003d30 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f06f 0212 	mvn.w	r2, #18
 8003d8a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d90:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d123      	bne.n	8003dee <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d11f      	bne.n	8003dee <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d006      	beq.n	8003dca <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d111      	bne.n	8003dee <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dce:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d105      	bne.n	8003dee <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de6:	f043 0201 	orr.w	r2, r3, #1
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
	...

08003e14 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d101      	bne.n	8003e30 <HAL_ADC_ConfigChannel+0x1c>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	e105      	b.n	800403c <HAL_ADC_ConfigChannel+0x228>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2b09      	cmp	r3, #9
 8003e3e:	d925      	bls.n	8003e8c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68d9      	ldr	r1, [r3, #12]
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	4613      	mov	r3, r2
 8003e50:	005b      	lsls	r3, r3, #1
 8003e52:	4413      	add	r3, r2
 8003e54:	3b1e      	subs	r3, #30
 8003e56:	2207      	movs	r2, #7
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	43da      	mvns	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	400a      	ands	r2, r1
 8003e64:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68d9      	ldr	r1, [r3, #12]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	4618      	mov	r0, r3
 8003e78:	4603      	mov	r3, r0
 8003e7a:	005b      	lsls	r3, r3, #1
 8003e7c:	4403      	add	r3, r0
 8003e7e:	3b1e      	subs	r3, #30
 8003e80:	409a      	lsls	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	430a      	orrs	r2, r1
 8003e88:	60da      	str	r2, [r3, #12]
 8003e8a:	e022      	b.n	8003ed2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6919      	ldr	r1, [r3, #16]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	461a      	mov	r2, r3
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	005b      	lsls	r3, r3, #1
 8003e9e:	4413      	add	r3, r2
 8003ea0:	2207      	movs	r2, #7
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	43da      	mvns	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	400a      	ands	r2, r1
 8003eae:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6919      	ldr	r1, [r3, #16]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	689a      	ldr	r2, [r3, #8]
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	4403      	add	r3, r0
 8003ec8:	409a      	lsls	r2, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	2b06      	cmp	r3, #6
 8003ed8:	d824      	bhi.n	8003f24 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685a      	ldr	r2, [r3, #4]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	4413      	add	r3, r2
 8003eea:	3b05      	subs	r3, #5
 8003eec:	221f      	movs	r2, #31
 8003eee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef2:	43da      	mvns	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	400a      	ands	r2, r1
 8003efa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	4618      	mov	r0, r3
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685a      	ldr	r2, [r3, #4]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	4413      	add	r3, r2
 8003f14:	3b05      	subs	r3, #5
 8003f16:	fa00 f203 	lsl.w	r2, r0, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	635a      	str	r2, [r3, #52]	@ 0x34
 8003f22:	e04c      	b.n	8003fbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	2b0c      	cmp	r3, #12
 8003f2a:	d824      	bhi.n	8003f76 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	685a      	ldr	r2, [r3, #4]
 8003f36:	4613      	mov	r3, r2
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	4413      	add	r3, r2
 8003f3c:	3b23      	subs	r3, #35	@ 0x23
 8003f3e:	221f      	movs	r2, #31
 8003f40:	fa02 f303 	lsl.w	r3, r2, r3
 8003f44:	43da      	mvns	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	400a      	ands	r2, r1
 8003f4c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	685a      	ldr	r2, [r3, #4]
 8003f60:	4613      	mov	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4413      	add	r3, r2
 8003f66:	3b23      	subs	r3, #35	@ 0x23
 8003f68:	fa00 f203 	lsl.w	r2, r0, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	430a      	orrs	r2, r1
 8003f72:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f74:	e023      	b.n	8003fbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	4613      	mov	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	3b41      	subs	r3, #65	@ 0x41
 8003f88:	221f      	movs	r2, #31
 8003f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8e:	43da      	mvns	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	400a      	ands	r2, r1
 8003f96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	685a      	ldr	r2, [r3, #4]
 8003faa:	4613      	mov	r3, r2
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	4413      	add	r3, r2
 8003fb0:	3b41      	subs	r3, #65	@ 0x41
 8003fb2:	fa00 f203 	lsl.w	r2, r0, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fbe:	4b22      	ldr	r3, [pc, #136]	@ (8004048 <HAL_ADC_ConfigChannel+0x234>)
 8003fc0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a21      	ldr	r2, [pc, #132]	@ (800404c <HAL_ADC_ConfigChannel+0x238>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d109      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x1cc>
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2b12      	cmp	r3, #18
 8003fd2:	d105      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a19      	ldr	r2, [pc, #100]	@ (800404c <HAL_ADC_ConfigChannel+0x238>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d123      	bne.n	8004032 <HAL_ADC_ConfigChannel+0x21e>
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2b10      	cmp	r3, #16
 8003ff0:	d003      	beq.n	8003ffa <HAL_ADC_ConfigChannel+0x1e6>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2b11      	cmp	r3, #17
 8003ff8:	d11b      	bne.n	8004032 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2b10      	cmp	r3, #16
 800400c:	d111      	bne.n	8004032 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800400e:	4b10      	ldr	r3, [pc, #64]	@ (8004050 <HAL_ADC_ConfigChannel+0x23c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a10      	ldr	r2, [pc, #64]	@ (8004054 <HAL_ADC_ConfigChannel+0x240>)
 8004014:	fba2 2303 	umull	r2, r3, r2, r3
 8004018:	0c9a      	lsrs	r2, r3, #18
 800401a:	4613      	mov	r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	4413      	add	r3, r2
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004024:	e002      	b.n	800402c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	3b01      	subs	r3, #1
 800402a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d1f9      	bne.n	8004026 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800403a:	2300      	movs	r3, #0
}
 800403c:	4618      	mov	r0, r3
 800403e:	3714      	adds	r7, #20
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	40012300 	.word	0x40012300
 800404c:	40012000 	.word	0x40012000
 8004050:	20000038 	.word	0x20000038
 8004054:	431bde83 	.word	0x431bde83

08004058 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004058:	b480      	push	{r7}
 800405a:	b085      	sub	sp, #20
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004060:	4b79      	ldr	r3, [pc, #484]	@ (8004248 <ADC_Init+0x1f0>)
 8004062:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	685a      	ldr	r2, [r3, #4]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	431a      	orrs	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800408c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6859      	ldr	r1, [r3, #4]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	021a      	lsls	r2, r3, #8
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	430a      	orrs	r2, r1
 80040a0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	685a      	ldr	r2, [r3, #4]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80040b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6859      	ldr	r1, [r3, #4]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689a      	ldr	r2, [r3, #8]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689a      	ldr	r2, [r3, #8]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6899      	ldr	r1, [r3, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68da      	ldr	r2, [r3, #12]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ea:	4a58      	ldr	r2, [pc, #352]	@ (800424c <ADC_Init+0x1f4>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d022      	beq.n	8004136 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	689a      	ldr	r2, [r3, #8]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80040fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	6899      	ldr	r1, [r3, #8]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	430a      	orrs	r2, r1
 8004110:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689a      	ldr	r2, [r3, #8]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004120:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	6899      	ldr	r1, [r3, #8]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	430a      	orrs	r2, r1
 8004132:	609a      	str	r2, [r3, #8]
 8004134:	e00f      	b.n	8004156 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	689a      	ldr	r2, [r3, #8]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004144:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004154:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	689a      	ldr	r2, [r3, #8]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 0202 	bic.w	r2, r2, #2
 8004164:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	6899      	ldr	r1, [r3, #8]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	7e1b      	ldrb	r3, [r3, #24]
 8004170:	005a      	lsls	r2, r3, #1
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d01b      	beq.n	80041bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004192:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80041a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6859      	ldr	r1, [r3, #4]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ae:	3b01      	subs	r3, #1
 80041b0:	035a      	lsls	r2, r3, #13
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	605a      	str	r2, [r3, #4]
 80041ba:	e007      	b.n	80041cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	685a      	ldr	r2, [r3, #4]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041ca:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80041da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	69db      	ldr	r3, [r3, #28]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	051a      	lsls	r2, r3, #20
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	689a      	ldr	r2, [r3, #8]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004200:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	6899      	ldr	r1, [r3, #8]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800420e:	025a      	lsls	r2, r3, #9
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	430a      	orrs	r2, r1
 8004216:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689a      	ldr	r2, [r3, #8]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004226:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6899      	ldr	r1, [r3, #8]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	029a      	lsls	r2, r3, #10
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	430a      	orrs	r2, r1
 800423a:	609a      	str	r2, [r3, #8]
}
 800423c:	bf00      	nop
 800423e:	3714      	adds	r7, #20
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	40012300 	.word	0x40012300
 800424c:	0f000001 	.word	0x0f000001

08004250 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004260:	4b0c      	ldr	r3, [pc, #48]	@ (8004294 <__NVIC_SetPriorityGrouping+0x44>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004266:	68ba      	ldr	r2, [r7, #8]
 8004268:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800426c:	4013      	ands	r3, r2
 800426e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004278:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800427c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004280:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004282:	4a04      	ldr	r2, [pc, #16]	@ (8004294 <__NVIC_SetPriorityGrouping+0x44>)
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	60d3      	str	r3, [r2, #12]
}
 8004288:	bf00      	nop
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	e000ed00 	.word	0xe000ed00

08004298 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800429c:	4b04      	ldr	r3, [pc, #16]	@ (80042b0 <__NVIC_GetPriorityGrouping+0x18>)
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	0a1b      	lsrs	r3, r3, #8
 80042a2:	f003 0307 	and.w	r3, r3, #7
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	e000ed00 	.word	0xe000ed00

080042b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	4603      	mov	r3, r0
 80042bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	db0b      	blt.n	80042de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042c6:	79fb      	ldrb	r3, [r7, #7]
 80042c8:	f003 021f 	and.w	r2, r3, #31
 80042cc:	4907      	ldr	r1, [pc, #28]	@ (80042ec <__NVIC_EnableIRQ+0x38>)
 80042ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d2:	095b      	lsrs	r3, r3, #5
 80042d4:	2001      	movs	r0, #1
 80042d6:	fa00 f202 	lsl.w	r2, r0, r2
 80042da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042de:	bf00      	nop
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	e000e100 	.word	0xe000e100

080042f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	4603      	mov	r3, r0
 80042f8:	6039      	str	r1, [r7, #0]
 80042fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004300:	2b00      	cmp	r3, #0
 8004302:	db0a      	blt.n	800431a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	b2da      	uxtb	r2, r3
 8004308:	490c      	ldr	r1, [pc, #48]	@ (800433c <__NVIC_SetPriority+0x4c>)
 800430a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800430e:	0112      	lsls	r2, r2, #4
 8004310:	b2d2      	uxtb	r2, r2
 8004312:	440b      	add	r3, r1
 8004314:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004318:	e00a      	b.n	8004330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	b2da      	uxtb	r2, r3
 800431e:	4908      	ldr	r1, [pc, #32]	@ (8004340 <__NVIC_SetPriority+0x50>)
 8004320:	79fb      	ldrb	r3, [r7, #7]
 8004322:	f003 030f 	and.w	r3, r3, #15
 8004326:	3b04      	subs	r3, #4
 8004328:	0112      	lsls	r2, r2, #4
 800432a:	b2d2      	uxtb	r2, r2
 800432c:	440b      	add	r3, r1
 800432e:	761a      	strb	r2, [r3, #24]
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	e000e100 	.word	0xe000e100
 8004340:	e000ed00 	.word	0xe000ed00

08004344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004344:	b480      	push	{r7}
 8004346:	b089      	sub	sp, #36	@ 0x24
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f003 0307 	and.w	r3, r3, #7
 8004356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	f1c3 0307 	rsb	r3, r3, #7
 800435e:	2b04      	cmp	r3, #4
 8004360:	bf28      	it	cs
 8004362:	2304      	movcs	r3, #4
 8004364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	3304      	adds	r3, #4
 800436a:	2b06      	cmp	r3, #6
 800436c:	d902      	bls.n	8004374 <NVIC_EncodePriority+0x30>
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	3b03      	subs	r3, #3
 8004372:	e000      	b.n	8004376 <NVIC_EncodePriority+0x32>
 8004374:	2300      	movs	r3, #0
 8004376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004378:	f04f 32ff 	mov.w	r2, #4294967295
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	43da      	mvns	r2, r3
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	401a      	ands	r2, r3
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800438c:	f04f 31ff 	mov.w	r1, #4294967295
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	fa01 f303 	lsl.w	r3, r1, r3
 8004396:	43d9      	mvns	r1, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800439c:	4313      	orrs	r3, r2
         );
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3724      	adds	r7, #36	@ 0x24
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
	...

080043ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	3b01      	subs	r3, #1
 80043b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043bc:	d301      	bcc.n	80043c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043be:	2301      	movs	r3, #1
 80043c0:	e00f      	b.n	80043e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043c2:	4a0a      	ldr	r2, [pc, #40]	@ (80043ec <SysTick_Config+0x40>)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043ca:	210f      	movs	r1, #15
 80043cc:	f04f 30ff 	mov.w	r0, #4294967295
 80043d0:	f7ff ff8e 	bl	80042f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043d4:	4b05      	ldr	r3, [pc, #20]	@ (80043ec <SysTick_Config+0x40>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043da:	4b04      	ldr	r3, [pc, #16]	@ (80043ec <SysTick_Config+0x40>)
 80043dc:	2207      	movs	r2, #7
 80043de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3708      	adds	r7, #8
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	e000e010 	.word	0xe000e010

080043f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f7ff ff29 	bl	8004250 <__NVIC_SetPriorityGrouping>
}
 80043fe:	bf00      	nop
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004406:	b580      	push	{r7, lr}
 8004408:	b086      	sub	sp, #24
 800440a:	af00      	add	r7, sp, #0
 800440c:	4603      	mov	r3, r0
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	607a      	str	r2, [r7, #4]
 8004412:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004414:	2300      	movs	r3, #0
 8004416:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004418:	f7ff ff3e 	bl	8004298 <__NVIC_GetPriorityGrouping>
 800441c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	68b9      	ldr	r1, [r7, #8]
 8004422:	6978      	ldr	r0, [r7, #20]
 8004424:	f7ff ff8e 	bl	8004344 <NVIC_EncodePriority>
 8004428:	4602      	mov	r2, r0
 800442a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800442e:	4611      	mov	r1, r2
 8004430:	4618      	mov	r0, r3
 8004432:	f7ff ff5d 	bl	80042f0 <__NVIC_SetPriority>
}
 8004436:	bf00      	nop
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b082      	sub	sp, #8
 8004442:	af00      	add	r7, sp, #0
 8004444:	4603      	mov	r3, r0
 8004446:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444c:	4618      	mov	r0, r3
 800444e:	f7ff ff31 	bl	80042b4 <__NVIC_EnableIRQ>
}
 8004452:	bf00      	nop
 8004454:	3708      	adds	r7, #8
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b082      	sub	sp, #8
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7ff ffa2 	bl	80043ac <SysTick_Config>
 8004468:	4603      	mov	r3, r0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3708      	adds	r7, #8
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
	...

08004474 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800447c:	2300      	movs	r3, #0
 800447e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004480:	f7ff fab6 	bl	80039f0 <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e099      	b.n	80045c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 0201 	bic.w	r2, r2, #1
 80044ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044b0:	e00f      	b.n	80044d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044b2:	f7ff fa9d 	bl	80039f0 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	2b05      	cmp	r3, #5
 80044be:	d908      	bls.n	80044d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2220      	movs	r2, #32
 80044c4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2203      	movs	r2, #3
 80044ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e078      	b.n	80045c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1e8      	bne.n	80044b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	4b38      	ldr	r3, [pc, #224]	@ (80045cc <HAL_DMA_Init+0x158>)
 80044ec:	4013      	ands	r3, r2
 80044ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800450a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	699b      	ldr	r3, [r3, #24]
 8004510:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004516:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6a1b      	ldr	r3, [r3, #32]
 800451c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	4313      	orrs	r3, r2
 8004522:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004528:	2b04      	cmp	r3, #4
 800452a:	d107      	bne.n	800453c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004534:	4313      	orrs	r3, r2
 8004536:	697a      	ldr	r2, [r7, #20]
 8004538:	4313      	orrs	r3, r2
 800453a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	697a      	ldr	r2, [r7, #20]
 8004542:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	f023 0307 	bic.w	r3, r3, #7
 8004552:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	4313      	orrs	r3, r2
 800455c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004562:	2b04      	cmp	r3, #4
 8004564:	d117      	bne.n	8004596 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	4313      	orrs	r3, r2
 800456e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00e      	beq.n	8004596 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 fb0d 	bl	8004b98 <DMA_CheckFifoParam>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d008      	beq.n	8004596 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2240      	movs	r2, #64	@ 0x40
 8004588:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004592:	2301      	movs	r3, #1
 8004594:	e016      	b.n	80045c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 fac4 	bl	8004b2c <DMA_CalcBaseAndBitshift>
 80045a4:	4603      	mov	r3, r0
 80045a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ac:	223f      	movs	r2, #63	@ 0x3f
 80045ae:	409a      	lsls	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3718      	adds	r7, #24
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	f010803f 	.word	0xf010803f

080045d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
 80045dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045de:	2300      	movs	r3, #0
 80045e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d101      	bne.n	80045f6 <HAL_DMA_Start_IT+0x26>
 80045f2:	2302      	movs	r3, #2
 80045f4:	e040      	b.n	8004678 <HAL_DMA_Start_IT+0xa8>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b01      	cmp	r3, #1
 8004608:	d12f      	bne.n	800466a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2202      	movs	r2, #2
 800460e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	68b9      	ldr	r1, [r7, #8]
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f000 fa56 	bl	8004ad0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004628:	223f      	movs	r2, #63	@ 0x3f
 800462a:	409a      	lsls	r2, r3
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0216 	orr.w	r2, r2, #22
 800463e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004644:	2b00      	cmp	r3, #0
 8004646:	d007      	beq.n	8004658 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f042 0208 	orr.w	r2, r2, #8
 8004656:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f042 0201 	orr.w	r2, r2, #1
 8004666:	601a      	str	r2, [r3, #0]
 8004668:	e005      	b.n	8004676 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004672:	2302      	movs	r3, #2
 8004674:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004676:	7dfb      	ldrb	r3, [r7, #23]
}
 8004678:	4618      	mov	r0, r3
 800467a:	3718      	adds	r7, #24
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800468c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800468e:	f7ff f9af 	bl	80039f0 <HAL_GetTick>
 8004692:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800469a:	b2db      	uxtb	r3, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d008      	beq.n	80046b2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2280      	movs	r2, #128	@ 0x80
 80046a4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e052      	b.n	8004758 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0216 	bic.w	r2, r2, #22
 80046c0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	695a      	ldr	r2, [r3, #20]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046d0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d103      	bne.n	80046e2 <HAL_DMA_Abort+0x62>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d007      	beq.n	80046f2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0208 	bic.w	r2, r2, #8
 80046f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f022 0201 	bic.w	r2, r2, #1
 8004700:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004702:	e013      	b.n	800472c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004704:	f7ff f974 	bl	80039f0 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b05      	cmp	r3, #5
 8004710:	d90c      	bls.n	800472c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2220      	movs	r2, #32
 8004716:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2203      	movs	r2, #3
 800471c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e015      	b.n	8004758 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1e4      	bne.n	8004704 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473e:	223f      	movs	r2, #63	@ 0x3f
 8004740:	409a      	lsls	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2b02      	cmp	r3, #2
 8004772:	d004      	beq.n	800477e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2280      	movs	r2, #128	@ 0x80
 8004778:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e00c      	b.n	8004798 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2205      	movs	r2, #5
 8004782:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 0201 	bic.w	r2, r2, #1
 8004794:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b086      	sub	sp, #24
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80047ac:	2300      	movs	r3, #0
 80047ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80047b0:	4b8e      	ldr	r3, [pc, #568]	@ (80049ec <HAL_DMA_IRQHandler+0x248>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a8e      	ldr	r2, [pc, #568]	@ (80049f0 <HAL_DMA_IRQHandler+0x24c>)
 80047b6:	fba2 2303 	umull	r2, r3, r2, r3
 80047ba:	0a9b      	lsrs	r3, r3, #10
 80047bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ce:	2208      	movs	r2, #8
 80047d0:	409a      	lsls	r2, r3
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	4013      	ands	r3, r2
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d01a      	beq.n	8004810 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0304 	and.w	r3, r3, #4
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d013      	beq.n	8004810 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f022 0204 	bic.w	r2, r2, #4
 80047f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047fc:	2208      	movs	r2, #8
 80047fe:	409a      	lsls	r2, r3
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004808:	f043 0201 	orr.w	r2, r3, #1
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004814:	2201      	movs	r2, #1
 8004816:	409a      	lsls	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	4013      	ands	r3, r2
 800481c:	2b00      	cmp	r3, #0
 800481e:	d012      	beq.n	8004846 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00b      	beq.n	8004846 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004832:	2201      	movs	r2, #1
 8004834:	409a      	lsls	r2, r3
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800483e:	f043 0202 	orr.w	r2, r3, #2
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800484a:	2204      	movs	r2, #4
 800484c:	409a      	lsls	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	4013      	ands	r3, r2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d012      	beq.n	800487c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00b      	beq.n	800487c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004868:	2204      	movs	r2, #4
 800486a:	409a      	lsls	r2, r3
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004874:	f043 0204 	orr.w	r2, r3, #4
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004880:	2210      	movs	r2, #16
 8004882:	409a      	lsls	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4013      	ands	r3, r2
 8004888:	2b00      	cmp	r3, #0
 800488a:	d043      	beq.n	8004914 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0308 	and.w	r3, r3, #8
 8004896:	2b00      	cmp	r3, #0
 8004898:	d03c      	beq.n	8004914 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800489e:	2210      	movs	r2, #16
 80048a0:	409a      	lsls	r2, r3
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d018      	beq.n	80048e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d108      	bne.n	80048d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d024      	beq.n	8004914 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	4798      	blx	r3
 80048d2:	e01f      	b.n	8004914 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d01b      	beq.n	8004914 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	4798      	blx	r3
 80048e4:	e016      	b.n	8004914 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d107      	bne.n	8004904 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f022 0208 	bic.w	r2, r2, #8
 8004902:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004908:	2b00      	cmp	r3, #0
 800490a:	d003      	beq.n	8004914 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004918:	2220      	movs	r2, #32
 800491a:	409a      	lsls	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	4013      	ands	r3, r2
 8004920:	2b00      	cmp	r3, #0
 8004922:	f000 808f 	beq.w	8004a44 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0310 	and.w	r3, r3, #16
 8004930:	2b00      	cmp	r3, #0
 8004932:	f000 8087 	beq.w	8004a44 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800493a:	2220      	movs	r2, #32
 800493c:	409a      	lsls	r2, r3
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b05      	cmp	r3, #5
 800494c:	d136      	bne.n	80049bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f022 0216 	bic.w	r2, r2, #22
 800495c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	695a      	ldr	r2, [r3, #20]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800496c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004972:	2b00      	cmp	r3, #0
 8004974:	d103      	bne.n	800497e <HAL_DMA_IRQHandler+0x1da>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800497a:	2b00      	cmp	r3, #0
 800497c:	d007      	beq.n	800498e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0208 	bic.w	r2, r2, #8
 800498c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004992:	223f      	movs	r2, #63	@ 0x3f
 8004994:	409a      	lsls	r2, r3
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d07e      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	4798      	blx	r3
        }
        return;
 80049ba:	e079      	b.n	8004ab0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d01d      	beq.n	8004a06 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10d      	bne.n	80049f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d031      	beq.n	8004a44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	4798      	blx	r3
 80049e8:	e02c      	b.n	8004a44 <HAL_DMA_IRQHandler+0x2a0>
 80049ea:	bf00      	nop
 80049ec:	20000038 	.word	0x20000038
 80049f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d023      	beq.n	8004a44 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	4798      	blx	r3
 8004a04:	e01e      	b.n	8004a44 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10f      	bne.n	8004a34 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0210 	bic.w	r2, r2, #16
 8004a22:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d003      	beq.n	8004a44 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d032      	beq.n	8004ab2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a50:	f003 0301 	and.w	r3, r3, #1
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d022      	beq.n	8004a9e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2205      	movs	r2, #5
 8004a5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0201 	bic.w	r2, r2, #1
 8004a6e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	3301      	adds	r3, #1
 8004a74:	60bb      	str	r3, [r7, #8]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d307      	bcc.n	8004a8c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1f2      	bne.n	8004a70 <HAL_DMA_IRQHandler+0x2cc>
 8004a8a:	e000      	b.n	8004a8e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004a8c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d005      	beq.n	8004ab2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	4798      	blx	r3
 8004aae:	e000      	b.n	8004ab2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004ab0:	bf00      	nop
    }
  }
}
 8004ab2:	3718      	adds	r7, #24
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
 8004adc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004aec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	2b40      	cmp	r3, #64	@ 0x40
 8004afc:	d108      	bne.n	8004b10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b0e:	e007      	b.n	8004b20 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	60da      	str	r2, [r3, #12]
}
 8004b20:	bf00      	nop
 8004b22:	3714      	adds	r7, #20
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	3b10      	subs	r3, #16
 8004b3c:	4a14      	ldr	r2, [pc, #80]	@ (8004b90 <DMA_CalcBaseAndBitshift+0x64>)
 8004b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b42:	091b      	lsrs	r3, r3, #4
 8004b44:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b46:	4a13      	ldr	r2, [pc, #76]	@ (8004b94 <DMA_CalcBaseAndBitshift+0x68>)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	461a      	mov	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2b03      	cmp	r3, #3
 8004b58:	d909      	bls.n	8004b6e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004b62:	f023 0303 	bic.w	r3, r3, #3
 8004b66:	1d1a      	adds	r2, r3, #4
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	659a      	str	r2, [r3, #88]	@ 0x58
 8004b6c:	e007      	b.n	8004b7e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004b76:	f023 0303 	bic.w	r3, r3, #3
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3714      	adds	r7, #20
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	aaaaaaab 	.word	0xaaaaaaab
 8004b94:	0800d538 	.word	0x0800d538

08004b98 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d11f      	bne.n	8004bf2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	2b03      	cmp	r3, #3
 8004bb6:	d856      	bhi.n	8004c66 <DMA_CheckFifoParam+0xce>
 8004bb8:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc0 <DMA_CheckFifoParam+0x28>)
 8004bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bbe:	bf00      	nop
 8004bc0:	08004bd1 	.word	0x08004bd1
 8004bc4:	08004be3 	.word	0x08004be3
 8004bc8:	08004bd1 	.word	0x08004bd1
 8004bcc:	08004c67 	.word	0x08004c67
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d046      	beq.n	8004c6a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004be0:	e043      	b.n	8004c6a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004bea:	d140      	bne.n	8004c6e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bf0:	e03d      	b.n	8004c6e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bfa:	d121      	bne.n	8004c40 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	2b03      	cmp	r3, #3
 8004c00:	d837      	bhi.n	8004c72 <DMA_CheckFifoParam+0xda>
 8004c02:	a201      	add	r2, pc, #4	@ (adr r2, 8004c08 <DMA_CheckFifoParam+0x70>)
 8004c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c08:	08004c19 	.word	0x08004c19
 8004c0c:	08004c1f 	.word	0x08004c1f
 8004c10:	08004c19 	.word	0x08004c19
 8004c14:	08004c31 	.word	0x08004c31
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c1c:	e030      	b.n	8004c80 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d025      	beq.n	8004c76 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c2e:	e022      	b.n	8004c76 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c34:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004c38:	d11f      	bne.n	8004c7a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004c3e:	e01c      	b.n	8004c7a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d903      	bls.n	8004c4e <DMA_CheckFifoParam+0xb6>
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	2b03      	cmp	r3, #3
 8004c4a:	d003      	beq.n	8004c54 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004c4c:	e018      	b.n	8004c80 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	73fb      	strb	r3, [r7, #15]
      break;
 8004c52:	e015      	b.n	8004c80 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d00e      	beq.n	8004c7e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	73fb      	strb	r3, [r7, #15]
      break;
 8004c64:	e00b      	b.n	8004c7e <DMA_CheckFifoParam+0xe6>
      break;
 8004c66:	bf00      	nop
 8004c68:	e00a      	b.n	8004c80 <DMA_CheckFifoParam+0xe8>
      break;
 8004c6a:	bf00      	nop
 8004c6c:	e008      	b.n	8004c80 <DMA_CheckFifoParam+0xe8>
      break;
 8004c6e:	bf00      	nop
 8004c70:	e006      	b.n	8004c80 <DMA_CheckFifoParam+0xe8>
      break;
 8004c72:	bf00      	nop
 8004c74:	e004      	b.n	8004c80 <DMA_CheckFifoParam+0xe8>
      break;
 8004c76:	bf00      	nop
 8004c78:	e002      	b.n	8004c80 <DMA_CheckFifoParam+0xe8>
      break;   
 8004c7a:	bf00      	nop
 8004c7c:	e000      	b.n	8004c80 <DMA_CheckFifoParam+0xe8>
      break;
 8004c7e:	bf00      	nop
    }
  } 
  
  return status; 
 8004c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop

08004c90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b089      	sub	sp, #36	@ 0x24
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	61fb      	str	r3, [r7, #28]
 8004caa:	e16b      	b.n	8004f84 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004cac:	2201      	movs	r2, #1
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	697a      	ldr	r2, [r7, #20]
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	f040 815a 	bne.w	8004f7e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f003 0303 	and.w	r3, r3, #3
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d005      	beq.n	8004ce2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d130      	bne.n	8004d44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	005b      	lsls	r3, r3, #1
 8004cec:	2203      	movs	r2, #3
 8004cee:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf2:	43db      	mvns	r3, r3
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	68da      	ldr	r2, [r3, #12]
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	005b      	lsls	r3, r3, #1
 8004d02:	fa02 f303 	lsl.w	r3, r2, r3
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	69ba      	ldr	r2, [r7, #24]
 8004d10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d18:	2201      	movs	r2, #1
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d20:	43db      	mvns	r3, r3
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	4013      	ands	r3, r2
 8004d26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	091b      	lsrs	r3, r3, #4
 8004d2e:	f003 0201 	and.w	r2, r3, #1
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	fa02 f303 	lsl.w	r3, r2, r3
 8004d38:	69ba      	ldr	r2, [r7, #24]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	69ba      	ldr	r2, [r7, #24]
 8004d42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f003 0303 	and.w	r3, r3, #3
 8004d4c:	2b03      	cmp	r3, #3
 8004d4e:	d017      	beq.n	8004d80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	005b      	lsls	r3, r3, #1
 8004d5a:	2203      	movs	r2, #3
 8004d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d60:	43db      	mvns	r3, r3
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	4013      	ands	r3, r2
 8004d66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	689a      	ldr	r2, [r3, #8]
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	fa02 f303 	lsl.w	r3, r2, r3
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f003 0303 	and.w	r3, r3, #3
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d123      	bne.n	8004dd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	08da      	lsrs	r2, r3, #3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	3208      	adds	r2, #8
 8004d94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	f003 0307 	and.w	r3, r3, #7
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	220f      	movs	r2, #15
 8004da4:	fa02 f303 	lsl.w	r3, r2, r3
 8004da8:	43db      	mvns	r3, r3
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	4013      	ands	r3, r2
 8004dae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	691a      	ldr	r2, [r3, #16]
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	f003 0307 	and.w	r3, r3, #7
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc0:	69ba      	ldr	r2, [r7, #24]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	08da      	lsrs	r2, r3, #3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	3208      	adds	r2, #8
 8004dce:	69b9      	ldr	r1, [r7, #24]
 8004dd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	005b      	lsls	r3, r3, #1
 8004dde:	2203      	movs	r2, #3
 8004de0:	fa02 f303 	lsl.w	r3, r2, r3
 8004de4:	43db      	mvns	r3, r3
 8004de6:	69ba      	ldr	r2, [r7, #24]
 8004de8:	4013      	ands	r3, r2
 8004dea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f003 0203 	and.w	r2, r3, #3
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	69ba      	ldr	r2, [r7, #24]
 8004e06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f000 80b4 	beq.w	8004f7e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e16:	2300      	movs	r3, #0
 8004e18:	60fb      	str	r3, [r7, #12]
 8004e1a:	4b60      	ldr	r3, [pc, #384]	@ (8004f9c <HAL_GPIO_Init+0x30c>)
 8004e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e1e:	4a5f      	ldr	r2, [pc, #380]	@ (8004f9c <HAL_GPIO_Init+0x30c>)
 8004e20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e24:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e26:	4b5d      	ldr	r3, [pc, #372]	@ (8004f9c <HAL_GPIO_Init+0x30c>)
 8004e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e2e:	60fb      	str	r3, [r7, #12]
 8004e30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e32:	4a5b      	ldr	r2, [pc, #364]	@ (8004fa0 <HAL_GPIO_Init+0x310>)
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	089b      	lsrs	r3, r3, #2
 8004e38:	3302      	adds	r3, #2
 8004e3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	f003 0303 	and.w	r3, r3, #3
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	220f      	movs	r2, #15
 8004e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4e:	43db      	mvns	r3, r3
 8004e50:	69ba      	ldr	r2, [r7, #24]
 8004e52:	4013      	ands	r3, r2
 8004e54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a52      	ldr	r2, [pc, #328]	@ (8004fa4 <HAL_GPIO_Init+0x314>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d02b      	beq.n	8004eb6 <HAL_GPIO_Init+0x226>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a51      	ldr	r2, [pc, #324]	@ (8004fa8 <HAL_GPIO_Init+0x318>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d025      	beq.n	8004eb2 <HAL_GPIO_Init+0x222>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a50      	ldr	r2, [pc, #320]	@ (8004fac <HAL_GPIO_Init+0x31c>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d01f      	beq.n	8004eae <HAL_GPIO_Init+0x21e>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a4f      	ldr	r2, [pc, #316]	@ (8004fb0 <HAL_GPIO_Init+0x320>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d019      	beq.n	8004eaa <HAL_GPIO_Init+0x21a>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a4e      	ldr	r2, [pc, #312]	@ (8004fb4 <HAL_GPIO_Init+0x324>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d013      	beq.n	8004ea6 <HAL_GPIO_Init+0x216>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a4d      	ldr	r2, [pc, #308]	@ (8004fb8 <HAL_GPIO_Init+0x328>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d00d      	beq.n	8004ea2 <HAL_GPIO_Init+0x212>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a4c      	ldr	r2, [pc, #304]	@ (8004fbc <HAL_GPIO_Init+0x32c>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d007      	beq.n	8004e9e <HAL_GPIO_Init+0x20e>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a4b      	ldr	r2, [pc, #300]	@ (8004fc0 <HAL_GPIO_Init+0x330>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d101      	bne.n	8004e9a <HAL_GPIO_Init+0x20a>
 8004e96:	2307      	movs	r3, #7
 8004e98:	e00e      	b.n	8004eb8 <HAL_GPIO_Init+0x228>
 8004e9a:	2308      	movs	r3, #8
 8004e9c:	e00c      	b.n	8004eb8 <HAL_GPIO_Init+0x228>
 8004e9e:	2306      	movs	r3, #6
 8004ea0:	e00a      	b.n	8004eb8 <HAL_GPIO_Init+0x228>
 8004ea2:	2305      	movs	r3, #5
 8004ea4:	e008      	b.n	8004eb8 <HAL_GPIO_Init+0x228>
 8004ea6:	2304      	movs	r3, #4
 8004ea8:	e006      	b.n	8004eb8 <HAL_GPIO_Init+0x228>
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e004      	b.n	8004eb8 <HAL_GPIO_Init+0x228>
 8004eae:	2302      	movs	r3, #2
 8004eb0:	e002      	b.n	8004eb8 <HAL_GPIO_Init+0x228>
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e000      	b.n	8004eb8 <HAL_GPIO_Init+0x228>
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	69fa      	ldr	r2, [r7, #28]
 8004eba:	f002 0203 	and.w	r2, r2, #3
 8004ebe:	0092      	lsls	r2, r2, #2
 8004ec0:	4093      	lsls	r3, r2
 8004ec2:	69ba      	ldr	r2, [r7, #24]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ec8:	4935      	ldr	r1, [pc, #212]	@ (8004fa0 <HAL_GPIO_Init+0x310>)
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	089b      	lsrs	r3, r3, #2
 8004ece:	3302      	adds	r3, #2
 8004ed0:	69ba      	ldr	r2, [r7, #24]
 8004ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ed6:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc4 <HAL_GPIO_Init+0x334>)
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	43db      	mvns	r3, r3
 8004ee0:	69ba      	ldr	r2, [r7, #24]
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d003      	beq.n	8004efa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004ef2:	69ba      	ldr	r2, [r7, #24]
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004efa:	4a32      	ldr	r2, [pc, #200]	@ (8004fc4 <HAL_GPIO_Init+0x334>)
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f00:	4b30      	ldr	r3, [pc, #192]	@ (8004fc4 <HAL_GPIO_Init+0x334>)
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	43db      	mvns	r3, r3
 8004f0a:	69ba      	ldr	r2, [r7, #24]
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d003      	beq.n	8004f24 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f1c:	69ba      	ldr	r2, [r7, #24]
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f24:	4a27      	ldr	r2, [pc, #156]	@ (8004fc4 <HAL_GPIO_Init+0x334>)
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f2a:	4b26      	ldr	r3, [pc, #152]	@ (8004fc4 <HAL_GPIO_Init+0x334>)
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	43db      	mvns	r3, r3
 8004f34:	69ba      	ldr	r2, [r7, #24]
 8004f36:	4013      	ands	r3, r2
 8004f38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d003      	beq.n	8004f4e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004f46:	69ba      	ldr	r2, [r7, #24]
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f4e:	4a1d      	ldr	r2, [pc, #116]	@ (8004fc4 <HAL_GPIO_Init+0x334>)
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f54:	4b1b      	ldr	r3, [pc, #108]	@ (8004fc4 <HAL_GPIO_Init+0x334>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	43db      	mvns	r3, r3
 8004f5e:	69ba      	ldr	r2, [r7, #24]
 8004f60:	4013      	ands	r3, r2
 8004f62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d003      	beq.n	8004f78 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f70:	69ba      	ldr	r2, [r7, #24]
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f78:	4a12      	ldr	r2, [pc, #72]	@ (8004fc4 <HAL_GPIO_Init+0x334>)
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	3301      	adds	r3, #1
 8004f82:	61fb      	str	r3, [r7, #28]
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	2b0f      	cmp	r3, #15
 8004f88:	f67f ae90 	bls.w	8004cac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f8c:	bf00      	nop
 8004f8e:	bf00      	nop
 8004f90:	3724      	adds	r7, #36	@ 0x24
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	40023800 	.word	0x40023800
 8004fa0:	40013800 	.word	0x40013800
 8004fa4:	40020000 	.word	0x40020000
 8004fa8:	40020400 	.word	0x40020400
 8004fac:	40020800 	.word	0x40020800
 8004fb0:	40020c00 	.word	0x40020c00
 8004fb4:	40021000 	.word	0x40021000
 8004fb8:	40021400 	.word	0x40021400
 8004fbc:	40021800 	.word	0x40021800
 8004fc0:	40021c00 	.word	0x40021c00
 8004fc4:	40013c00 	.word	0x40013c00

08004fc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	691a      	ldr	r2, [r3, #16]
 8004fd8:	887b      	ldrh	r3, [r7, #2]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d002      	beq.n	8004fe6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	73fb      	strb	r3, [r7, #15]
 8004fe4:	e001      	b.n	8004fea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	460b      	mov	r3, r1
 8005002:	807b      	strh	r3, [r7, #2]
 8005004:	4613      	mov	r3, r2
 8005006:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005008:	787b      	ldrb	r3, [r7, #1]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800500e:	887a      	ldrh	r2, [r7, #2]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005014:	e003      	b.n	800501e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005016:	887b      	ldrh	r3, [r7, #2]
 8005018:	041a      	lsls	r2, r3, #16
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	619a      	str	r2, [r3, #24]
}
 800501e:	bf00      	nop
 8005020:	370c      	adds	r7, #12
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
	...

0800502c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d101      	bne.n	800503e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e267      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	2b00      	cmp	r3, #0
 8005048:	d075      	beq.n	8005136 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800504a:	4b88      	ldr	r3, [pc, #544]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	f003 030c 	and.w	r3, r3, #12
 8005052:	2b04      	cmp	r3, #4
 8005054:	d00c      	beq.n	8005070 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005056:	4b85      	ldr	r3, [pc, #532]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800505e:	2b08      	cmp	r3, #8
 8005060:	d112      	bne.n	8005088 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005062:	4b82      	ldr	r3, [pc, #520]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800506a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800506e:	d10b      	bne.n	8005088 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005070:	4b7e      	ldr	r3, [pc, #504]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d05b      	beq.n	8005134 <HAL_RCC_OscConfig+0x108>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d157      	bne.n	8005134 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e242      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005090:	d106      	bne.n	80050a0 <HAL_RCC_OscConfig+0x74>
 8005092:	4b76      	ldr	r3, [pc, #472]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a75      	ldr	r2, [pc, #468]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005098:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800509c:	6013      	str	r3, [r2, #0]
 800509e:	e01d      	b.n	80050dc <HAL_RCC_OscConfig+0xb0>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050a8:	d10c      	bne.n	80050c4 <HAL_RCC_OscConfig+0x98>
 80050aa:	4b70      	ldr	r3, [pc, #448]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a6f      	ldr	r2, [pc, #444]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80050b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050b4:	6013      	str	r3, [r2, #0]
 80050b6:	4b6d      	ldr	r3, [pc, #436]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a6c      	ldr	r2, [pc, #432]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80050bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050c0:	6013      	str	r3, [r2, #0]
 80050c2:	e00b      	b.n	80050dc <HAL_RCC_OscConfig+0xb0>
 80050c4:	4b69      	ldr	r3, [pc, #420]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a68      	ldr	r2, [pc, #416]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80050ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050ce:	6013      	str	r3, [r2, #0]
 80050d0:	4b66      	ldr	r3, [pc, #408]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a65      	ldr	r2, [pc, #404]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80050d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d013      	beq.n	800510c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e4:	f7fe fc84 	bl	80039f0 <HAL_GetTick>
 80050e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ea:	e008      	b.n	80050fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050ec:	f7fe fc80 	bl	80039f0 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b64      	cmp	r3, #100	@ 0x64
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e207      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050fe:	4b5b      	ldr	r3, [pc, #364]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d0f0      	beq.n	80050ec <HAL_RCC_OscConfig+0xc0>
 800510a:	e014      	b.n	8005136 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800510c:	f7fe fc70 	bl	80039f0 <HAL_GetTick>
 8005110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005112:	e008      	b.n	8005126 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005114:	f7fe fc6c 	bl	80039f0 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b64      	cmp	r3, #100	@ 0x64
 8005120:	d901      	bls.n	8005126 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e1f3      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005126:	4b51      	ldr	r3, [pc, #324]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1f0      	bne.n	8005114 <HAL_RCC_OscConfig+0xe8>
 8005132:	e000      	b.n	8005136 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005134:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0302 	and.w	r3, r3, #2
 800513e:	2b00      	cmp	r3, #0
 8005140:	d063      	beq.n	800520a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005142:	4b4a      	ldr	r3, [pc, #296]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f003 030c 	and.w	r3, r3, #12
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00b      	beq.n	8005166 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800514e:	4b47      	ldr	r3, [pc, #284]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005156:	2b08      	cmp	r3, #8
 8005158:	d11c      	bne.n	8005194 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800515a:	4b44      	ldr	r3, [pc, #272]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d116      	bne.n	8005194 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005166:	4b41      	ldr	r3, [pc, #260]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	2b00      	cmp	r3, #0
 8005170:	d005      	beq.n	800517e <HAL_RCC_OscConfig+0x152>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	2b01      	cmp	r3, #1
 8005178:	d001      	beq.n	800517e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e1c7      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800517e:	4b3b      	ldr	r3, [pc, #236]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	00db      	lsls	r3, r3, #3
 800518c:	4937      	ldr	r1, [pc, #220]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 800518e:	4313      	orrs	r3, r2
 8005190:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005192:	e03a      	b.n	800520a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d020      	beq.n	80051de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800519c:	4b34      	ldr	r3, [pc, #208]	@ (8005270 <HAL_RCC_OscConfig+0x244>)
 800519e:	2201      	movs	r2, #1
 80051a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a2:	f7fe fc25 	bl	80039f0 <HAL_GetTick>
 80051a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051a8:	e008      	b.n	80051bc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051aa:	f7fe fc21 	bl	80039f0 <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d901      	bls.n	80051bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e1a8      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051bc:	4b2b      	ldr	r3, [pc, #172]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0302 	and.w	r3, r3, #2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d0f0      	beq.n	80051aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051c8:	4b28      	ldr	r3, [pc, #160]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	691b      	ldr	r3, [r3, #16]
 80051d4:	00db      	lsls	r3, r3, #3
 80051d6:	4925      	ldr	r1, [pc, #148]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	600b      	str	r3, [r1, #0]
 80051dc:	e015      	b.n	800520a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051de:	4b24      	ldr	r3, [pc, #144]	@ (8005270 <HAL_RCC_OscConfig+0x244>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e4:	f7fe fc04 	bl	80039f0 <HAL_GetTick>
 80051e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ea:	e008      	b.n	80051fe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051ec:	f7fe fc00 	bl	80039f0 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d901      	bls.n	80051fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e187      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051fe:	4b1b      	ldr	r3, [pc, #108]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0302 	and.w	r3, r3, #2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1f0      	bne.n	80051ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0308 	and.w	r3, r3, #8
 8005212:	2b00      	cmp	r3, #0
 8005214:	d036      	beq.n	8005284 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	695b      	ldr	r3, [r3, #20]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d016      	beq.n	800524c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800521e:	4b15      	ldr	r3, [pc, #84]	@ (8005274 <HAL_RCC_OscConfig+0x248>)
 8005220:	2201      	movs	r2, #1
 8005222:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005224:	f7fe fbe4 	bl	80039f0 <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800522a:	e008      	b.n	800523e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800522c:	f7fe fbe0 	bl	80039f0 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b02      	cmp	r3, #2
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e167      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800523e:	4b0b      	ldr	r3, [pc, #44]	@ (800526c <HAL_RCC_OscConfig+0x240>)
 8005240:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005242:	f003 0302 	and.w	r3, r3, #2
 8005246:	2b00      	cmp	r3, #0
 8005248:	d0f0      	beq.n	800522c <HAL_RCC_OscConfig+0x200>
 800524a:	e01b      	b.n	8005284 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800524c:	4b09      	ldr	r3, [pc, #36]	@ (8005274 <HAL_RCC_OscConfig+0x248>)
 800524e:	2200      	movs	r2, #0
 8005250:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005252:	f7fe fbcd 	bl	80039f0 <HAL_GetTick>
 8005256:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005258:	e00e      	b.n	8005278 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800525a:	f7fe fbc9 	bl	80039f0 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b02      	cmp	r3, #2
 8005266:	d907      	bls.n	8005278 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e150      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
 800526c:	40023800 	.word	0x40023800
 8005270:	42470000 	.word	0x42470000
 8005274:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005278:	4b88      	ldr	r3, [pc, #544]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 800527a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800527c:	f003 0302 	and.w	r3, r3, #2
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1ea      	bne.n	800525a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0304 	and.w	r3, r3, #4
 800528c:	2b00      	cmp	r3, #0
 800528e:	f000 8097 	beq.w	80053c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005292:	2300      	movs	r3, #0
 8005294:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005296:	4b81      	ldr	r3, [pc, #516]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 8005298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800529a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d10f      	bne.n	80052c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052a2:	2300      	movs	r3, #0
 80052a4:	60bb      	str	r3, [r7, #8]
 80052a6:	4b7d      	ldr	r3, [pc, #500]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 80052a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052aa:	4a7c      	ldr	r2, [pc, #496]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 80052ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80052b2:	4b7a      	ldr	r3, [pc, #488]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 80052b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052ba:	60bb      	str	r3, [r7, #8]
 80052bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052be:	2301      	movs	r3, #1
 80052c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c2:	4b77      	ldr	r3, [pc, #476]	@ (80054a0 <HAL_RCC_OscConfig+0x474>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d118      	bne.n	8005300 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052ce:	4b74      	ldr	r3, [pc, #464]	@ (80054a0 <HAL_RCC_OscConfig+0x474>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a73      	ldr	r2, [pc, #460]	@ (80054a0 <HAL_RCC_OscConfig+0x474>)
 80052d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052da:	f7fe fb89 	bl	80039f0 <HAL_GetTick>
 80052de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e0:	e008      	b.n	80052f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052e2:	f7fe fb85 	bl	80039f0 <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d901      	bls.n	80052f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	e10c      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052f4:	4b6a      	ldr	r3, [pc, #424]	@ (80054a0 <HAL_RCC_OscConfig+0x474>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d0f0      	beq.n	80052e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d106      	bne.n	8005316 <HAL_RCC_OscConfig+0x2ea>
 8005308:	4b64      	ldr	r3, [pc, #400]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 800530a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800530c:	4a63      	ldr	r2, [pc, #396]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 800530e:	f043 0301 	orr.w	r3, r3, #1
 8005312:	6713      	str	r3, [r2, #112]	@ 0x70
 8005314:	e01c      	b.n	8005350 <HAL_RCC_OscConfig+0x324>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	2b05      	cmp	r3, #5
 800531c:	d10c      	bne.n	8005338 <HAL_RCC_OscConfig+0x30c>
 800531e:	4b5f      	ldr	r3, [pc, #380]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 8005320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005322:	4a5e      	ldr	r2, [pc, #376]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 8005324:	f043 0304 	orr.w	r3, r3, #4
 8005328:	6713      	str	r3, [r2, #112]	@ 0x70
 800532a:	4b5c      	ldr	r3, [pc, #368]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 800532c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800532e:	4a5b      	ldr	r2, [pc, #364]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 8005330:	f043 0301 	orr.w	r3, r3, #1
 8005334:	6713      	str	r3, [r2, #112]	@ 0x70
 8005336:	e00b      	b.n	8005350 <HAL_RCC_OscConfig+0x324>
 8005338:	4b58      	ldr	r3, [pc, #352]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 800533a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800533c:	4a57      	ldr	r2, [pc, #348]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 800533e:	f023 0301 	bic.w	r3, r3, #1
 8005342:	6713      	str	r3, [r2, #112]	@ 0x70
 8005344:	4b55      	ldr	r3, [pc, #340]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 8005346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005348:	4a54      	ldr	r2, [pc, #336]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 800534a:	f023 0304 	bic.w	r3, r3, #4
 800534e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d015      	beq.n	8005384 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005358:	f7fe fb4a 	bl	80039f0 <HAL_GetTick>
 800535c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800535e:	e00a      	b.n	8005376 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005360:	f7fe fb46 	bl	80039f0 <HAL_GetTick>
 8005364:	4602      	mov	r2, r0
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800536e:	4293      	cmp	r3, r2
 8005370:	d901      	bls.n	8005376 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e0cb      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005376:	4b49      	ldr	r3, [pc, #292]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 8005378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b00      	cmp	r3, #0
 8005380:	d0ee      	beq.n	8005360 <HAL_RCC_OscConfig+0x334>
 8005382:	e014      	b.n	80053ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005384:	f7fe fb34 	bl	80039f0 <HAL_GetTick>
 8005388:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800538a:	e00a      	b.n	80053a2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800538c:	f7fe fb30 	bl	80039f0 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	f241 3288 	movw	r2, #5000	@ 0x1388
 800539a:	4293      	cmp	r3, r2
 800539c:	d901      	bls.n	80053a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e0b5      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053a2:	4b3e      	ldr	r3, [pc, #248]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 80053a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1ee      	bne.n	800538c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053ae:	7dfb      	ldrb	r3, [r7, #23]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d105      	bne.n	80053c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053b4:	4b39      	ldr	r3, [pc, #228]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 80053b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b8:	4a38      	ldr	r2, [pc, #224]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 80053ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	699b      	ldr	r3, [r3, #24]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	f000 80a1 	beq.w	800550c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053ca:	4b34      	ldr	r3, [pc, #208]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f003 030c 	and.w	r3, r3, #12
 80053d2:	2b08      	cmp	r3, #8
 80053d4:	d05c      	beq.n	8005490 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	2b02      	cmp	r3, #2
 80053dc:	d141      	bne.n	8005462 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053de:	4b31      	ldr	r3, [pc, #196]	@ (80054a4 <HAL_RCC_OscConfig+0x478>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e4:	f7fe fb04 	bl	80039f0 <HAL_GetTick>
 80053e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ea:	e008      	b.n	80053fe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053ec:	f7fe fb00 	bl	80039f0 <HAL_GetTick>
 80053f0:	4602      	mov	r2, r0
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d901      	bls.n	80053fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e087      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053fe:	4b27      	ldr	r3, [pc, #156]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1f0      	bne.n	80053ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	69da      	ldr	r2, [r3, #28]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	431a      	orrs	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005418:	019b      	lsls	r3, r3, #6
 800541a:	431a      	orrs	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005420:	085b      	lsrs	r3, r3, #1
 8005422:	3b01      	subs	r3, #1
 8005424:	041b      	lsls	r3, r3, #16
 8005426:	431a      	orrs	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800542c:	061b      	lsls	r3, r3, #24
 800542e:	491b      	ldr	r1, [pc, #108]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 8005430:	4313      	orrs	r3, r2
 8005432:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005434:	4b1b      	ldr	r3, [pc, #108]	@ (80054a4 <HAL_RCC_OscConfig+0x478>)
 8005436:	2201      	movs	r2, #1
 8005438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800543a:	f7fe fad9 	bl	80039f0 <HAL_GetTick>
 800543e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005440:	e008      	b.n	8005454 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005442:	f7fe fad5 	bl	80039f0 <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	2b02      	cmp	r3, #2
 800544e:	d901      	bls.n	8005454 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	e05c      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005454:	4b11      	ldr	r3, [pc, #68]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d0f0      	beq.n	8005442 <HAL_RCC_OscConfig+0x416>
 8005460:	e054      	b.n	800550c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005462:	4b10      	ldr	r3, [pc, #64]	@ (80054a4 <HAL_RCC_OscConfig+0x478>)
 8005464:	2200      	movs	r2, #0
 8005466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005468:	f7fe fac2 	bl	80039f0 <HAL_GetTick>
 800546c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800546e:	e008      	b.n	8005482 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005470:	f7fe fabe 	bl	80039f0 <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	2b02      	cmp	r3, #2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e045      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005482:	4b06      	ldr	r3, [pc, #24]	@ (800549c <HAL_RCC_OscConfig+0x470>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1f0      	bne.n	8005470 <HAL_RCC_OscConfig+0x444>
 800548e:	e03d      	b.n	800550c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	2b01      	cmp	r3, #1
 8005496:	d107      	bne.n	80054a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e038      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
 800549c:	40023800 	.word	0x40023800
 80054a0:	40007000 	.word	0x40007000
 80054a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005518 <HAL_RCC_OscConfig+0x4ec>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d028      	beq.n	8005508 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d121      	bne.n	8005508 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d11a      	bne.n	8005508 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80054d8:	4013      	ands	r3, r2
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d111      	bne.n	8005508 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ee:	085b      	lsrs	r3, r3, #1
 80054f0:	3b01      	subs	r3, #1
 80054f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d107      	bne.n	8005508 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005502:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005504:	429a      	cmp	r2, r3
 8005506:	d001      	beq.n	800550c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e000      	b.n	800550e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3718      	adds	r7, #24
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	40023800 	.word	0x40023800

0800551c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d101      	bne.n	8005530 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e0cc      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005530:	4b68      	ldr	r3, [pc, #416]	@ (80056d4 <HAL_RCC_ClockConfig+0x1b8>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0307 	and.w	r3, r3, #7
 8005538:	683a      	ldr	r2, [r7, #0]
 800553a:	429a      	cmp	r2, r3
 800553c:	d90c      	bls.n	8005558 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800553e:	4b65      	ldr	r3, [pc, #404]	@ (80056d4 <HAL_RCC_ClockConfig+0x1b8>)
 8005540:	683a      	ldr	r2, [r7, #0]
 8005542:	b2d2      	uxtb	r2, r2
 8005544:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005546:	4b63      	ldr	r3, [pc, #396]	@ (80056d4 <HAL_RCC_ClockConfig+0x1b8>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0307 	and.w	r3, r3, #7
 800554e:	683a      	ldr	r2, [r7, #0]
 8005550:	429a      	cmp	r2, r3
 8005552:	d001      	beq.n	8005558 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e0b8      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0302 	and.w	r3, r3, #2
 8005560:	2b00      	cmp	r3, #0
 8005562:	d020      	beq.n	80055a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0304 	and.w	r3, r3, #4
 800556c:	2b00      	cmp	r3, #0
 800556e:	d005      	beq.n	800557c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005570:	4b59      	ldr	r3, [pc, #356]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	4a58      	ldr	r2, [pc, #352]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005576:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800557a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0308 	and.w	r3, r3, #8
 8005584:	2b00      	cmp	r3, #0
 8005586:	d005      	beq.n	8005594 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005588:	4b53      	ldr	r3, [pc, #332]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	4a52      	ldr	r2, [pc, #328]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 800558e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005592:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005594:	4b50      	ldr	r3, [pc, #320]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	494d      	ldr	r1, [pc, #308]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d044      	beq.n	800563c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d107      	bne.n	80055ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ba:	4b47      	ldr	r3, [pc, #284]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d119      	bne.n	80055fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e07f      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d003      	beq.n	80055da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055d6:	2b03      	cmp	r3, #3
 80055d8:	d107      	bne.n	80055ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055da:	4b3f      	ldr	r3, [pc, #252]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d109      	bne.n	80055fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e06f      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ea:	4b3b      	ldr	r3, [pc, #236]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 0302 	and.w	r3, r3, #2
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d101      	bne.n	80055fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e067      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055fa:	4b37      	ldr	r3, [pc, #220]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f023 0203 	bic.w	r2, r3, #3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	4934      	ldr	r1, [pc, #208]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005608:	4313      	orrs	r3, r2
 800560a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800560c:	f7fe f9f0 	bl	80039f0 <HAL_GetTick>
 8005610:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005612:	e00a      	b.n	800562a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005614:	f7fe f9ec 	bl	80039f0 <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005622:	4293      	cmp	r3, r2
 8005624:	d901      	bls.n	800562a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e04f      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800562a:	4b2b      	ldr	r3, [pc, #172]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	f003 020c 	and.w	r2, r3, #12
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	429a      	cmp	r2, r3
 800563a:	d1eb      	bne.n	8005614 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800563c:	4b25      	ldr	r3, [pc, #148]	@ (80056d4 <HAL_RCC_ClockConfig+0x1b8>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	683a      	ldr	r2, [r7, #0]
 8005646:	429a      	cmp	r2, r3
 8005648:	d20c      	bcs.n	8005664 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800564a:	4b22      	ldr	r3, [pc, #136]	@ (80056d4 <HAL_RCC_ClockConfig+0x1b8>)
 800564c:	683a      	ldr	r2, [r7, #0]
 800564e:	b2d2      	uxtb	r2, r2
 8005650:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005652:	4b20      	ldr	r3, [pc, #128]	@ (80056d4 <HAL_RCC_ClockConfig+0x1b8>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0307 	and.w	r3, r3, #7
 800565a:	683a      	ldr	r2, [r7, #0]
 800565c:	429a      	cmp	r2, r3
 800565e:	d001      	beq.n	8005664 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e032      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0304 	and.w	r3, r3, #4
 800566c:	2b00      	cmp	r3, #0
 800566e:	d008      	beq.n	8005682 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005670:	4b19      	ldr	r3, [pc, #100]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	4916      	ldr	r1, [pc, #88]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 800567e:	4313      	orrs	r3, r2
 8005680:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0308 	and.w	r3, r3, #8
 800568a:	2b00      	cmp	r3, #0
 800568c:	d009      	beq.n	80056a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800568e:	4b12      	ldr	r3, [pc, #72]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	00db      	lsls	r3, r3, #3
 800569c:	490e      	ldr	r1, [pc, #56]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056a2:	f000 f821 	bl	80056e8 <HAL_RCC_GetSysClockFreq>
 80056a6:	4602      	mov	r2, r0
 80056a8:	4b0b      	ldr	r3, [pc, #44]	@ (80056d8 <HAL_RCC_ClockConfig+0x1bc>)
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	091b      	lsrs	r3, r3, #4
 80056ae:	f003 030f 	and.w	r3, r3, #15
 80056b2:	490a      	ldr	r1, [pc, #40]	@ (80056dc <HAL_RCC_ClockConfig+0x1c0>)
 80056b4:	5ccb      	ldrb	r3, [r1, r3]
 80056b6:	fa22 f303 	lsr.w	r3, r2, r3
 80056ba:	4a09      	ldr	r2, [pc, #36]	@ (80056e0 <HAL_RCC_ClockConfig+0x1c4>)
 80056bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80056be:	4b09      	ldr	r3, [pc, #36]	@ (80056e4 <HAL_RCC_ClockConfig+0x1c8>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fe f950 	bl	8003968 <HAL_InitTick>

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	40023c00 	.word	0x40023c00
 80056d8:	40023800 	.word	0x40023800
 80056dc:	0800d520 	.word	0x0800d520
 80056e0:	20000038 	.word	0x20000038
 80056e4:	2000003c 	.word	0x2000003c

080056e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056ec:	b090      	sub	sp, #64	@ 0x40
 80056ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80056f0:	2300      	movs	r3, #0
 80056f2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80056f4:	2300      	movs	r3, #0
 80056f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80056f8:	2300      	movs	r3, #0
 80056fa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005700:	4b59      	ldr	r3, [pc, #356]	@ (8005868 <HAL_RCC_GetSysClockFreq+0x180>)
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f003 030c 	and.w	r3, r3, #12
 8005708:	2b08      	cmp	r3, #8
 800570a:	d00d      	beq.n	8005728 <HAL_RCC_GetSysClockFreq+0x40>
 800570c:	2b08      	cmp	r3, #8
 800570e:	f200 80a1 	bhi.w	8005854 <HAL_RCC_GetSysClockFreq+0x16c>
 8005712:	2b00      	cmp	r3, #0
 8005714:	d002      	beq.n	800571c <HAL_RCC_GetSysClockFreq+0x34>
 8005716:	2b04      	cmp	r3, #4
 8005718:	d003      	beq.n	8005722 <HAL_RCC_GetSysClockFreq+0x3a>
 800571a:	e09b      	b.n	8005854 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800571c:	4b53      	ldr	r3, [pc, #332]	@ (800586c <HAL_RCC_GetSysClockFreq+0x184>)
 800571e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005720:	e09b      	b.n	800585a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005722:	4b53      	ldr	r3, [pc, #332]	@ (8005870 <HAL_RCC_GetSysClockFreq+0x188>)
 8005724:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005726:	e098      	b.n	800585a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005728:	4b4f      	ldr	r3, [pc, #316]	@ (8005868 <HAL_RCC_GetSysClockFreq+0x180>)
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005730:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005732:	4b4d      	ldr	r3, [pc, #308]	@ (8005868 <HAL_RCC_GetSysClockFreq+0x180>)
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d028      	beq.n	8005790 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800573e:	4b4a      	ldr	r3, [pc, #296]	@ (8005868 <HAL_RCC_GetSysClockFreq+0x180>)
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	099b      	lsrs	r3, r3, #6
 8005744:	2200      	movs	r2, #0
 8005746:	623b      	str	r3, [r7, #32]
 8005748:	627a      	str	r2, [r7, #36]	@ 0x24
 800574a:	6a3b      	ldr	r3, [r7, #32]
 800574c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005750:	2100      	movs	r1, #0
 8005752:	4b47      	ldr	r3, [pc, #284]	@ (8005870 <HAL_RCC_GetSysClockFreq+0x188>)
 8005754:	fb03 f201 	mul.w	r2, r3, r1
 8005758:	2300      	movs	r3, #0
 800575a:	fb00 f303 	mul.w	r3, r0, r3
 800575e:	4413      	add	r3, r2
 8005760:	4a43      	ldr	r2, [pc, #268]	@ (8005870 <HAL_RCC_GetSysClockFreq+0x188>)
 8005762:	fba0 1202 	umull	r1, r2, r0, r2
 8005766:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005768:	460a      	mov	r2, r1
 800576a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800576c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800576e:	4413      	add	r3, r2
 8005770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005774:	2200      	movs	r2, #0
 8005776:	61bb      	str	r3, [r7, #24]
 8005778:	61fa      	str	r2, [r7, #28]
 800577a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800577e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005782:	f7fb fa81 	bl	8000c88 <__aeabi_uldivmod>
 8005786:	4602      	mov	r2, r0
 8005788:	460b      	mov	r3, r1
 800578a:	4613      	mov	r3, r2
 800578c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800578e:	e053      	b.n	8005838 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005790:	4b35      	ldr	r3, [pc, #212]	@ (8005868 <HAL_RCC_GetSysClockFreq+0x180>)
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	099b      	lsrs	r3, r3, #6
 8005796:	2200      	movs	r2, #0
 8005798:	613b      	str	r3, [r7, #16]
 800579a:	617a      	str	r2, [r7, #20]
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80057a2:	f04f 0b00 	mov.w	fp, #0
 80057a6:	4652      	mov	r2, sl
 80057a8:	465b      	mov	r3, fp
 80057aa:	f04f 0000 	mov.w	r0, #0
 80057ae:	f04f 0100 	mov.w	r1, #0
 80057b2:	0159      	lsls	r1, r3, #5
 80057b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057b8:	0150      	lsls	r0, r2, #5
 80057ba:	4602      	mov	r2, r0
 80057bc:	460b      	mov	r3, r1
 80057be:	ebb2 080a 	subs.w	r8, r2, sl
 80057c2:	eb63 090b 	sbc.w	r9, r3, fp
 80057c6:	f04f 0200 	mov.w	r2, #0
 80057ca:	f04f 0300 	mov.w	r3, #0
 80057ce:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80057d2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80057d6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80057da:	ebb2 0408 	subs.w	r4, r2, r8
 80057de:	eb63 0509 	sbc.w	r5, r3, r9
 80057e2:	f04f 0200 	mov.w	r2, #0
 80057e6:	f04f 0300 	mov.w	r3, #0
 80057ea:	00eb      	lsls	r3, r5, #3
 80057ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057f0:	00e2      	lsls	r2, r4, #3
 80057f2:	4614      	mov	r4, r2
 80057f4:	461d      	mov	r5, r3
 80057f6:	eb14 030a 	adds.w	r3, r4, sl
 80057fa:	603b      	str	r3, [r7, #0]
 80057fc:	eb45 030b 	adc.w	r3, r5, fp
 8005800:	607b      	str	r3, [r7, #4]
 8005802:	f04f 0200 	mov.w	r2, #0
 8005806:	f04f 0300 	mov.w	r3, #0
 800580a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800580e:	4629      	mov	r1, r5
 8005810:	028b      	lsls	r3, r1, #10
 8005812:	4621      	mov	r1, r4
 8005814:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005818:	4621      	mov	r1, r4
 800581a:	028a      	lsls	r2, r1, #10
 800581c:	4610      	mov	r0, r2
 800581e:	4619      	mov	r1, r3
 8005820:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005822:	2200      	movs	r2, #0
 8005824:	60bb      	str	r3, [r7, #8]
 8005826:	60fa      	str	r2, [r7, #12]
 8005828:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800582c:	f7fb fa2c 	bl	8000c88 <__aeabi_uldivmod>
 8005830:	4602      	mov	r2, r0
 8005832:	460b      	mov	r3, r1
 8005834:	4613      	mov	r3, r2
 8005836:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005838:	4b0b      	ldr	r3, [pc, #44]	@ (8005868 <HAL_RCC_GetSysClockFreq+0x180>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	0c1b      	lsrs	r3, r3, #16
 800583e:	f003 0303 	and.w	r3, r3, #3
 8005842:	3301      	adds	r3, #1
 8005844:	005b      	lsls	r3, r3, #1
 8005846:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005848:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800584a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005850:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005852:	e002      	b.n	800585a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005854:	4b05      	ldr	r3, [pc, #20]	@ (800586c <HAL_RCC_GetSysClockFreq+0x184>)
 8005856:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005858:	bf00      	nop
    }
  }
  return sysclockfreq;
 800585a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800585c:	4618      	mov	r0, r3
 800585e:	3740      	adds	r7, #64	@ 0x40
 8005860:	46bd      	mov	sp, r7
 8005862:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005866:	bf00      	nop
 8005868:	40023800 	.word	0x40023800
 800586c:	00f42400 	.word	0x00f42400
 8005870:	017d7840 	.word	0x017d7840

08005874 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005878:	4b03      	ldr	r3, [pc, #12]	@ (8005888 <HAL_RCC_GetHCLKFreq+0x14>)
 800587a:	681b      	ldr	r3, [r3, #0]
}
 800587c:	4618      	mov	r0, r3
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	20000038 	.word	0x20000038

0800588c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005890:	f7ff fff0 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 8005894:	4602      	mov	r2, r0
 8005896:	4b05      	ldr	r3, [pc, #20]	@ (80058ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	0a9b      	lsrs	r3, r3, #10
 800589c:	f003 0307 	and.w	r3, r3, #7
 80058a0:	4903      	ldr	r1, [pc, #12]	@ (80058b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058a2:	5ccb      	ldrb	r3, [r1, r3]
 80058a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	40023800 	.word	0x40023800
 80058b0:	0800d530 	.word	0x0800d530

080058b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058b8:	f7ff ffdc 	bl	8005874 <HAL_RCC_GetHCLKFreq>
 80058bc:	4602      	mov	r2, r0
 80058be:	4b05      	ldr	r3, [pc, #20]	@ (80058d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	0b5b      	lsrs	r3, r3, #13
 80058c4:	f003 0307 	and.w	r3, r3, #7
 80058c8:	4903      	ldr	r1, [pc, #12]	@ (80058d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058ca:	5ccb      	ldrb	r3, [r1, r3]
 80058cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	40023800 	.word	0x40023800
 80058d8:	0800d530 	.word	0x0800d530

080058dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d101      	bne.n	80058ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e041      	b.n	8005972 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d106      	bne.n	8005908 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f7fd fcea 	bl	80032dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2202      	movs	r2, #2
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	3304      	adds	r3, #4
 8005918:	4619      	mov	r1, r3
 800591a:	4610      	mov	r0, r2
 800591c:	f000 fad8 	bl	8005ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3708      	adds	r7, #8
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}

0800597a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800597a:	b580      	push	{r7, lr}
 800597c:	b082      	sub	sp, #8
 800597e:	af00      	add	r7, sp, #0
 8005980:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d101      	bne.n	800598c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e041      	b.n	8005a10 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005992:	b2db      	uxtb	r3, r3
 8005994:	2b00      	cmp	r3, #0
 8005996:	d106      	bne.n	80059a6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 f839 	bl	8005a18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2202      	movs	r2, #2
 80059aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	3304      	adds	r3, #4
 80059b6:	4619      	mov	r1, r3
 80059b8:	4610      	mov	r0, r2
 80059ba:	f000 fa89 	bl	8005ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2201      	movs	r2, #1
 80059ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2201      	movs	r2, #1
 80059fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2201      	movs	r2, #1
 8005a02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3708      	adds	r7, #8
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d109      	bne.n	8005a50 <HAL_TIM_PWM_Start+0x24>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	bf14      	ite	ne
 8005a48:	2301      	movne	r3, #1
 8005a4a:	2300      	moveq	r3, #0
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	e022      	b.n	8005a96 <HAL_TIM_PWM_Start+0x6a>
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	d109      	bne.n	8005a6a <HAL_TIM_PWM_Start+0x3e>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	bf14      	ite	ne
 8005a62:	2301      	movne	r3, #1
 8005a64:	2300      	moveq	r3, #0
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	e015      	b.n	8005a96 <HAL_TIM_PWM_Start+0x6a>
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	2b08      	cmp	r3, #8
 8005a6e:	d109      	bne.n	8005a84 <HAL_TIM_PWM_Start+0x58>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	bf14      	ite	ne
 8005a7c:	2301      	movne	r3, #1
 8005a7e:	2300      	moveq	r3, #0
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	e008      	b.n	8005a96 <HAL_TIM_PWM_Start+0x6a>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	bf14      	ite	ne
 8005a90:	2301      	movne	r3, #1
 8005a92:	2300      	moveq	r3, #0
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d001      	beq.n	8005a9e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e07c      	b.n	8005b98 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d104      	bne.n	8005aae <HAL_TIM_PWM_Start+0x82>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005aac:	e013      	b.n	8005ad6 <HAL_TIM_PWM_Start+0xaa>
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	2b04      	cmp	r3, #4
 8005ab2:	d104      	bne.n	8005abe <HAL_TIM_PWM_Start+0x92>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005abc:	e00b      	b.n	8005ad6 <HAL_TIM_PWM_Start+0xaa>
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d104      	bne.n	8005ace <HAL_TIM_PWM_Start+0xa2>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005acc:	e003      	b.n	8005ad6 <HAL_TIM_PWM_Start+0xaa>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2202      	movs	r2, #2
 8005ad2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	2201      	movs	r2, #1
 8005adc:	6839      	ldr	r1, [r7, #0]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f000 fce6 	bl	80064b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a2d      	ldr	r2, [pc, #180]	@ (8005ba0 <HAL_TIM_PWM_Start+0x174>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d004      	beq.n	8005af8 <HAL_TIM_PWM_Start+0xcc>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a2c      	ldr	r2, [pc, #176]	@ (8005ba4 <HAL_TIM_PWM_Start+0x178>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d101      	bne.n	8005afc <HAL_TIM_PWM_Start+0xd0>
 8005af8:	2301      	movs	r3, #1
 8005afa:	e000      	b.n	8005afe <HAL_TIM_PWM_Start+0xd2>
 8005afc:	2300      	movs	r3, #0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d007      	beq.n	8005b12 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b10:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a22      	ldr	r2, [pc, #136]	@ (8005ba0 <HAL_TIM_PWM_Start+0x174>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d022      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x136>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b24:	d01d      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x136>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a1f      	ldr	r2, [pc, #124]	@ (8005ba8 <HAL_TIM_PWM_Start+0x17c>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d018      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x136>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a1d      	ldr	r2, [pc, #116]	@ (8005bac <HAL_TIM_PWM_Start+0x180>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d013      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x136>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8005bb0 <HAL_TIM_PWM_Start+0x184>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d00e      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x136>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a16      	ldr	r2, [pc, #88]	@ (8005ba4 <HAL_TIM_PWM_Start+0x178>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d009      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x136>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a18      	ldr	r2, [pc, #96]	@ (8005bb4 <HAL_TIM_PWM_Start+0x188>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d004      	beq.n	8005b62 <HAL_TIM_PWM_Start+0x136>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a16      	ldr	r2, [pc, #88]	@ (8005bb8 <HAL_TIM_PWM_Start+0x18c>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d111      	bne.n	8005b86 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f003 0307 	and.w	r3, r3, #7
 8005b6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2b06      	cmp	r3, #6
 8005b72:	d010      	beq.n	8005b96 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f042 0201 	orr.w	r2, r2, #1
 8005b82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b84:	e007      	b.n	8005b96 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f042 0201 	orr.w	r2, r2, #1
 8005b94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	40010000 	.word	0x40010000
 8005ba4:	40010400 	.word	0x40010400
 8005ba8:	40000400 	.word	0x40000400
 8005bac:	40000800 	.word	0x40000800
 8005bb0:	40000c00 	.word	0x40000c00
 8005bb4:	40014000 	.word	0x40014000
 8005bb8:	40001800 	.word	0x40001800

08005bbc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b086      	sub	sp, #24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d101      	bne.n	8005bda <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005bd6:	2302      	movs	r3, #2
 8005bd8:	e0ae      	b.n	8005d38 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2b0c      	cmp	r3, #12
 8005be6:	f200 809f 	bhi.w	8005d28 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005bea:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf0:	08005c25 	.word	0x08005c25
 8005bf4:	08005d29 	.word	0x08005d29
 8005bf8:	08005d29 	.word	0x08005d29
 8005bfc:	08005d29 	.word	0x08005d29
 8005c00:	08005c65 	.word	0x08005c65
 8005c04:	08005d29 	.word	0x08005d29
 8005c08:	08005d29 	.word	0x08005d29
 8005c0c:	08005d29 	.word	0x08005d29
 8005c10:	08005ca7 	.word	0x08005ca7
 8005c14:	08005d29 	.word	0x08005d29
 8005c18:	08005d29 	.word	0x08005d29
 8005c1c:	08005d29 	.word	0x08005d29
 8005c20:	08005ce7 	.word	0x08005ce7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68b9      	ldr	r1, [r7, #8]
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f000 f9f6 	bl	800601c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	699a      	ldr	r2, [r3, #24]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f042 0208 	orr.w	r2, r2, #8
 8005c3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	699a      	ldr	r2, [r3, #24]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f022 0204 	bic.w	r2, r2, #4
 8005c4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6999      	ldr	r1, [r3, #24]
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	691a      	ldr	r2, [r3, #16]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	619a      	str	r2, [r3, #24]
      break;
 8005c62:	e064      	b.n	8005d2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68b9      	ldr	r1, [r7, #8]
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f000 fa46 	bl	80060fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	699a      	ldr	r2, [r3, #24]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	699a      	ldr	r2, [r3, #24]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6999      	ldr	r1, [r3, #24]
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	021a      	lsls	r2, r3, #8
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	619a      	str	r2, [r3, #24]
      break;
 8005ca4:	e043      	b.n	8005d2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68b9      	ldr	r1, [r7, #8]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f000 fa9b 	bl	80061e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	69da      	ldr	r2, [r3, #28]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f042 0208 	orr.w	r2, r2, #8
 8005cc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	69da      	ldr	r2, [r3, #28]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f022 0204 	bic.w	r2, r2, #4
 8005cd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	69d9      	ldr	r1, [r3, #28]
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	691a      	ldr	r2, [r3, #16]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	61da      	str	r2, [r3, #28]
      break;
 8005ce4:	e023      	b.n	8005d2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68b9      	ldr	r1, [r7, #8]
 8005cec:	4618      	mov	r0, r3
 8005cee:	f000 faef 	bl	80062d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	69da      	ldr	r2, [r3, #28]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	69da      	ldr	r2, [r3, #28]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69d9      	ldr	r1, [r3, #28]
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	021a      	lsls	r2, r3, #8
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	430a      	orrs	r2, r1
 8005d24:	61da      	str	r2, [r3, #28]
      break;
 8005d26:	e002      	b.n	8005d2e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	75fb      	strb	r3, [r7, #23]
      break;
 8005d2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d36:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3718      	adds	r7, #24
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d101      	bne.n	8005d5c <HAL_TIM_ConfigClockSource+0x1c>
 8005d58:	2302      	movs	r3, #2
 8005d5a:	e0b4      	b.n	8005ec6 <HAL_TIM_ConfigClockSource+0x186>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2202      	movs	r2, #2
 8005d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d94:	d03e      	beq.n	8005e14 <HAL_TIM_ConfigClockSource+0xd4>
 8005d96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d9a:	f200 8087 	bhi.w	8005eac <HAL_TIM_ConfigClockSource+0x16c>
 8005d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005da2:	f000 8086 	beq.w	8005eb2 <HAL_TIM_ConfigClockSource+0x172>
 8005da6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005daa:	d87f      	bhi.n	8005eac <HAL_TIM_ConfigClockSource+0x16c>
 8005dac:	2b70      	cmp	r3, #112	@ 0x70
 8005dae:	d01a      	beq.n	8005de6 <HAL_TIM_ConfigClockSource+0xa6>
 8005db0:	2b70      	cmp	r3, #112	@ 0x70
 8005db2:	d87b      	bhi.n	8005eac <HAL_TIM_ConfigClockSource+0x16c>
 8005db4:	2b60      	cmp	r3, #96	@ 0x60
 8005db6:	d050      	beq.n	8005e5a <HAL_TIM_ConfigClockSource+0x11a>
 8005db8:	2b60      	cmp	r3, #96	@ 0x60
 8005dba:	d877      	bhi.n	8005eac <HAL_TIM_ConfigClockSource+0x16c>
 8005dbc:	2b50      	cmp	r3, #80	@ 0x50
 8005dbe:	d03c      	beq.n	8005e3a <HAL_TIM_ConfigClockSource+0xfa>
 8005dc0:	2b50      	cmp	r3, #80	@ 0x50
 8005dc2:	d873      	bhi.n	8005eac <HAL_TIM_ConfigClockSource+0x16c>
 8005dc4:	2b40      	cmp	r3, #64	@ 0x40
 8005dc6:	d058      	beq.n	8005e7a <HAL_TIM_ConfigClockSource+0x13a>
 8005dc8:	2b40      	cmp	r3, #64	@ 0x40
 8005dca:	d86f      	bhi.n	8005eac <HAL_TIM_ConfigClockSource+0x16c>
 8005dcc:	2b30      	cmp	r3, #48	@ 0x30
 8005dce:	d064      	beq.n	8005e9a <HAL_TIM_ConfigClockSource+0x15a>
 8005dd0:	2b30      	cmp	r3, #48	@ 0x30
 8005dd2:	d86b      	bhi.n	8005eac <HAL_TIM_ConfigClockSource+0x16c>
 8005dd4:	2b20      	cmp	r3, #32
 8005dd6:	d060      	beq.n	8005e9a <HAL_TIM_ConfigClockSource+0x15a>
 8005dd8:	2b20      	cmp	r3, #32
 8005dda:	d867      	bhi.n	8005eac <HAL_TIM_ConfigClockSource+0x16c>
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d05c      	beq.n	8005e9a <HAL_TIM_ConfigClockSource+0x15a>
 8005de0:	2b10      	cmp	r3, #16
 8005de2:	d05a      	beq.n	8005e9a <HAL_TIM_ConfigClockSource+0x15a>
 8005de4:	e062      	b.n	8005eac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005df6:	f000 fb3b 	bl	8006470 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	609a      	str	r2, [r3, #8]
      break;
 8005e12:	e04f      	b.n	8005eb4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e24:	f000 fb24 	bl	8006470 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689a      	ldr	r2, [r3, #8]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e36:	609a      	str	r2, [r3, #8]
      break;
 8005e38:	e03c      	b.n	8005eb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e46:	461a      	mov	r2, r3
 8005e48:	f000 fa98 	bl	800637c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2150      	movs	r1, #80	@ 0x50
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 faf1 	bl	800643a <TIM_ITRx_SetConfig>
      break;
 8005e58:	e02c      	b.n	8005eb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e66:	461a      	mov	r2, r3
 8005e68:	f000 fab7 	bl	80063da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2160      	movs	r1, #96	@ 0x60
 8005e72:	4618      	mov	r0, r3
 8005e74:	f000 fae1 	bl	800643a <TIM_ITRx_SetConfig>
      break;
 8005e78:	e01c      	b.n	8005eb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e86:	461a      	mov	r2, r3
 8005e88:	f000 fa78 	bl	800637c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2140      	movs	r1, #64	@ 0x40
 8005e92:	4618      	mov	r0, r3
 8005e94:	f000 fad1 	bl	800643a <TIM_ITRx_SetConfig>
      break;
 8005e98:	e00c      	b.n	8005eb4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	4610      	mov	r0, r2
 8005ea6:	f000 fac8 	bl	800643a <TIM_ITRx_SetConfig>
      break;
 8005eaa:	e003      	b.n	8005eb4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	73fb      	strb	r3, [r7, #15]
      break;
 8005eb0:	e000      	b.n	8005eb4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005eb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3710      	adds	r7, #16
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
	...

08005ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b085      	sub	sp, #20
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a43      	ldr	r2, [pc, #268]	@ (8005ff0 <TIM_Base_SetConfig+0x120>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d013      	beq.n	8005f10 <TIM_Base_SetConfig+0x40>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eee:	d00f      	beq.n	8005f10 <TIM_Base_SetConfig+0x40>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a40      	ldr	r2, [pc, #256]	@ (8005ff4 <TIM_Base_SetConfig+0x124>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d00b      	beq.n	8005f10 <TIM_Base_SetConfig+0x40>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a3f      	ldr	r2, [pc, #252]	@ (8005ff8 <TIM_Base_SetConfig+0x128>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d007      	beq.n	8005f10 <TIM_Base_SetConfig+0x40>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a3e      	ldr	r2, [pc, #248]	@ (8005ffc <TIM_Base_SetConfig+0x12c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d003      	beq.n	8005f10 <TIM_Base_SetConfig+0x40>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4a3d      	ldr	r2, [pc, #244]	@ (8006000 <TIM_Base_SetConfig+0x130>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d108      	bne.n	8005f22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a32      	ldr	r2, [pc, #200]	@ (8005ff0 <TIM_Base_SetConfig+0x120>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d02b      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f30:	d027      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a2f      	ldr	r2, [pc, #188]	@ (8005ff4 <TIM_Base_SetConfig+0x124>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d023      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ff8 <TIM_Base_SetConfig+0x128>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d01f      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a2d      	ldr	r2, [pc, #180]	@ (8005ffc <TIM_Base_SetConfig+0x12c>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d01b      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a2c      	ldr	r2, [pc, #176]	@ (8006000 <TIM_Base_SetConfig+0x130>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d017      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a2b      	ldr	r2, [pc, #172]	@ (8006004 <TIM_Base_SetConfig+0x134>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d013      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a2a      	ldr	r2, [pc, #168]	@ (8006008 <TIM_Base_SetConfig+0x138>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d00f      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a29      	ldr	r2, [pc, #164]	@ (800600c <TIM_Base_SetConfig+0x13c>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d00b      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a28      	ldr	r2, [pc, #160]	@ (8006010 <TIM_Base_SetConfig+0x140>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d007      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a27      	ldr	r2, [pc, #156]	@ (8006014 <TIM_Base_SetConfig+0x144>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d003      	beq.n	8005f82 <TIM_Base_SetConfig+0xb2>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a26      	ldr	r2, [pc, #152]	@ (8006018 <TIM_Base_SetConfig+0x148>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d108      	bne.n	8005f94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	695b      	ldr	r3, [r3, #20]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	689a      	ldr	r2, [r3, #8]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a0e      	ldr	r2, [pc, #56]	@ (8005ff0 <TIM_Base_SetConfig+0x120>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d003      	beq.n	8005fc2 <TIM_Base_SetConfig+0xf2>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a10      	ldr	r2, [pc, #64]	@ (8006000 <TIM_Base_SetConfig+0x130>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d103      	bne.n	8005fca <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	691a      	ldr	r2, [r3, #16]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f043 0204 	orr.w	r2, r3, #4
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	601a      	str	r2, [r3, #0]
}
 8005fe2:	bf00      	nop
 8005fe4:	3714      	adds	r7, #20
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	40010000 	.word	0x40010000
 8005ff4:	40000400 	.word	0x40000400
 8005ff8:	40000800 	.word	0x40000800
 8005ffc:	40000c00 	.word	0x40000c00
 8006000:	40010400 	.word	0x40010400
 8006004:	40014000 	.word	0x40014000
 8006008:	40014400 	.word	0x40014400
 800600c:	40014800 	.word	0x40014800
 8006010:	40001800 	.word	0x40001800
 8006014:	40001c00 	.word	0x40001c00
 8006018:	40002000 	.word	0x40002000

0800601c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a1b      	ldr	r3, [r3, #32]
 8006030:	f023 0201 	bic.w	r2, r3, #1
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800604a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f023 0303 	bic.w	r3, r3, #3
 8006052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f023 0302 	bic.w	r3, r3, #2
 8006064:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	4313      	orrs	r3, r2
 800606e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a20      	ldr	r2, [pc, #128]	@ (80060f4 <TIM_OC1_SetConfig+0xd8>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d003      	beq.n	8006080 <TIM_OC1_SetConfig+0x64>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a1f      	ldr	r2, [pc, #124]	@ (80060f8 <TIM_OC1_SetConfig+0xdc>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d10c      	bne.n	800609a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f023 0308 	bic.w	r3, r3, #8
 8006086:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	697a      	ldr	r2, [r7, #20]
 800608e:	4313      	orrs	r3, r2
 8006090:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	f023 0304 	bic.w	r3, r3, #4
 8006098:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a15      	ldr	r2, [pc, #84]	@ (80060f4 <TIM_OC1_SetConfig+0xd8>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d003      	beq.n	80060aa <TIM_OC1_SetConfig+0x8e>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a14      	ldr	r2, [pc, #80]	@ (80060f8 <TIM_OC1_SetConfig+0xdc>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d111      	bne.n	80060ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	699b      	ldr	r3, [r3, #24]
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	697a      	ldr	r2, [r7, #20]
 80060e6:	621a      	str	r2, [r3, #32]
}
 80060e8:	bf00      	nop
 80060ea:	371c      	adds	r7, #28
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr
 80060f4:	40010000 	.word	0x40010000
 80060f8:	40010400 	.word	0x40010400

080060fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a1b      	ldr	r3, [r3, #32]
 8006110:	f023 0210 	bic.w	r2, r3, #16
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	699b      	ldr	r3, [r3, #24]
 8006122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800612a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006132:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	4313      	orrs	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	f023 0320 	bic.w	r3, r3, #32
 8006146:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	011b      	lsls	r3, r3, #4
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	4313      	orrs	r3, r2
 8006152:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a22      	ldr	r2, [pc, #136]	@ (80061e0 <TIM_OC2_SetConfig+0xe4>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d003      	beq.n	8006164 <TIM_OC2_SetConfig+0x68>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a21      	ldr	r2, [pc, #132]	@ (80061e4 <TIM_OC2_SetConfig+0xe8>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d10d      	bne.n	8006180 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800616a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	011b      	lsls	r3, r3, #4
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	4313      	orrs	r3, r2
 8006176:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800617e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a17      	ldr	r2, [pc, #92]	@ (80061e0 <TIM_OC2_SetConfig+0xe4>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d003      	beq.n	8006190 <TIM_OC2_SetConfig+0x94>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a16      	ldr	r2, [pc, #88]	@ (80061e4 <TIM_OC2_SetConfig+0xe8>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d113      	bne.n	80061b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006196:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800619e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	695b      	ldr	r3, [r3, #20]
 80061a4:	009b      	lsls	r3, r3, #2
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	699b      	ldr	r3, [r3, #24]
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	68fa      	ldr	r2, [r7, #12]
 80061c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	685a      	ldr	r2, [r3, #4]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	697a      	ldr	r2, [r7, #20]
 80061d0:	621a      	str	r2, [r3, #32]
}
 80061d2:	bf00      	nop
 80061d4:	371c      	adds	r7, #28
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	40010000 	.word	0x40010000
 80061e4:	40010400 	.word	0x40010400

080061e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b087      	sub	sp, #28
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a1b      	ldr	r3, [r3, #32]
 80061f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a1b      	ldr	r3, [r3, #32]
 80061fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f023 0303 	bic.w	r3, r3, #3
 800621e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68fa      	ldr	r2, [r7, #12]
 8006226:	4313      	orrs	r3, r2
 8006228:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006230:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	021b      	lsls	r3, r3, #8
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	4313      	orrs	r3, r2
 800623c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a21      	ldr	r2, [pc, #132]	@ (80062c8 <TIM_OC3_SetConfig+0xe0>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d003      	beq.n	800624e <TIM_OC3_SetConfig+0x66>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a20      	ldr	r2, [pc, #128]	@ (80062cc <TIM_OC3_SetConfig+0xe4>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d10d      	bne.n	800626a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006254:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	021b      	lsls	r3, r3, #8
 800625c:	697a      	ldr	r2, [r7, #20]
 800625e:	4313      	orrs	r3, r2
 8006260:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006268:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a16      	ldr	r2, [pc, #88]	@ (80062c8 <TIM_OC3_SetConfig+0xe0>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d003      	beq.n	800627a <TIM_OC3_SetConfig+0x92>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a15      	ldr	r2, [pc, #84]	@ (80062cc <TIM_OC3_SetConfig+0xe4>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d113      	bne.n	80062a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006280:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006288:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	011b      	lsls	r3, r3, #4
 8006290:	693a      	ldr	r2, [r7, #16]
 8006292:	4313      	orrs	r3, r2
 8006294:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	011b      	lsls	r3, r3, #4
 800629c:	693a      	ldr	r2, [r7, #16]
 800629e:	4313      	orrs	r3, r2
 80062a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	693a      	ldr	r2, [r7, #16]
 80062a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	68fa      	ldr	r2, [r7, #12]
 80062ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	685a      	ldr	r2, [r3, #4]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	697a      	ldr	r2, [r7, #20]
 80062ba:	621a      	str	r2, [r3, #32]
}
 80062bc:	bf00      	nop
 80062be:	371c      	adds	r7, #28
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr
 80062c8:	40010000 	.word	0x40010000
 80062cc:	40010400 	.word	0x40010400

080062d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b087      	sub	sp, #28
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a1b      	ldr	r3, [r3, #32]
 80062de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6a1b      	ldr	r3, [r3, #32]
 80062e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	69db      	ldr	r3, [r3, #28]
 80062f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006306:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	021b      	lsls	r3, r3, #8
 800630e:	68fa      	ldr	r2, [r7, #12]
 8006310:	4313      	orrs	r3, r2
 8006312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800631a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	031b      	lsls	r3, r3, #12
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	4313      	orrs	r3, r2
 8006326:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	4a12      	ldr	r2, [pc, #72]	@ (8006374 <TIM_OC4_SetConfig+0xa4>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d003      	beq.n	8006338 <TIM_OC4_SetConfig+0x68>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a11      	ldr	r2, [pc, #68]	@ (8006378 <TIM_OC4_SetConfig+0xa8>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d109      	bne.n	800634c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800633e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	695b      	ldr	r3, [r3, #20]
 8006344:	019b      	lsls	r3, r3, #6
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	4313      	orrs	r3, r2
 800634a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	685a      	ldr	r2, [r3, #4]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	693a      	ldr	r2, [r7, #16]
 8006364:	621a      	str	r2, [r3, #32]
}
 8006366:	bf00      	nop
 8006368:	371c      	adds	r7, #28
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr
 8006372:	bf00      	nop
 8006374:	40010000 	.word	0x40010000
 8006378:	40010400 	.word	0x40010400

0800637c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800637c:	b480      	push	{r7}
 800637e:	b087      	sub	sp, #28
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6a1b      	ldr	r3, [r3, #32]
 800638c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	6a1b      	ldr	r3, [r3, #32]
 8006392:	f023 0201 	bic.w	r2, r3, #1
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	699b      	ldr	r3, [r3, #24]
 800639e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80063a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	011b      	lsls	r3, r3, #4
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	f023 030a 	bic.w	r3, r3, #10
 80063b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80063ba:	697a      	ldr	r2, [r7, #20]
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	4313      	orrs	r3, r2
 80063c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	621a      	str	r2, [r3, #32]
}
 80063ce:	bf00      	nop
 80063d0:	371c      	adds	r7, #28
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr

080063da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063da:	b480      	push	{r7}
 80063dc:	b087      	sub	sp, #28
 80063de:	af00      	add	r7, sp, #0
 80063e0:	60f8      	str	r0, [r7, #12]
 80063e2:	60b9      	str	r1, [r7, #8]
 80063e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	6a1b      	ldr	r3, [r3, #32]
 80063f0:	f023 0210 	bic.w	r2, r3, #16
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	699b      	ldr	r3, [r3, #24]
 80063fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006404:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	031b      	lsls	r3, r3, #12
 800640a:	693a      	ldr	r2, [r7, #16]
 800640c:	4313      	orrs	r3, r2
 800640e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006416:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	011b      	lsls	r3, r3, #4
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	4313      	orrs	r3, r2
 8006420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	693a      	ldr	r2, [r7, #16]
 8006426:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	697a      	ldr	r2, [r7, #20]
 800642c:	621a      	str	r2, [r3, #32]
}
 800642e:	bf00      	nop
 8006430:	371c      	adds	r7, #28
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr

0800643a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800643a:	b480      	push	{r7}
 800643c:	b085      	sub	sp, #20
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
 8006442:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006450:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006452:	683a      	ldr	r2, [r7, #0]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	4313      	orrs	r3, r2
 8006458:	f043 0307 	orr.w	r3, r3, #7
 800645c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	609a      	str	r2, [r3, #8]
}
 8006464:	bf00      	nop
 8006466:	3714      	adds	r7, #20
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006470:	b480      	push	{r7}
 8006472:	b087      	sub	sp, #28
 8006474:	af00      	add	r7, sp, #0
 8006476:	60f8      	str	r0, [r7, #12]
 8006478:	60b9      	str	r1, [r7, #8]
 800647a:	607a      	str	r2, [r7, #4]
 800647c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800648a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	021a      	lsls	r2, r3, #8
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	431a      	orrs	r2, r3
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	4313      	orrs	r3, r2
 8006498:	697a      	ldr	r2, [r7, #20]
 800649a:	4313      	orrs	r3, r2
 800649c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	609a      	str	r2, [r3, #8]
}
 80064a4:	bf00      	nop
 80064a6:	371c      	adds	r7, #28
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b087      	sub	sp, #28
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	60f8      	str	r0, [r7, #12]
 80064b8:	60b9      	str	r1, [r7, #8]
 80064ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	f003 031f 	and.w	r3, r3, #31
 80064c2:	2201      	movs	r2, #1
 80064c4:	fa02 f303 	lsl.w	r3, r2, r3
 80064c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6a1a      	ldr	r2, [r3, #32]
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	43db      	mvns	r3, r3
 80064d2:	401a      	ands	r2, r3
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6a1a      	ldr	r2, [r3, #32]
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	f003 031f 	and.w	r3, r3, #31
 80064e2:	6879      	ldr	r1, [r7, #4]
 80064e4:	fa01 f303 	lsl.w	r3, r1, r3
 80064e8:	431a      	orrs	r2, r3
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	621a      	str	r2, [r3, #32]
}
 80064ee:	bf00      	nop
 80064f0:	371c      	adds	r7, #28
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
	...

080064fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800650c:	2b01      	cmp	r3, #1
 800650e:	d101      	bne.n	8006514 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006510:	2302      	movs	r3, #2
 8006512:	e05a      	b.n	80065ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2202      	movs	r2, #2
 8006520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800653a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	4313      	orrs	r3, r2
 8006544:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a21      	ldr	r2, [pc, #132]	@ (80065d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d022      	beq.n	800659e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006560:	d01d      	beq.n	800659e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a1d      	ldr	r2, [pc, #116]	@ (80065dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d018      	beq.n	800659e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a1b      	ldr	r2, [pc, #108]	@ (80065e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d013      	beq.n	800659e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a1a      	ldr	r2, [pc, #104]	@ (80065e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d00e      	beq.n	800659e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a18      	ldr	r2, [pc, #96]	@ (80065e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d009      	beq.n	800659e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a17      	ldr	r2, [pc, #92]	@ (80065ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d004      	beq.n	800659e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a15      	ldr	r2, [pc, #84]	@ (80065f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d10c      	bne.n	80065b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	68ba      	ldr	r2, [r7, #8]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68ba      	ldr	r2, [r7, #8]
 80065b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3714      	adds	r7, #20
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	40010000 	.word	0x40010000
 80065dc:	40000400 	.word	0x40000400
 80065e0:	40000800 	.word	0x40000800
 80065e4:	40000c00 	.word	0x40000c00
 80065e8:	40010400 	.word	0x40010400
 80065ec:	40014000 	.word	0x40014000
 80065f0:	40001800 	.word	0x40001800

080065f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80065fe:	2300      	movs	r3, #0
 8006600:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006608:	2b01      	cmp	r3, #1
 800660a:	d101      	bne.n	8006610 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800660c:	2302      	movs	r3, #2
 800660e:	e03d      	b.n	800668c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	4313      	orrs	r3, r2
 8006632:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	4313      	orrs	r3, r2
 8006640:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4313      	orrs	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	4313      	orrs	r3, r2
 800665c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	695b      	ldr	r3, [r3, #20]
 8006668:	4313      	orrs	r3, r2
 800666a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	69db      	ldr	r3, [r3, #28]
 8006676:	4313      	orrs	r3, r2
 8006678:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68fa      	ldr	r2, [r7, #12]
 8006680:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	3714      	adds	r7, #20
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d101      	bne.n	80066aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	e042      	b.n	8006730 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d106      	bne.n	80066c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f7fc fe68 	bl	8003394 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2224      	movs	r2, #36	@ 0x24
 80066c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68da      	ldr	r2, [r3, #12]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f001 fa47 	bl	8007b70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	691a      	ldr	r2, [r3, #16]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80066f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	695a      	ldr	r2, [r3, #20]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006700:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006710:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2220      	movs	r2, #32
 800671c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2220      	movs	r2, #32
 8006724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3708      	adds	r7, #8
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b08a      	sub	sp, #40	@ 0x28
 800673c:	af02      	add	r7, sp, #8
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	603b      	str	r3, [r7, #0]
 8006744:	4613      	mov	r3, r2
 8006746:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006748:	2300      	movs	r3, #0
 800674a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006752:	b2db      	uxtb	r3, r3
 8006754:	2b20      	cmp	r3, #32
 8006756:	d175      	bne.n	8006844 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d002      	beq.n	8006764 <HAL_UART_Transmit+0x2c>
 800675e:	88fb      	ldrh	r3, [r7, #6]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d101      	bne.n	8006768 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e06e      	b.n	8006846 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2200      	movs	r2, #0
 800676c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2221      	movs	r2, #33	@ 0x21
 8006772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006776:	f7fd f93b 	bl	80039f0 <HAL_GetTick>
 800677a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	88fa      	ldrh	r2, [r7, #6]
 8006780:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	88fa      	ldrh	r2, [r7, #6]
 8006786:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006790:	d108      	bne.n	80067a4 <HAL_UART_Transmit+0x6c>
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	691b      	ldr	r3, [r3, #16]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d104      	bne.n	80067a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800679a:	2300      	movs	r3, #0
 800679c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	61bb      	str	r3, [r7, #24]
 80067a2:	e003      	b.n	80067ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80067a8:	2300      	movs	r3, #0
 80067aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80067ac:	e02e      	b.n	800680c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	9300      	str	r3, [sp, #0]
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	2200      	movs	r2, #0
 80067b6:	2180      	movs	r1, #128	@ 0x80
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f000 fede 	bl	800757a <UART_WaitOnFlagUntilTimeout>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d005      	beq.n	80067d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2220      	movs	r2, #32
 80067c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80067cc:	2303      	movs	r3, #3
 80067ce:	e03a      	b.n	8006846 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d10b      	bne.n	80067ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	881b      	ldrh	r3, [r3, #0]
 80067da:	461a      	mov	r2, r3
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80067e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	3302      	adds	r3, #2
 80067ea:	61bb      	str	r3, [r7, #24]
 80067ec:	e007      	b.n	80067fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80067ee:	69fb      	ldr	r3, [r7, #28]
 80067f0:	781a      	ldrb	r2, [r3, #0]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	3301      	adds	r3, #1
 80067fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006802:	b29b      	uxth	r3, r3
 8006804:	3b01      	subs	r3, #1
 8006806:	b29a      	uxth	r2, r3
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006810:	b29b      	uxth	r3, r3
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1cb      	bne.n	80067ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	2200      	movs	r2, #0
 800681e:	2140      	movs	r1, #64	@ 0x40
 8006820:	68f8      	ldr	r0, [r7, #12]
 8006822:	f000 feaa 	bl	800757a <UART_WaitOnFlagUntilTimeout>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d005      	beq.n	8006838 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2220      	movs	r2, #32
 8006830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006834:	2303      	movs	r3, #3
 8006836:	e006      	b.n	8006846 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2220      	movs	r2, #32
 800683c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006840:	2300      	movs	r3, #0
 8006842:	e000      	b.n	8006846 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006844:	2302      	movs	r3, #2
  }
}
 8006846:	4618      	mov	r0, r3
 8006848:	3720      	adds	r7, #32
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800684e:	b480      	push	{r7}
 8006850:	b085      	sub	sp, #20
 8006852:	af00      	add	r7, sp, #0
 8006854:	60f8      	str	r0, [r7, #12]
 8006856:	60b9      	str	r1, [r7, #8]
 8006858:	4613      	mov	r3, r2
 800685a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006862:	b2db      	uxtb	r3, r3
 8006864:	2b20      	cmp	r3, #32
 8006866:	d121      	bne.n	80068ac <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d002      	beq.n	8006874 <HAL_UART_Transmit_IT+0x26>
 800686e:	88fb      	ldrh	r3, [r7, #6]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d101      	bne.n	8006878 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e01a      	b.n	80068ae <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	68ba      	ldr	r2, [r7, #8]
 800687c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	88fa      	ldrh	r2, [r7, #6]
 8006882:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	88fa      	ldrh	r2, [r7, #6]
 8006888:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2221      	movs	r2, #33	@ 0x21
 8006894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	68da      	ldr	r2, [r3, #12]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80068a6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80068a8:	2300      	movs	r3, #0
 80068aa:	e000      	b.n	80068ae <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80068ac:	2302      	movs	r3, #2
  }
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3714      	adds	r7, #20
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr

080068ba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b084      	sub	sp, #16
 80068be:	af00      	add	r7, sp, #0
 80068c0:	60f8      	str	r0, [r7, #12]
 80068c2:	60b9      	str	r1, [r7, #8]
 80068c4:	4613      	mov	r3, r2
 80068c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80068ce:	b2db      	uxtb	r3, r3
 80068d0:	2b20      	cmp	r3, #32
 80068d2:	d112      	bne.n	80068fa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d002      	beq.n	80068e0 <HAL_UART_Receive_IT+0x26>
 80068da:	88fb      	ldrh	r3, [r7, #6]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d101      	bne.n	80068e4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e00b      	b.n	80068fc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2200      	movs	r2, #0
 80068e8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80068ea:	88fb      	ldrh	r3, [r7, #6]
 80068ec:	461a      	mov	r2, r3
 80068ee:	68b9      	ldr	r1, [r7, #8]
 80068f0:	68f8      	ldr	r0, [r7, #12]
 80068f2:	f000 fe9b 	bl	800762c <UART_Start_Receive_IT>
 80068f6:	4603      	mov	r3, r0
 80068f8:	e000      	b.n	80068fc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80068fa:	2302      	movs	r3, #2
  }
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3710      	adds	r7, #16
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b08c      	sub	sp, #48	@ 0x30
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	4613      	mov	r3, r2
 8006910:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006918:	b2db      	uxtb	r3, r3
 800691a:	2b20      	cmp	r3, #32
 800691c:	d162      	bne.n	80069e4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d002      	beq.n	800692a <HAL_UART_Transmit_DMA+0x26>
 8006924:	88fb      	ldrh	r3, [r7, #6]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d101      	bne.n	800692e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e05b      	b.n	80069e6 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800692e:	68ba      	ldr	r2, [r7, #8]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	88fa      	ldrh	r2, [r7, #6]
 8006938:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	88fa      	ldrh	r2, [r7, #6]
 800693e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2221      	movs	r2, #33	@ 0x21
 800694a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006952:	4a27      	ldr	r2, [pc, #156]	@ (80069f0 <HAL_UART_Transmit_DMA+0xec>)
 8006954:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800695a:	4a26      	ldr	r2, [pc, #152]	@ (80069f4 <HAL_UART_Transmit_DMA+0xf0>)
 800695c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006962:	4a25      	ldr	r2, [pc, #148]	@ (80069f8 <HAL_UART_Transmit_DMA+0xf4>)
 8006964:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800696a:	2200      	movs	r2, #0
 800696c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800696e:	f107 0308 	add.w	r3, r7, #8
 8006972:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800697a:	6819      	ldr	r1, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3304      	adds	r3, #4
 8006982:	461a      	mov	r2, r3
 8006984:	88fb      	ldrh	r3, [r7, #6]
 8006986:	f7fd fe23 	bl	80045d0 <HAL_DMA_Start_IT>
 800698a:	4603      	mov	r3, r0
 800698c:	2b00      	cmp	r3, #0
 800698e:	d008      	beq.n	80069a2 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2210      	movs	r2, #16
 8006994:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2220      	movs	r2, #32
 800699a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e021      	b.n	80069e6 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80069aa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	3314      	adds	r3, #20
 80069b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	e853 3f00 	ldrex	r3, [r3]
 80069ba:	617b      	str	r3, [r7, #20]
   return(result);
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	3314      	adds	r3, #20
 80069ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069cc:	627a      	str	r2, [r7, #36]	@ 0x24
 80069ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d0:	6a39      	ldr	r1, [r7, #32]
 80069d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069d4:	e841 2300 	strex	r3, r2, [r1]
 80069d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1e5      	bne.n	80069ac <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80069e0:	2300      	movs	r3, #0
 80069e2:	e000      	b.n	80069e6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80069e4:	2302      	movs	r3, #2
  }
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3730      	adds	r7, #48	@ 0x30
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	080072c9 	.word	0x080072c9
 80069f4:	08007363 	.word	0x08007363
 80069f8:	080074e7 	.word	0x080074e7

080069fc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	4613      	mov	r3, r2
 8006a08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	2b20      	cmp	r3, #32
 8006a14:	d112      	bne.n	8006a3c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d002      	beq.n	8006a22 <HAL_UART_Receive_DMA+0x26>
 8006a1c:	88fb      	ldrh	r3, [r7, #6]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d101      	bne.n	8006a26 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e00b      	b.n	8006a3e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006a2c:	88fb      	ldrh	r3, [r7, #6]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	68b9      	ldr	r1, [r7, #8]
 8006a32:	68f8      	ldr	r0, [r7, #12]
 8006a34:	f000 fe34 	bl	80076a0 <UART_Start_Receive_DMA>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	e000      	b.n	8006a3e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006a3c:	2302      	movs	r3, #2
  }
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3710      	adds	r7, #16
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}

08006a46 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8006a46:	b580      	push	{r7, lr}
 8006a48:	b088      	sub	sp, #32
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	60f8      	str	r0, [r7, #12]
 8006a4e:	60b9      	str	r1, [r7, #8]
 8006a50:	603b      	str	r3, [r7, #0]
 8006a52:	4613      	mov	r3, r2
 8006a54:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b20      	cmp	r3, #32
 8006a60:	f040 80c0 	bne.w	8006be4 <HAL_UARTEx_ReceiveToIdle+0x19e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d002      	beq.n	8006a70 <HAL_UARTEx_ReceiveToIdle+0x2a>
 8006a6a:	88fb      	ldrh	r3, [r7, #6]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d101      	bne.n	8006a74 <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e0b8      	b.n	8006be6 <HAL_UARTEx_ReceiveToIdle+0x1a0>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2200      	movs	r2, #0
 8006a78:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2222      	movs	r2, #34	@ 0x22
 8006a7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2201      	movs	r2, #1
 8006a86:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a8e:	f7fc ffaf 	bl	80039f0 <HAL_GetTick>
 8006a92:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	88fa      	ldrh	r2, [r7, #6]
 8006a98:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	88fa      	ldrh	r2, [r7, #6]
 8006a9e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aa8:	d108      	bne.n	8006abc <HAL_UARTEx_ReceiveToIdle+0x76>
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d104      	bne.n	8006abc <HAL_UARTEx_ReceiveToIdle+0x76>
    {
      pdata8bits  = NULL;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	61bb      	str	r3, [r7, #24]
 8006aba:	e003      	b.n	8006ac4 <HAL_UARTEx_ReceiveToIdle+0x7e>
    }
    else
    {
      pdata8bits  = pData;
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006aca:	e077      	b.n	8006bbc <HAL_UARTEx_ReceiveToIdle+0x176>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 0310 	and.w	r3, r3, #16
 8006ad6:	2b10      	cmp	r3, #16
 8006ad8:	d117      	bne.n	8006b0a <HAL_UARTEx_ReceiveToIdle+0xc4>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ada:	2300      	movs	r3, #0
 8006adc:	613b      	str	r3, [r7, #16]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	613b      	str	r3, [r7, #16]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	613b      	str	r3, [r7, #16]
 8006aee:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	881b      	ldrh	r3, [r3, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d008      	beq.n	8006b0a <HAL_UARTEx_ReceiveToIdle+0xc4>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2202      	movs	r2, #2
 8006afc:	635a      	str	r2, [r3, #52]	@ 0x34
          huart->RxState = HAL_UART_STATE_READY;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2220      	movs	r2, #32
 8006b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          return HAL_OK;
 8006b06:	2300      	movs	r3, #0
 8006b08:	e06d      	b.n	8006be6 <HAL_UARTEx_ReceiveToIdle+0x1a0>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0320 	and.w	r3, r3, #32
 8006b14:	2b20      	cmp	r3, #32
 8006b16:	d13c      	bne.n	8006b92 <HAL_UARTEx_ReceiveToIdle+0x14c>
      {
        if (pdata8bits == NULL)
 8006b18:	69fb      	ldr	r3, [r7, #28]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10c      	bne.n	8006b38 <HAL_UARTEx_ReceiveToIdle+0xf2>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b2a:	b29a      	uxth	r2, r3
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8006b30:	69bb      	ldr	r3, [r7, #24]
 8006b32:	3302      	adds	r3, #2
 8006b34:	61bb      	str	r3, [r7, #24]
 8006b36:	e01f      	b.n	8006b78 <HAL_UARTEx_ReceiveToIdle+0x132>
        }
        else
        {
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b40:	d007      	beq.n	8006b52 <HAL_UARTEx_ReceiveToIdle+0x10c>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10a      	bne.n	8006b60 <HAL_UARTEx_ReceiveToIdle+0x11a>
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d106      	bne.n	8006b60 <HAL_UARTEx_ReceiveToIdle+0x11a>
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	b2da      	uxtb	r2, r3
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	701a      	strb	r2, [r3, #0]
 8006b5e:	e008      	b.n	8006b72 <HAL_UARTEx_ReceiveToIdle+0x12c>
          }
          else
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b6c:	b2da      	uxtb	r2, r3
 8006b6e:	69fb      	ldr	r3, [r7, #28]
 8006b70:	701a      	strb	r2, [r3, #0]
          }

          pdata8bits++;
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	3301      	adds	r3, #1
 8006b76:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	881b      	ldrh	r3, [r3, #0]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	b29a      	uxth	r2, r3
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	3b01      	subs	r3, #1
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	85da      	strh	r2, [r3, #46]	@ 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b98:	d010      	beq.n	8006bbc <HAL_UARTEx_ReceiveToIdle+0x176>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006b9a:	f7fc ff29 	bl	80039f0 <HAL_GetTick>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	1ad3      	subs	r3, r2, r3
 8006ba4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d302      	bcc.n	8006bb0 <HAL_UARTEx_ReceiveToIdle+0x16a>
 8006baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d105      	bne.n	8006bbc <HAL_UARTEx_ReceiveToIdle+0x176>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          return HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e014      	b.n	8006be6 <HAL_UARTEx_ReceiveToIdle+0x1a0>
    while (huart->RxXferCount > 0U)
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d182      	bne.n	8006acc <HAL_UARTEx_ReceiveToIdle+0x86>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	1ad3      	subs	r3, r2, r3
 8006bd2:	b29a      	uxth	r2, r3
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006be0:	2300      	movs	r3, #0
 8006be2:	e000      	b.n	8006be6 <HAL_UARTEx_ReceiveToIdle+0x1a0>
  }
  else
  {
    return HAL_BUSY;
 8006be4:	2302      	movs	r3, #2
  }
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3720      	adds	r7, #32
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}

08006bee <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b09a      	sub	sp, #104	@ 0x68
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	330c      	adds	r3, #12
 8006bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c00:	e853 3f00 	ldrex	r3, [r3]
 8006c04:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006c06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c0c:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	330c      	adds	r3, #12
 8006c14:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006c16:	657a      	str	r2, [r7, #84]	@ 0x54
 8006c18:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006c1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006c1e:	e841 2300 	strex	r3, r2, [r1]
 8006c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006c24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1e5      	bne.n	8006bf6 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	3314      	adds	r3, #20
 8006c30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c34:	e853 3f00 	ldrex	r3, [r3]
 8006c38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c3c:	f023 0301 	bic.w	r3, r3, #1
 8006c40:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	3314      	adds	r3, #20
 8006c48:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006c4a:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c52:	e841 2300 	strex	r3, r2, [r1]
 8006c56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d1e5      	bne.n	8006c2a <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d119      	bne.n	8006c9a <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	330c      	adds	r3, #12
 8006c6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	e853 3f00 	ldrex	r3, [r3]
 8006c74:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c76:	69fb      	ldr	r3, [r7, #28]
 8006c78:	f023 0310 	bic.w	r3, r3, #16
 8006c7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	330c      	adds	r3, #12
 8006c84:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006c86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c88:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c8e:	e841 2300 	strex	r3, r2, [r1]
 8006c92:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1e5      	bne.n	8006c66 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	695b      	ldr	r3, [r3, #20]
 8006ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca4:	2b40      	cmp	r3, #64	@ 0x40
 8006ca6:	d136      	bne.n	8006d16 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	3314      	adds	r3, #20
 8006cae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	e853 3f00 	ldrex	r3, [r3]
 8006cb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	3314      	adds	r3, #20
 8006cc6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006cc8:	61ba      	str	r2, [r7, #24]
 8006cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ccc:	6979      	ldr	r1, [r7, #20]
 8006cce:	69ba      	ldr	r2, [r7, #24]
 8006cd0:	e841 2300 	strex	r3, r2, [r1]
 8006cd4:	613b      	str	r3, [r7, #16]
   return(result);
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d1e5      	bne.n	8006ca8 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d018      	beq.n	8006d16 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ce8:	2200      	movs	r2, #0
 8006cea:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fd fcc5 	bl	8004680 <HAL_DMA_Abort>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00c      	beq.n	8006d16 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d00:	4618      	mov	r0, r3
 8006d02:	f7fd fed9 	bl	8004ab8 <HAL_DMA_GetError>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b20      	cmp	r3, #32
 8006d0a:	d104      	bne.n	8006d16 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2210      	movs	r2, #16
 8006d10:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e00a      	b.n	8006d2c <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2220      	movs	r2, #32
 8006d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3768      	adds	r7, #104	@ 0x68
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b0ba      	sub	sp, #232	@ 0xe8
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006d60:	2300      	movs	r3, #0
 8006d62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d6a:	f003 030f 	and.w	r3, r3, #15
 8006d6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006d72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d10f      	bne.n	8006d9a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d7e:	f003 0320 	and.w	r3, r3, #32
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d009      	beq.n	8006d9a <HAL_UART_IRQHandler+0x66>
 8006d86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d8a:	f003 0320 	and.w	r3, r3, #32
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d003      	beq.n	8006d9a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 fe2e 	bl	80079f4 <UART_Receive_IT>
      return;
 8006d98:	e273      	b.n	8007282 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	f000 80de 	beq.w	8006f60 <HAL_UART_IRQHandler+0x22c>
 8006da4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d106      	bne.n	8006dbe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006db4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f000 80d1 	beq.w	8006f60 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dc2:	f003 0301 	and.w	r3, r3, #1
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00b      	beq.n	8006de2 <HAL_UART_IRQHandler+0xae>
 8006dca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d005      	beq.n	8006de2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dda:	f043 0201 	orr.w	r2, r3, #1
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006de6:	f003 0304 	and.w	r3, r3, #4
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00b      	beq.n	8006e06 <HAL_UART_IRQHandler+0xd2>
 8006dee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006df2:	f003 0301 	and.w	r3, r3, #1
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d005      	beq.n	8006e06 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dfe:	f043 0202 	orr.w	r2, r3, #2
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00b      	beq.n	8006e2a <HAL_UART_IRQHandler+0xf6>
 8006e12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e16:	f003 0301 	and.w	r3, r3, #1
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d005      	beq.n	8006e2a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e22:	f043 0204 	orr.w	r2, r3, #4
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e2e:	f003 0308 	and.w	r3, r3, #8
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d011      	beq.n	8006e5a <HAL_UART_IRQHandler+0x126>
 8006e36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e3a:	f003 0320 	and.w	r3, r3, #32
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d105      	bne.n	8006e4e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d005      	beq.n	8006e5a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e52:	f043 0208 	orr.w	r2, r3, #8
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	f000 820a 	beq.w	8007278 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e68:	f003 0320 	and.w	r3, r3, #32
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d008      	beq.n	8006e82 <HAL_UART_IRQHandler+0x14e>
 8006e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e74:	f003 0320 	and.w	r3, r3, #32
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d002      	beq.n	8006e82 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fdb9 	bl	80079f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	695b      	ldr	r3, [r3, #20]
 8006e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e8c:	2b40      	cmp	r3, #64	@ 0x40
 8006e8e:	bf0c      	ite	eq
 8006e90:	2301      	moveq	r3, #1
 8006e92:	2300      	movne	r3, #0
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e9e:	f003 0308 	and.w	r3, r3, #8
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d103      	bne.n	8006eae <HAL_UART_IRQHandler+0x17a>
 8006ea6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d04f      	beq.n	8006f4e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 fcc4 	bl	800783c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ebe:	2b40      	cmp	r3, #64	@ 0x40
 8006ec0:	d141      	bne.n	8006f46 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	3314      	adds	r3, #20
 8006ec8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ecc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006ed0:	e853 3f00 	ldrex	r3, [r3]
 8006ed4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006ed8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006edc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ee0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	3314      	adds	r3, #20
 8006eea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006eee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006ef2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006efa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006efe:	e841 2300 	strex	r3, r2, [r1]
 8006f02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006f06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1d9      	bne.n	8006ec2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d013      	beq.n	8006f3e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f1a:	4a8a      	ldr	r2, [pc, #552]	@ (8007144 <HAL_UART_IRQHandler+0x410>)
 8006f1c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7fd fc1c 	bl	8004760 <HAL_DMA_Abort_IT>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d016      	beq.n	8006f5c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006f38:	4610      	mov	r0, r2
 8006f3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f3c:	e00e      	b.n	8006f5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f7fc f862 	bl	8003008 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f44:	e00a      	b.n	8006f5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f7fc f85e 	bl	8003008 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f4c:	e006      	b.n	8006f5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f7fc f85a 	bl	8003008 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006f5a:	e18d      	b.n	8007278 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f5c:	bf00      	nop
    return;
 8006f5e:	e18b      	b.n	8007278 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	f040 8167 	bne.w	8007238 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f6e:	f003 0310 	and.w	r3, r3, #16
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	f000 8160 	beq.w	8007238 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f7c:	f003 0310 	and.w	r3, r3, #16
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f000 8159 	beq.w	8007238 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f86:	2300      	movs	r3, #0
 8006f88:	60bb      	str	r3, [r7, #8]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	60bb      	str	r3, [r7, #8]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	60bb      	str	r3, [r7, #8]
 8006f9a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fa6:	2b40      	cmp	r3, #64	@ 0x40
 8006fa8:	f040 80ce 	bne.w	8007148 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006fb8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f000 80a9 	beq.w	8007114 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006fc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	f080 80a2 	bcs.w	8007114 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006fd6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fdc:	69db      	ldr	r3, [r3, #28]
 8006fde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fe2:	f000 8088 	beq.w	80070f6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	330c      	adds	r3, #12
 8006fec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ff4:	e853 3f00 	ldrex	r3, [r3]
 8006ff8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006ffc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007000:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007004:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	330c      	adds	r3, #12
 800700e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007012:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007016:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800701e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007022:	e841 2300 	strex	r3, r2, [r1]
 8007026:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800702a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1d9      	bne.n	8006fe6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	3314      	adds	r3, #20
 8007038:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800703c:	e853 3f00 	ldrex	r3, [r3]
 8007040:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007042:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007044:	f023 0301 	bic.w	r3, r3, #1
 8007048:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	3314      	adds	r3, #20
 8007052:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007056:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800705a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800705e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007062:	e841 2300 	strex	r3, r2, [r1]
 8007066:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007068:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1e1      	bne.n	8007032 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	3314      	adds	r3, #20
 8007074:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007076:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007078:	e853 3f00 	ldrex	r3, [r3]
 800707c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800707e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007080:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007084:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3314      	adds	r3, #20
 800708e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007092:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007094:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007096:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007098:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800709a:	e841 2300 	strex	r3, r2, [r1]
 800709e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80070a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1e3      	bne.n	800706e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2220      	movs	r2, #32
 80070aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	330c      	adds	r3, #12
 80070ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070be:	e853 3f00 	ldrex	r3, [r3]
 80070c2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80070c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070c6:	f023 0310 	bic.w	r3, r3, #16
 80070ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	330c      	adds	r3, #12
 80070d4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80070d8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80070da:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80070de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80070e0:	e841 2300 	strex	r3, r2, [r1]
 80070e4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80070e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1e3      	bne.n	80070b4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070f0:	4618      	mov	r0, r3
 80070f2:	f7fd fac5 	bl	8004680 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2202      	movs	r2, #2
 80070fa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007104:	b29b      	uxth	r3, r3
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	b29b      	uxth	r3, r3
 800710a:	4619      	mov	r1, r3
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f8cf 	bl	80072b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007112:	e0b3      	b.n	800727c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007118:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800711c:	429a      	cmp	r2, r3
 800711e:	f040 80ad 	bne.w	800727c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007126:	69db      	ldr	r3, [r3, #28]
 8007128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800712c:	f040 80a6 	bne.w	800727c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2202      	movs	r2, #2
 8007134:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800713a:	4619      	mov	r1, r3
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 f8b7 	bl	80072b0 <HAL_UARTEx_RxEventCallback>
      return;
 8007142:	e09b      	b.n	800727c <HAL_UART_IRQHandler+0x548>
 8007144:	08007903 	.word	0x08007903
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007150:	b29b      	uxth	r3, r3
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800715c:	b29b      	uxth	r3, r3
 800715e:	2b00      	cmp	r3, #0
 8007160:	f000 808e 	beq.w	8007280 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007164:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007168:	2b00      	cmp	r3, #0
 800716a:	f000 8089 	beq.w	8007280 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	330c      	adds	r3, #12
 8007174:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007178:	e853 3f00 	ldrex	r3, [r3]
 800717c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800717e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007180:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007184:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	330c      	adds	r3, #12
 800718e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007192:	647a      	str	r2, [r7, #68]	@ 0x44
 8007194:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007196:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007198:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800719a:	e841 2300 	strex	r3, r2, [r1]
 800719e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1e3      	bne.n	800716e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	3314      	adds	r3, #20
 80071ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b0:	e853 3f00 	ldrex	r3, [r3]
 80071b4:	623b      	str	r3, [r7, #32]
   return(result);
 80071b6:	6a3b      	ldr	r3, [r7, #32]
 80071b8:	f023 0301 	bic.w	r3, r3, #1
 80071bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	3314      	adds	r3, #20
 80071c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80071ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80071cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071d2:	e841 2300 	strex	r3, r2, [r1]
 80071d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1e3      	bne.n	80071a6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2220      	movs	r2, #32
 80071e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	330c      	adds	r3, #12
 80071f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	e853 3f00 	ldrex	r3, [r3]
 80071fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f023 0310 	bic.w	r3, r3, #16
 8007202:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	330c      	adds	r3, #12
 800720c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007210:	61fa      	str	r2, [r7, #28]
 8007212:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007214:	69b9      	ldr	r1, [r7, #24]
 8007216:	69fa      	ldr	r2, [r7, #28]
 8007218:	e841 2300 	strex	r3, r2, [r1]
 800721c:	617b      	str	r3, [r7, #20]
   return(result);
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d1e3      	bne.n	80071ec <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2202      	movs	r2, #2
 8007228:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800722a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800722e:	4619      	mov	r1, r3
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 f83d 	bl	80072b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007236:	e023      	b.n	8007280 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800723c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007240:	2b00      	cmp	r3, #0
 8007242:	d009      	beq.n	8007258 <HAL_UART_IRQHandler+0x524>
 8007244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800724c:	2b00      	cmp	r3, #0
 800724e:	d003      	beq.n	8007258 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 fb67 	bl	8007924 <UART_Transmit_IT>
    return;
 8007256:	e014      	b.n	8007282 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800725c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00e      	beq.n	8007282 <HAL_UART_IRQHandler+0x54e>
 8007264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800726c:	2b00      	cmp	r3, #0
 800726e:	d008      	beq.n	8007282 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 fba7 	bl	80079c4 <UART_EndTransmit_IT>
    return;
 8007276:	e004      	b.n	8007282 <HAL_UART_IRQHandler+0x54e>
    return;
 8007278:	bf00      	nop
 800727a:	e002      	b.n	8007282 <HAL_UART_IRQHandler+0x54e>
      return;
 800727c:	bf00      	nop
 800727e:	e000      	b.n	8007282 <HAL_UART_IRQHandler+0x54e>
      return;
 8007280:	bf00      	nop
  }
}
 8007282:	37e8      	adds	r7, #232	@ 0xe8
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007290:	bf00      	nop
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr

0800729c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80072a4:	bf00      	nop
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	460b      	mov	r3, r1
 80072ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072bc:	bf00      	nop
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b090      	sub	sp, #64	@ 0x40
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d137      	bne.n	8007354 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80072e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072e6:	2200      	movs	r2, #0
 80072e8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80072ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	3314      	adds	r3, #20
 80072f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f4:	e853 3f00 	ldrex	r3, [r3]
 80072f8:	623b      	str	r3, [r7, #32]
   return(result);
 80072fa:	6a3b      	ldr	r3, [r7, #32]
 80072fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007300:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	3314      	adds	r3, #20
 8007308:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800730a:	633a      	str	r2, [r7, #48]	@ 0x30
 800730c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800730e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007310:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007312:	e841 2300 	strex	r3, r2, [r1]
 8007316:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1e5      	bne.n	80072ea <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800731e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	330c      	adds	r3, #12
 8007324:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	e853 3f00 	ldrex	r3, [r3]
 800732c:	60fb      	str	r3, [r7, #12]
   return(result);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007334:	637b      	str	r3, [r7, #52]	@ 0x34
 8007336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	330c      	adds	r3, #12
 800733c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800733e:	61fa      	str	r2, [r7, #28]
 8007340:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007342:	69b9      	ldr	r1, [r7, #24]
 8007344:	69fa      	ldr	r2, [r7, #28]
 8007346:	e841 2300 	strex	r3, r2, [r1]
 800734a:	617b      	str	r3, [r7, #20]
   return(result);
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1e5      	bne.n	800731e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007352:	e002      	b.n	800735a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007354:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007356:	f7fb fe1b 	bl	8002f90 <HAL_UART_TxCpltCallback>
}
 800735a:	bf00      	nop
 800735c:	3740      	adds	r7, #64	@ 0x40
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007362:	b580      	push	{r7, lr}
 8007364:	b084      	sub	sp, #16
 8007366:	af00      	add	r7, sp, #0
 8007368:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800736e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007370:	68f8      	ldr	r0, [r7, #12]
 8007372:	f7ff ff89 	bl	8007288 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007376:	bf00      	nop
 8007378:	3710      	adds	r7, #16
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b09c      	sub	sp, #112	@ 0x70
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800738a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007396:	2b00      	cmp	r3, #0
 8007398:	d172      	bne.n	8007480 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800739a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800739c:	2200      	movs	r2, #0
 800739e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	330c      	adds	r3, #12
 80073a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073aa:	e853 3f00 	ldrex	r3, [r3]
 80073ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073b6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	330c      	adds	r3, #12
 80073be:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80073c0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80073c2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80073c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073c8:	e841 2300 	strex	r3, r2, [r1]
 80073cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80073ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1e5      	bne.n	80073a0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	3314      	adds	r3, #20
 80073da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073de:	e853 3f00 	ldrex	r3, [r3]
 80073e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073e6:	f023 0301 	bic.w	r3, r3, #1
 80073ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80073ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	3314      	adds	r3, #20
 80073f2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80073f4:	647a      	str	r2, [r7, #68]	@ 0x44
 80073f6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073fc:	e841 2300 	strex	r3, r2, [r1]
 8007400:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007404:	2b00      	cmp	r3, #0
 8007406:	d1e5      	bne.n	80073d4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007408:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	3314      	adds	r3, #20
 800740e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007412:	e853 3f00 	ldrex	r3, [r3]
 8007416:	623b      	str	r3, [r7, #32]
   return(result);
 8007418:	6a3b      	ldr	r3, [r7, #32]
 800741a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800741e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	3314      	adds	r3, #20
 8007426:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007428:	633a      	str	r2, [r7, #48]	@ 0x30
 800742a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800742e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007430:	e841 2300 	strex	r3, r2, [r1]
 8007434:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1e5      	bne.n	8007408 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800743c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800743e:	2220      	movs	r2, #32
 8007440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007448:	2b01      	cmp	r3, #1
 800744a:	d119      	bne.n	8007480 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800744c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	330c      	adds	r3, #12
 8007452:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	e853 3f00 	ldrex	r3, [r3]
 800745a:	60fb      	str	r3, [r7, #12]
   return(result);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f023 0310 	bic.w	r3, r3, #16
 8007462:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007464:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	330c      	adds	r3, #12
 800746a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800746c:	61fa      	str	r2, [r7, #28]
 800746e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007470:	69b9      	ldr	r1, [r7, #24]
 8007472:	69fa      	ldr	r2, [r7, #28]
 8007474:	e841 2300 	strex	r3, r2, [r1]
 8007478:	617b      	str	r3, [r7, #20]
   return(result);
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d1e5      	bne.n	800744c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007480:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007482:	2200      	movs	r2, #0
 8007484:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007486:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800748a:	2b01      	cmp	r3, #1
 800748c:	d106      	bne.n	800749c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800748e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007490:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007492:	4619      	mov	r1, r3
 8007494:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007496:	f7ff ff0b 	bl	80072b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800749a:	e002      	b.n	80074a2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800749c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800749e:	f7fb fd97 	bl	8002fd0 <HAL_UART_RxCpltCallback>
}
 80074a2:	bf00      	nop
 80074a4:	3770      	adds	r7, #112	@ 0x70
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}

080074aa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074aa:	b580      	push	{r7, lr}
 80074ac:	b084      	sub	sp, #16
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2201      	movs	r2, #1
 80074bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d108      	bne.n	80074d8 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80074ca:	085b      	lsrs	r3, r3, #1
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	4619      	mov	r1, r3
 80074d0:	68f8      	ldr	r0, [r7, #12]
 80074d2:	f7ff feed 	bl	80072b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074d6:	e002      	b.n	80074de <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80074d8:	68f8      	ldr	r0, [r7, #12]
 80074da:	f7ff fedf 	bl	800729c <HAL_UART_RxHalfCpltCallback>
}
 80074de:	bf00      	nop
 80074e0:	3710      	adds	r7, #16
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}

080074e6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b084      	sub	sp, #16
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80074ee:	2300      	movs	r3, #0
 80074f0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	695b      	ldr	r3, [r3, #20]
 80074fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007502:	2b80      	cmp	r3, #128	@ 0x80
 8007504:	bf0c      	ite	eq
 8007506:	2301      	moveq	r3, #1
 8007508:	2300      	movne	r3, #0
 800750a:	b2db      	uxtb	r3, r3
 800750c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007514:	b2db      	uxtb	r3, r3
 8007516:	2b21      	cmp	r3, #33	@ 0x21
 8007518:	d108      	bne.n	800752c <UART_DMAError+0x46>
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d005      	beq.n	800752c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	2200      	movs	r2, #0
 8007524:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007526:	68b8      	ldr	r0, [r7, #8]
 8007528:	f000 f960 	bl	80077ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	695b      	ldr	r3, [r3, #20]
 8007532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007536:	2b40      	cmp	r3, #64	@ 0x40
 8007538:	bf0c      	ite	eq
 800753a:	2301      	moveq	r3, #1
 800753c:	2300      	movne	r3, #0
 800753e:	b2db      	uxtb	r3, r3
 8007540:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007548:	b2db      	uxtb	r3, r3
 800754a:	2b22      	cmp	r3, #34	@ 0x22
 800754c:	d108      	bne.n	8007560 <UART_DMAError+0x7a>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d005      	beq.n	8007560 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	2200      	movs	r2, #0
 8007558:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800755a:	68b8      	ldr	r0, [r7, #8]
 800755c:	f000 f96e 	bl	800783c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007564:	f043 0210 	orr.w	r2, r3, #16
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800756c:	68b8      	ldr	r0, [r7, #8]
 800756e:	f7fb fd4b 	bl	8003008 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007572:	bf00      	nop
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800757a:	b580      	push	{r7, lr}
 800757c:	b086      	sub	sp, #24
 800757e:	af00      	add	r7, sp, #0
 8007580:	60f8      	str	r0, [r7, #12]
 8007582:	60b9      	str	r1, [r7, #8]
 8007584:	603b      	str	r3, [r7, #0]
 8007586:	4613      	mov	r3, r2
 8007588:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800758a:	e03b      	b.n	8007604 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800758c:	6a3b      	ldr	r3, [r7, #32]
 800758e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007592:	d037      	beq.n	8007604 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007594:	f7fc fa2c 	bl	80039f0 <HAL_GetTick>
 8007598:	4602      	mov	r2, r0
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	1ad3      	subs	r3, r2, r3
 800759e:	6a3a      	ldr	r2, [r7, #32]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d302      	bcc.n	80075aa <UART_WaitOnFlagUntilTimeout+0x30>
 80075a4:	6a3b      	ldr	r3, [r7, #32]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075aa:	2303      	movs	r3, #3
 80075ac:	e03a      	b.n	8007624 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	68db      	ldr	r3, [r3, #12]
 80075b4:	f003 0304 	and.w	r3, r3, #4
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d023      	beq.n	8007604 <UART_WaitOnFlagUntilTimeout+0x8a>
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	2b80      	cmp	r3, #128	@ 0x80
 80075c0:	d020      	beq.n	8007604 <UART_WaitOnFlagUntilTimeout+0x8a>
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	2b40      	cmp	r3, #64	@ 0x40
 80075c6:	d01d      	beq.n	8007604 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f003 0308 	and.w	r3, r3, #8
 80075d2:	2b08      	cmp	r3, #8
 80075d4:	d116      	bne.n	8007604 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80075d6:	2300      	movs	r3, #0
 80075d8:	617b      	str	r3, [r7, #20]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	617b      	str	r3, [r7, #20]
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	617b      	str	r3, [r7, #20]
 80075ea:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075ec:	68f8      	ldr	r0, [r7, #12]
 80075ee:	f000 f925 	bl	800783c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2208      	movs	r2, #8
 80075f6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e00f      	b.n	8007624 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	4013      	ands	r3, r2
 800760e:	68ba      	ldr	r2, [r7, #8]
 8007610:	429a      	cmp	r2, r3
 8007612:	bf0c      	ite	eq
 8007614:	2301      	moveq	r3, #1
 8007616:	2300      	movne	r3, #0
 8007618:	b2db      	uxtb	r3, r3
 800761a:	461a      	mov	r2, r3
 800761c:	79fb      	ldrb	r3, [r7, #7]
 800761e:	429a      	cmp	r2, r3
 8007620:	d0b4      	beq.n	800758c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007622:	2300      	movs	r3, #0
}
 8007624:	4618      	mov	r0, r3
 8007626:	3718      	adds	r7, #24
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800762c:	b480      	push	{r7}
 800762e:	b085      	sub	sp, #20
 8007630:	af00      	add	r7, sp, #0
 8007632:	60f8      	str	r0, [r7, #12]
 8007634:	60b9      	str	r1, [r7, #8]
 8007636:	4613      	mov	r3, r2
 8007638:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	68ba      	ldr	r2, [r7, #8]
 800763e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	88fa      	ldrh	r2, [r7, #6]
 8007644:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	88fa      	ldrh	r2, [r7, #6]
 800764a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2200      	movs	r2, #0
 8007650:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2222      	movs	r2, #34	@ 0x22
 8007656:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	691b      	ldr	r3, [r3, #16]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d007      	beq.n	8007672 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68da      	ldr	r2, [r3, #12]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007670:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	695a      	ldr	r2, [r3, #20]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f042 0201 	orr.w	r2, r2, #1
 8007680:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68da      	ldr	r2, [r3, #12]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f042 0220 	orr.w	r2, r2, #32
 8007690:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007692:	2300      	movs	r3, #0
}
 8007694:	4618      	mov	r0, r3
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b098      	sub	sp, #96	@ 0x60
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	4613      	mov	r3, r2
 80076ac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80076ae:	68ba      	ldr	r2, [r7, #8]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	88fa      	ldrh	r2, [r7, #6]
 80076b8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2200      	movs	r2, #0
 80076be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2222      	movs	r2, #34	@ 0x22
 80076c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076cc:	4a44      	ldr	r2, [pc, #272]	@ (80077e0 <UART_Start_Receive_DMA+0x140>)
 80076ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076d4:	4a43      	ldr	r2, [pc, #268]	@ (80077e4 <UART_Start_Receive_DMA+0x144>)
 80076d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076dc:	4a42      	ldr	r2, [pc, #264]	@ (80077e8 <UART_Start_Receive_DMA+0x148>)
 80076de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076e4:	2200      	movs	r2, #0
 80076e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80076e8:	f107 0308 	add.w	r3, r7, #8
 80076ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	3304      	adds	r3, #4
 80076f8:	4619      	mov	r1, r3
 80076fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	88fb      	ldrh	r3, [r7, #6]
 8007700:	f7fc ff66 	bl	80045d0 <HAL_DMA_Start_IT>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d008      	beq.n	800771c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2210      	movs	r2, #16
 800770e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2220      	movs	r2, #32
 8007714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	e05d      	b.n	80077d8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800771c:	2300      	movs	r3, #0
 800771e:	613b      	str	r3, [r7, #16]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	613b      	str	r3, [r7, #16]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	613b      	str	r3, [r7, #16]
 8007730:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	691b      	ldr	r3, [r3, #16]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d019      	beq.n	800776e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	330c      	adds	r3, #12
 8007740:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007744:	e853 3f00 	ldrex	r3, [r3]
 8007748:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800774a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800774c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007750:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	330c      	adds	r3, #12
 8007758:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800775a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800775c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800775e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007760:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007762:	e841 2300 	strex	r3, r2, [r1]
 8007766:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800776a:	2b00      	cmp	r3, #0
 800776c:	d1e5      	bne.n	800773a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	3314      	adds	r3, #20
 8007774:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007778:	e853 3f00 	ldrex	r3, [r3]
 800777c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800777e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007780:	f043 0301 	orr.w	r3, r3, #1
 8007784:	657b      	str	r3, [r7, #84]	@ 0x54
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	3314      	adds	r3, #20
 800778c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800778e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007790:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007792:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007794:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007796:	e841 2300 	strex	r3, r2, [r1]
 800779a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800779c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1e5      	bne.n	800776e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	3314      	adds	r3, #20
 80077a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	e853 3f00 	ldrex	r3, [r3]
 80077b0:	617b      	str	r3, [r7, #20]
   return(result);
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	3314      	adds	r3, #20
 80077c0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80077c2:	627a      	str	r2, [r7, #36]	@ 0x24
 80077c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c6:	6a39      	ldr	r1, [r7, #32]
 80077c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077ca:	e841 2300 	strex	r3, r2, [r1]
 80077ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1e5      	bne.n	80077a2 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80077d6:	2300      	movs	r3, #0
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3760      	adds	r7, #96	@ 0x60
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}
 80077e0:	0800737f 	.word	0x0800737f
 80077e4:	080074ab 	.word	0x080074ab
 80077e8:	080074e7 	.word	0x080074e7

080077ec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b089      	sub	sp, #36	@ 0x24
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	330c      	adds	r3, #12
 80077fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	e853 3f00 	ldrex	r3, [r3]
 8007802:	60bb      	str	r3, [r7, #8]
   return(result);
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800780a:	61fb      	str	r3, [r7, #28]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	330c      	adds	r3, #12
 8007812:	69fa      	ldr	r2, [r7, #28]
 8007814:	61ba      	str	r2, [r7, #24]
 8007816:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007818:	6979      	ldr	r1, [r7, #20]
 800781a:	69ba      	ldr	r2, [r7, #24]
 800781c:	e841 2300 	strex	r3, r2, [r1]
 8007820:	613b      	str	r3, [r7, #16]
   return(result);
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d1e5      	bne.n	80077f4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2220      	movs	r2, #32
 800782c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007830:	bf00      	nop
 8007832:	3724      	adds	r7, #36	@ 0x24
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800783c:	b480      	push	{r7}
 800783e:	b095      	sub	sp, #84	@ 0x54
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	330c      	adds	r3, #12
 800784a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800784e:	e853 3f00 	ldrex	r3, [r3]
 8007852:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007856:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800785a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	330c      	adds	r3, #12
 8007862:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007864:	643a      	str	r2, [r7, #64]	@ 0x40
 8007866:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007868:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800786a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800786c:	e841 2300 	strex	r3, r2, [r1]
 8007870:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1e5      	bne.n	8007844 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	3314      	adds	r3, #20
 800787e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007880:	6a3b      	ldr	r3, [r7, #32]
 8007882:	e853 3f00 	ldrex	r3, [r3]
 8007886:	61fb      	str	r3, [r7, #28]
   return(result);
 8007888:	69fb      	ldr	r3, [r7, #28]
 800788a:	f023 0301 	bic.w	r3, r3, #1
 800788e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	3314      	adds	r3, #20
 8007896:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007898:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800789a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800789e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078a0:	e841 2300 	strex	r3, r2, [r1]
 80078a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1e5      	bne.n	8007878 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d119      	bne.n	80078e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	330c      	adds	r3, #12
 80078ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	e853 3f00 	ldrex	r3, [r3]
 80078c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	f023 0310 	bic.w	r3, r3, #16
 80078ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	330c      	adds	r3, #12
 80078d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078d4:	61ba      	str	r2, [r7, #24]
 80078d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d8:	6979      	ldr	r1, [r7, #20]
 80078da:	69ba      	ldr	r2, [r7, #24]
 80078dc:	e841 2300 	strex	r3, r2, [r1]
 80078e0:	613b      	str	r3, [r7, #16]
   return(result);
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d1e5      	bne.n	80078b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2220      	movs	r2, #32
 80078ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80078f6:	bf00      	nop
 80078f8:	3754      	adds	r7, #84	@ 0x54
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr

08007902 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007902:	b580      	push	{r7, lr}
 8007904:	b084      	sub	sp, #16
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800790e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007916:	68f8      	ldr	r0, [r7, #12]
 8007918:	f7fb fb76 	bl	8003008 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800791c:	bf00      	nop
 800791e:	3710      	adds	r7, #16
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007924:	b480      	push	{r7}
 8007926:	b085      	sub	sp, #20
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007932:	b2db      	uxtb	r3, r3
 8007934:	2b21      	cmp	r3, #33	@ 0x21
 8007936:	d13e      	bne.n	80079b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007940:	d114      	bne.n	800796c <UART_Transmit_IT+0x48>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	691b      	ldr	r3, [r3, #16]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d110      	bne.n	800796c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a1b      	ldr	r3, [r3, #32]
 800794e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	881b      	ldrh	r3, [r3, #0]
 8007954:	461a      	mov	r2, r3
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800795e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a1b      	ldr	r3, [r3, #32]
 8007964:	1c9a      	adds	r2, r3, #2
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	621a      	str	r2, [r3, #32]
 800796a:	e008      	b.n	800797e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a1b      	ldr	r3, [r3, #32]
 8007970:	1c59      	adds	r1, r3, #1
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	6211      	str	r1, [r2, #32]
 8007976:	781a      	ldrb	r2, [r3, #0]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007982:	b29b      	uxth	r3, r3
 8007984:	3b01      	subs	r3, #1
 8007986:	b29b      	uxth	r3, r3
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	4619      	mov	r1, r3
 800798c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800798e:	2b00      	cmp	r3, #0
 8007990:	d10f      	bne.n	80079b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	68da      	ldr	r2, [r3, #12]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80079a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68da      	ldr	r2, [r3, #12]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079b2:	2300      	movs	r3, #0
 80079b4:	e000      	b.n	80079b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079b6:	2302      	movs	r3, #2
  }
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3714      	adds	r7, #20
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b082      	sub	sp, #8
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	68da      	ldr	r2, [r3, #12]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2220      	movs	r2, #32
 80079e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f7fb fad3 	bl	8002f90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80079ea:	2300      	movs	r3, #0
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3708      	adds	r7, #8
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b08c      	sub	sp, #48	@ 0x30
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80079fc:	2300      	movs	r3, #0
 80079fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007a00:	2300      	movs	r3, #0
 8007a02:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	2b22      	cmp	r3, #34	@ 0x22
 8007a0e:	f040 80aa 	bne.w	8007b66 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a1a:	d115      	bne.n	8007a48 <UART_Receive_IT+0x54>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d111      	bne.n	8007a48 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a28:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a36:	b29a      	uxth	r2, r3
 8007a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a40:	1c9a      	adds	r2, r3, #2
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a46:	e024      	b.n	8007a92 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a56:	d007      	beq.n	8007a68 <UART_Receive_IT+0x74>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d10a      	bne.n	8007a76 <UART_Receive_IT+0x82>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	691b      	ldr	r3, [r3, #16]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d106      	bne.n	8007a76 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	b2da      	uxtb	r2, r3
 8007a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a72:	701a      	strb	r2, [r3, #0]
 8007a74:	e008      	b.n	8007a88 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a82:	b2da      	uxtb	r2, r3
 8007a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a86:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8c:	1c5a      	adds	r2, r3, #1
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007a96:	b29b      	uxth	r3, r3
 8007a98:	3b01      	subs	r3, #1
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d15d      	bne.n	8007b62 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68da      	ldr	r2, [r3, #12]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f022 0220 	bic.w	r2, r2, #32
 8007ab4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	68da      	ldr	r2, [r3, #12]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ac4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	695a      	ldr	r2, [r3, #20]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f022 0201 	bic.w	r2, r2, #1
 8007ad4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d135      	bne.n	8007b58 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	330c      	adds	r3, #12
 8007af8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	e853 3f00 	ldrex	r3, [r3]
 8007b00:	613b      	str	r3, [r7, #16]
   return(result);
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	f023 0310 	bic.w	r3, r3, #16
 8007b08:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	330c      	adds	r3, #12
 8007b10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b12:	623a      	str	r2, [r7, #32]
 8007b14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b16:	69f9      	ldr	r1, [r7, #28]
 8007b18:	6a3a      	ldr	r2, [r7, #32]
 8007b1a:	e841 2300 	strex	r3, r2, [r1]
 8007b1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b20:	69bb      	ldr	r3, [r7, #24]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d1e5      	bne.n	8007af2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 0310 	and.w	r3, r3, #16
 8007b30:	2b10      	cmp	r3, #16
 8007b32:	d10a      	bne.n	8007b4a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b34:	2300      	movs	r3, #0
 8007b36:	60fb      	str	r3, [r7, #12]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	60fb      	str	r3, [r7, #12]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	60fb      	str	r3, [r7, #12]
 8007b48:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b4e:	4619      	mov	r1, r3
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f7ff fbad 	bl	80072b0 <HAL_UARTEx_RxEventCallback>
 8007b56:	e002      	b.n	8007b5e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7fb fa39 	bl	8002fd0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	e002      	b.n	8007b68 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007b62:	2300      	movs	r3, #0
 8007b64:	e000      	b.n	8007b68 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007b66:	2302      	movs	r3, #2
  }
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	3730      	adds	r7, #48	@ 0x30
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b74:	b0c0      	sub	sp, #256	@ 0x100
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b8c:	68d9      	ldr	r1, [r3, #12]
 8007b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	ea40 0301 	orr.w	r3, r0, r1
 8007b98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b9e:	689a      	ldr	r2, [r3, #8]
 8007ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ba4:	691b      	ldr	r3, [r3, #16]
 8007ba6:	431a      	orrs	r2, r3
 8007ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bac:	695b      	ldr	r3, [r3, #20]
 8007bae:	431a      	orrs	r2, r3
 8007bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bb4:	69db      	ldr	r3, [r3, #28]
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007bc8:	f021 010c 	bic.w	r1, r1, #12
 8007bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007bd6:	430b      	orrs	r3, r1
 8007bd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	695b      	ldr	r3, [r3, #20]
 8007be2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bea:	6999      	ldr	r1, [r3, #24]
 8007bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bf0:	681a      	ldr	r2, [r3, #0]
 8007bf2:	ea40 0301 	orr.w	r3, r0, r1
 8007bf6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	4b8f      	ldr	r3, [pc, #572]	@ (8007e3c <UART_SetConfig+0x2cc>)
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d005      	beq.n	8007c10 <UART_SetConfig+0xa0>
 8007c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	4b8d      	ldr	r3, [pc, #564]	@ (8007e40 <UART_SetConfig+0x2d0>)
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d104      	bne.n	8007c1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007c10:	f7fd fe50 	bl	80058b4 <HAL_RCC_GetPCLK2Freq>
 8007c14:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007c18:	e003      	b.n	8007c22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c1a:	f7fd fe37 	bl	800588c <HAL_RCC_GetPCLK1Freq>
 8007c1e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c26:	69db      	ldr	r3, [r3, #28]
 8007c28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c2c:	f040 810c 	bne.w	8007e48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c34:	2200      	movs	r2, #0
 8007c36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007c3a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007c3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007c42:	4622      	mov	r2, r4
 8007c44:	462b      	mov	r3, r5
 8007c46:	1891      	adds	r1, r2, r2
 8007c48:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007c4a:	415b      	adcs	r3, r3
 8007c4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007c52:	4621      	mov	r1, r4
 8007c54:	eb12 0801 	adds.w	r8, r2, r1
 8007c58:	4629      	mov	r1, r5
 8007c5a:	eb43 0901 	adc.w	r9, r3, r1
 8007c5e:	f04f 0200 	mov.w	r2, #0
 8007c62:	f04f 0300 	mov.w	r3, #0
 8007c66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c72:	4690      	mov	r8, r2
 8007c74:	4699      	mov	r9, r3
 8007c76:	4623      	mov	r3, r4
 8007c78:	eb18 0303 	adds.w	r3, r8, r3
 8007c7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007c80:	462b      	mov	r3, r5
 8007c82:	eb49 0303 	adc.w	r3, r9, r3
 8007c86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007c8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007c96:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007c9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007c9e:	460b      	mov	r3, r1
 8007ca0:	18db      	adds	r3, r3, r3
 8007ca2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ca4:	4613      	mov	r3, r2
 8007ca6:	eb42 0303 	adc.w	r3, r2, r3
 8007caa:	657b      	str	r3, [r7, #84]	@ 0x54
 8007cac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007cb0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007cb4:	f7f8 ffe8 	bl	8000c88 <__aeabi_uldivmod>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	460b      	mov	r3, r1
 8007cbc:	4b61      	ldr	r3, [pc, #388]	@ (8007e44 <UART_SetConfig+0x2d4>)
 8007cbe:	fba3 2302 	umull	r2, r3, r3, r2
 8007cc2:	095b      	lsrs	r3, r3, #5
 8007cc4:	011c      	lsls	r4, r3, #4
 8007cc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cca:	2200      	movs	r2, #0
 8007ccc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007cd0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007cd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007cd8:	4642      	mov	r2, r8
 8007cda:	464b      	mov	r3, r9
 8007cdc:	1891      	adds	r1, r2, r2
 8007cde:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007ce0:	415b      	adcs	r3, r3
 8007ce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ce4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007ce8:	4641      	mov	r1, r8
 8007cea:	eb12 0a01 	adds.w	sl, r2, r1
 8007cee:	4649      	mov	r1, r9
 8007cf0:	eb43 0b01 	adc.w	fp, r3, r1
 8007cf4:	f04f 0200 	mov.w	r2, #0
 8007cf8:	f04f 0300 	mov.w	r3, #0
 8007cfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d08:	4692      	mov	sl, r2
 8007d0a:	469b      	mov	fp, r3
 8007d0c:	4643      	mov	r3, r8
 8007d0e:	eb1a 0303 	adds.w	r3, sl, r3
 8007d12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d16:	464b      	mov	r3, r9
 8007d18:	eb4b 0303 	adc.w	r3, fp, r3
 8007d1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d2c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007d30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007d34:	460b      	mov	r3, r1
 8007d36:	18db      	adds	r3, r3, r3
 8007d38:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	eb42 0303 	adc.w	r3, r2, r3
 8007d40:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007d46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007d4a:	f7f8 ff9d 	bl	8000c88 <__aeabi_uldivmod>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	460b      	mov	r3, r1
 8007d52:	4611      	mov	r1, r2
 8007d54:	4b3b      	ldr	r3, [pc, #236]	@ (8007e44 <UART_SetConfig+0x2d4>)
 8007d56:	fba3 2301 	umull	r2, r3, r3, r1
 8007d5a:	095b      	lsrs	r3, r3, #5
 8007d5c:	2264      	movs	r2, #100	@ 0x64
 8007d5e:	fb02 f303 	mul.w	r3, r2, r3
 8007d62:	1acb      	subs	r3, r1, r3
 8007d64:	00db      	lsls	r3, r3, #3
 8007d66:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007d6a:	4b36      	ldr	r3, [pc, #216]	@ (8007e44 <UART_SetConfig+0x2d4>)
 8007d6c:	fba3 2302 	umull	r2, r3, r3, r2
 8007d70:	095b      	lsrs	r3, r3, #5
 8007d72:	005b      	lsls	r3, r3, #1
 8007d74:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007d78:	441c      	add	r4, r3
 8007d7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d7e:	2200      	movs	r2, #0
 8007d80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d84:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007d88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007d8c:	4642      	mov	r2, r8
 8007d8e:	464b      	mov	r3, r9
 8007d90:	1891      	adds	r1, r2, r2
 8007d92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007d94:	415b      	adcs	r3, r3
 8007d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007d9c:	4641      	mov	r1, r8
 8007d9e:	1851      	adds	r1, r2, r1
 8007da0:	6339      	str	r1, [r7, #48]	@ 0x30
 8007da2:	4649      	mov	r1, r9
 8007da4:	414b      	adcs	r3, r1
 8007da6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007da8:	f04f 0200 	mov.w	r2, #0
 8007dac:	f04f 0300 	mov.w	r3, #0
 8007db0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007db4:	4659      	mov	r1, fp
 8007db6:	00cb      	lsls	r3, r1, #3
 8007db8:	4651      	mov	r1, sl
 8007dba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dbe:	4651      	mov	r1, sl
 8007dc0:	00ca      	lsls	r2, r1, #3
 8007dc2:	4610      	mov	r0, r2
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	4642      	mov	r2, r8
 8007dca:	189b      	adds	r3, r3, r2
 8007dcc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007dd0:	464b      	mov	r3, r9
 8007dd2:	460a      	mov	r2, r1
 8007dd4:	eb42 0303 	adc.w	r3, r2, r3
 8007dd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007de8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007dec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007df0:	460b      	mov	r3, r1
 8007df2:	18db      	adds	r3, r3, r3
 8007df4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007df6:	4613      	mov	r3, r2
 8007df8:	eb42 0303 	adc.w	r3, r2, r3
 8007dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007dfe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007e02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007e06:	f7f8 ff3f 	bl	8000c88 <__aeabi_uldivmod>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e44 <UART_SetConfig+0x2d4>)
 8007e10:	fba3 1302 	umull	r1, r3, r3, r2
 8007e14:	095b      	lsrs	r3, r3, #5
 8007e16:	2164      	movs	r1, #100	@ 0x64
 8007e18:	fb01 f303 	mul.w	r3, r1, r3
 8007e1c:	1ad3      	subs	r3, r2, r3
 8007e1e:	00db      	lsls	r3, r3, #3
 8007e20:	3332      	adds	r3, #50	@ 0x32
 8007e22:	4a08      	ldr	r2, [pc, #32]	@ (8007e44 <UART_SetConfig+0x2d4>)
 8007e24:	fba2 2303 	umull	r2, r3, r2, r3
 8007e28:	095b      	lsrs	r3, r3, #5
 8007e2a:	f003 0207 	and.w	r2, r3, #7
 8007e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4422      	add	r2, r4
 8007e36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e38:	e106      	b.n	8008048 <UART_SetConfig+0x4d8>
 8007e3a:	bf00      	nop
 8007e3c:	40011000 	.word	0x40011000
 8007e40:	40011400 	.word	0x40011400
 8007e44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007e52:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007e56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007e5a:	4642      	mov	r2, r8
 8007e5c:	464b      	mov	r3, r9
 8007e5e:	1891      	adds	r1, r2, r2
 8007e60:	6239      	str	r1, [r7, #32]
 8007e62:	415b      	adcs	r3, r3
 8007e64:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007e6a:	4641      	mov	r1, r8
 8007e6c:	1854      	adds	r4, r2, r1
 8007e6e:	4649      	mov	r1, r9
 8007e70:	eb43 0501 	adc.w	r5, r3, r1
 8007e74:	f04f 0200 	mov.w	r2, #0
 8007e78:	f04f 0300 	mov.w	r3, #0
 8007e7c:	00eb      	lsls	r3, r5, #3
 8007e7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007e82:	00e2      	lsls	r2, r4, #3
 8007e84:	4614      	mov	r4, r2
 8007e86:	461d      	mov	r5, r3
 8007e88:	4643      	mov	r3, r8
 8007e8a:	18e3      	adds	r3, r4, r3
 8007e8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007e90:	464b      	mov	r3, r9
 8007e92:	eb45 0303 	adc.w	r3, r5, r3
 8007e96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007ea6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007eaa:	f04f 0200 	mov.w	r2, #0
 8007eae:	f04f 0300 	mov.w	r3, #0
 8007eb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007eb6:	4629      	mov	r1, r5
 8007eb8:	008b      	lsls	r3, r1, #2
 8007eba:	4621      	mov	r1, r4
 8007ebc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ec0:	4621      	mov	r1, r4
 8007ec2:	008a      	lsls	r2, r1, #2
 8007ec4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007ec8:	f7f8 fede 	bl	8000c88 <__aeabi_uldivmod>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	4b60      	ldr	r3, [pc, #384]	@ (8008054 <UART_SetConfig+0x4e4>)
 8007ed2:	fba3 2302 	umull	r2, r3, r3, r2
 8007ed6:	095b      	lsrs	r3, r3, #5
 8007ed8:	011c      	lsls	r4, r3, #4
 8007eda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007ee4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007ee8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007eec:	4642      	mov	r2, r8
 8007eee:	464b      	mov	r3, r9
 8007ef0:	1891      	adds	r1, r2, r2
 8007ef2:	61b9      	str	r1, [r7, #24]
 8007ef4:	415b      	adcs	r3, r3
 8007ef6:	61fb      	str	r3, [r7, #28]
 8007ef8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007efc:	4641      	mov	r1, r8
 8007efe:	1851      	adds	r1, r2, r1
 8007f00:	6139      	str	r1, [r7, #16]
 8007f02:	4649      	mov	r1, r9
 8007f04:	414b      	adcs	r3, r1
 8007f06:	617b      	str	r3, [r7, #20]
 8007f08:	f04f 0200 	mov.w	r2, #0
 8007f0c:	f04f 0300 	mov.w	r3, #0
 8007f10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f14:	4659      	mov	r1, fp
 8007f16:	00cb      	lsls	r3, r1, #3
 8007f18:	4651      	mov	r1, sl
 8007f1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f1e:	4651      	mov	r1, sl
 8007f20:	00ca      	lsls	r2, r1, #3
 8007f22:	4610      	mov	r0, r2
 8007f24:	4619      	mov	r1, r3
 8007f26:	4603      	mov	r3, r0
 8007f28:	4642      	mov	r2, r8
 8007f2a:	189b      	adds	r3, r3, r2
 8007f2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f30:	464b      	mov	r3, r9
 8007f32:	460a      	mov	r2, r1
 8007f34:	eb42 0303 	adc.w	r3, r2, r3
 8007f38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007f48:	f04f 0200 	mov.w	r2, #0
 8007f4c:	f04f 0300 	mov.w	r3, #0
 8007f50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007f54:	4649      	mov	r1, r9
 8007f56:	008b      	lsls	r3, r1, #2
 8007f58:	4641      	mov	r1, r8
 8007f5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f5e:	4641      	mov	r1, r8
 8007f60:	008a      	lsls	r2, r1, #2
 8007f62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007f66:	f7f8 fe8f 	bl	8000c88 <__aeabi_uldivmod>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	4611      	mov	r1, r2
 8007f70:	4b38      	ldr	r3, [pc, #224]	@ (8008054 <UART_SetConfig+0x4e4>)
 8007f72:	fba3 2301 	umull	r2, r3, r3, r1
 8007f76:	095b      	lsrs	r3, r3, #5
 8007f78:	2264      	movs	r2, #100	@ 0x64
 8007f7a:	fb02 f303 	mul.w	r3, r2, r3
 8007f7e:	1acb      	subs	r3, r1, r3
 8007f80:	011b      	lsls	r3, r3, #4
 8007f82:	3332      	adds	r3, #50	@ 0x32
 8007f84:	4a33      	ldr	r2, [pc, #204]	@ (8008054 <UART_SetConfig+0x4e4>)
 8007f86:	fba2 2303 	umull	r2, r3, r2, r3
 8007f8a:	095b      	lsrs	r3, r3, #5
 8007f8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007f90:	441c      	add	r4, r3
 8007f92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f96:	2200      	movs	r2, #0
 8007f98:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f9a:	677a      	str	r2, [r7, #116]	@ 0x74
 8007f9c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	464b      	mov	r3, r9
 8007fa4:	1891      	adds	r1, r2, r2
 8007fa6:	60b9      	str	r1, [r7, #8]
 8007fa8:	415b      	adcs	r3, r3
 8007faa:	60fb      	str	r3, [r7, #12]
 8007fac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007fb0:	4641      	mov	r1, r8
 8007fb2:	1851      	adds	r1, r2, r1
 8007fb4:	6039      	str	r1, [r7, #0]
 8007fb6:	4649      	mov	r1, r9
 8007fb8:	414b      	adcs	r3, r1
 8007fba:	607b      	str	r3, [r7, #4]
 8007fbc:	f04f 0200 	mov.w	r2, #0
 8007fc0:	f04f 0300 	mov.w	r3, #0
 8007fc4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007fc8:	4659      	mov	r1, fp
 8007fca:	00cb      	lsls	r3, r1, #3
 8007fcc:	4651      	mov	r1, sl
 8007fce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fd2:	4651      	mov	r1, sl
 8007fd4:	00ca      	lsls	r2, r1, #3
 8007fd6:	4610      	mov	r0, r2
 8007fd8:	4619      	mov	r1, r3
 8007fda:	4603      	mov	r3, r0
 8007fdc:	4642      	mov	r2, r8
 8007fde:	189b      	adds	r3, r3, r2
 8007fe0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007fe2:	464b      	mov	r3, r9
 8007fe4:	460a      	mov	r2, r1
 8007fe6:	eb42 0303 	adc.w	r3, r2, r3
 8007fea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ff6:	667a      	str	r2, [r7, #100]	@ 0x64
 8007ff8:	f04f 0200 	mov.w	r2, #0
 8007ffc:	f04f 0300 	mov.w	r3, #0
 8008000:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008004:	4649      	mov	r1, r9
 8008006:	008b      	lsls	r3, r1, #2
 8008008:	4641      	mov	r1, r8
 800800a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800800e:	4641      	mov	r1, r8
 8008010:	008a      	lsls	r2, r1, #2
 8008012:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008016:	f7f8 fe37 	bl	8000c88 <__aeabi_uldivmod>
 800801a:	4602      	mov	r2, r0
 800801c:	460b      	mov	r3, r1
 800801e:	4b0d      	ldr	r3, [pc, #52]	@ (8008054 <UART_SetConfig+0x4e4>)
 8008020:	fba3 1302 	umull	r1, r3, r3, r2
 8008024:	095b      	lsrs	r3, r3, #5
 8008026:	2164      	movs	r1, #100	@ 0x64
 8008028:	fb01 f303 	mul.w	r3, r1, r3
 800802c:	1ad3      	subs	r3, r2, r3
 800802e:	011b      	lsls	r3, r3, #4
 8008030:	3332      	adds	r3, #50	@ 0x32
 8008032:	4a08      	ldr	r2, [pc, #32]	@ (8008054 <UART_SetConfig+0x4e4>)
 8008034:	fba2 2303 	umull	r2, r3, r2, r3
 8008038:	095b      	lsrs	r3, r3, #5
 800803a:	f003 020f 	and.w	r2, r3, #15
 800803e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4422      	add	r2, r4
 8008046:	609a      	str	r2, [r3, #8]
}
 8008048:	bf00      	nop
 800804a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800804e:	46bd      	mov	sp, r7
 8008050:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008054:	51eb851f 	.word	0x51eb851f

08008058 <LCD16X2_DATA>:
#include "../../Util/Util.h"

//-----[ Alphanumeric LCD16X2 Functions ]-----

void LCD16X2_DATA(uint8_t LCD16X2_Index, unsigned char Data)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	4603      	mov	r3, r0
 8008060:	460a      	mov	r2, r1
 8008062:	71fb      	strb	r3, [r7, #7]
 8008064:	4613      	mov	r3, r2
 8008066:	71bb      	strb	r3, [r7, #6]
    if(Data & 1)
 8008068:	79bb      	ldrb	r3, [r7, #6]
 800806a:	f003 0301 	and.w	r3, r3, #1
 800806e:	2b00      	cmp	r3, #0
 8008070:	d014      	beq.n	800809c <LCD16X2_DATA+0x44>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D4_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D4_PINx, 1);
 8008072:	79fb      	ldrb	r3, [r7, #7]
 8008074:	4a5a      	ldr	r2, [pc, #360]	@ (80081e0 <LCD16X2_DATA+0x188>)
 8008076:	2134      	movs	r1, #52	@ 0x34
 8008078:	fb01 f303 	mul.w	r3, r1, r3
 800807c:	4413      	add	r3, r2
 800807e:	3304      	adds	r3, #4
 8008080:	6818      	ldr	r0, [r3, #0]
 8008082:	79fb      	ldrb	r3, [r7, #7]
 8008084:	4a56      	ldr	r2, [pc, #344]	@ (80081e0 <LCD16X2_DATA+0x188>)
 8008086:	2134      	movs	r1, #52	@ 0x34
 8008088:	fb01 f303 	mul.w	r3, r1, r3
 800808c:	4413      	add	r3, r2
 800808e:	3308      	adds	r3, #8
 8008090:	881b      	ldrh	r3, [r3, #0]
 8008092:	2201      	movs	r2, #1
 8008094:	4619      	mov	r1, r3
 8008096:	f7fc ffaf 	bl	8004ff8 <HAL_GPIO_WritePin>
 800809a:	e013      	b.n	80080c4 <LCD16X2_DATA+0x6c>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D4_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D4_PINx, 0);
 800809c:	79fb      	ldrb	r3, [r7, #7]
 800809e:	4a50      	ldr	r2, [pc, #320]	@ (80081e0 <LCD16X2_DATA+0x188>)
 80080a0:	2134      	movs	r1, #52	@ 0x34
 80080a2:	fb01 f303 	mul.w	r3, r1, r3
 80080a6:	4413      	add	r3, r2
 80080a8:	3304      	adds	r3, #4
 80080aa:	6818      	ldr	r0, [r3, #0]
 80080ac:	79fb      	ldrb	r3, [r7, #7]
 80080ae:	4a4c      	ldr	r2, [pc, #304]	@ (80081e0 <LCD16X2_DATA+0x188>)
 80080b0:	2134      	movs	r1, #52	@ 0x34
 80080b2:	fb01 f303 	mul.w	r3, r1, r3
 80080b6:	4413      	add	r3, r2
 80080b8:	3308      	adds	r3, #8
 80080ba:	881b      	ldrh	r3, [r3, #0]
 80080bc:	2200      	movs	r2, #0
 80080be:	4619      	mov	r1, r3
 80080c0:	f7fc ff9a 	bl	8004ff8 <HAL_GPIO_WritePin>
    if(Data & 2)
 80080c4:	79bb      	ldrb	r3, [r7, #6]
 80080c6:	f003 0302 	and.w	r3, r3, #2
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d014      	beq.n	80080f8 <LCD16X2_DATA+0xa0>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D5_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D5_PINx, 1);
 80080ce:	79fb      	ldrb	r3, [r7, #7]
 80080d0:	4a43      	ldr	r2, [pc, #268]	@ (80081e0 <LCD16X2_DATA+0x188>)
 80080d2:	2134      	movs	r1, #52	@ 0x34
 80080d4:	fb01 f303 	mul.w	r3, r1, r3
 80080d8:	4413      	add	r3, r2
 80080da:	330c      	adds	r3, #12
 80080dc:	6818      	ldr	r0, [r3, #0]
 80080de:	79fb      	ldrb	r3, [r7, #7]
 80080e0:	4a3f      	ldr	r2, [pc, #252]	@ (80081e0 <LCD16X2_DATA+0x188>)
 80080e2:	2134      	movs	r1, #52	@ 0x34
 80080e4:	fb01 f303 	mul.w	r3, r1, r3
 80080e8:	4413      	add	r3, r2
 80080ea:	3310      	adds	r3, #16
 80080ec:	881b      	ldrh	r3, [r3, #0]
 80080ee:	2201      	movs	r2, #1
 80080f0:	4619      	mov	r1, r3
 80080f2:	f7fc ff81 	bl	8004ff8 <HAL_GPIO_WritePin>
 80080f6:	e013      	b.n	8008120 <LCD16X2_DATA+0xc8>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D5_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D5_PINx, 0);
 80080f8:	79fb      	ldrb	r3, [r7, #7]
 80080fa:	4a39      	ldr	r2, [pc, #228]	@ (80081e0 <LCD16X2_DATA+0x188>)
 80080fc:	2134      	movs	r1, #52	@ 0x34
 80080fe:	fb01 f303 	mul.w	r3, r1, r3
 8008102:	4413      	add	r3, r2
 8008104:	330c      	adds	r3, #12
 8008106:	6818      	ldr	r0, [r3, #0]
 8008108:	79fb      	ldrb	r3, [r7, #7]
 800810a:	4a35      	ldr	r2, [pc, #212]	@ (80081e0 <LCD16X2_DATA+0x188>)
 800810c:	2134      	movs	r1, #52	@ 0x34
 800810e:	fb01 f303 	mul.w	r3, r1, r3
 8008112:	4413      	add	r3, r2
 8008114:	3310      	adds	r3, #16
 8008116:	881b      	ldrh	r3, [r3, #0]
 8008118:	2200      	movs	r2, #0
 800811a:	4619      	mov	r1, r3
 800811c:	f7fc ff6c 	bl	8004ff8 <HAL_GPIO_WritePin>
    if(Data & 4)
 8008120:	79bb      	ldrb	r3, [r7, #6]
 8008122:	f003 0304 	and.w	r3, r3, #4
 8008126:	2b00      	cmp	r3, #0
 8008128:	d014      	beq.n	8008154 <LCD16X2_DATA+0xfc>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D6_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D6_PINx, 1);
 800812a:	79fb      	ldrb	r3, [r7, #7]
 800812c:	4a2c      	ldr	r2, [pc, #176]	@ (80081e0 <LCD16X2_DATA+0x188>)
 800812e:	2134      	movs	r1, #52	@ 0x34
 8008130:	fb01 f303 	mul.w	r3, r1, r3
 8008134:	4413      	add	r3, r2
 8008136:	3314      	adds	r3, #20
 8008138:	6818      	ldr	r0, [r3, #0]
 800813a:	79fb      	ldrb	r3, [r7, #7]
 800813c:	4a28      	ldr	r2, [pc, #160]	@ (80081e0 <LCD16X2_DATA+0x188>)
 800813e:	2134      	movs	r1, #52	@ 0x34
 8008140:	fb01 f303 	mul.w	r3, r1, r3
 8008144:	4413      	add	r3, r2
 8008146:	3318      	adds	r3, #24
 8008148:	881b      	ldrh	r3, [r3, #0]
 800814a:	2201      	movs	r2, #1
 800814c:	4619      	mov	r1, r3
 800814e:	f7fc ff53 	bl	8004ff8 <HAL_GPIO_WritePin>
 8008152:	e013      	b.n	800817c <LCD16X2_DATA+0x124>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D6_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D6_PINx, 0);
 8008154:	79fb      	ldrb	r3, [r7, #7]
 8008156:	4a22      	ldr	r2, [pc, #136]	@ (80081e0 <LCD16X2_DATA+0x188>)
 8008158:	2134      	movs	r1, #52	@ 0x34
 800815a:	fb01 f303 	mul.w	r3, r1, r3
 800815e:	4413      	add	r3, r2
 8008160:	3314      	adds	r3, #20
 8008162:	6818      	ldr	r0, [r3, #0]
 8008164:	79fb      	ldrb	r3, [r7, #7]
 8008166:	4a1e      	ldr	r2, [pc, #120]	@ (80081e0 <LCD16X2_DATA+0x188>)
 8008168:	2134      	movs	r1, #52	@ 0x34
 800816a:	fb01 f303 	mul.w	r3, r1, r3
 800816e:	4413      	add	r3, r2
 8008170:	3318      	adds	r3, #24
 8008172:	881b      	ldrh	r3, [r3, #0]
 8008174:	2200      	movs	r2, #0
 8008176:	4619      	mov	r1, r3
 8008178:	f7fc ff3e 	bl	8004ff8 <HAL_GPIO_WritePin>
    if(Data & 8)
 800817c:	79bb      	ldrb	r3, [r7, #6]
 800817e:	f003 0308 	and.w	r3, r3, #8
 8008182:	2b00      	cmp	r3, #0
 8008184:	d014      	beq.n	80081b0 <LCD16X2_DATA+0x158>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 1);
 8008186:	79fb      	ldrb	r3, [r7, #7]
 8008188:	4a15      	ldr	r2, [pc, #84]	@ (80081e0 <LCD16X2_DATA+0x188>)
 800818a:	2134      	movs	r1, #52	@ 0x34
 800818c:	fb01 f303 	mul.w	r3, r1, r3
 8008190:	4413      	add	r3, r2
 8008192:	331c      	adds	r3, #28
 8008194:	6818      	ldr	r0, [r3, #0]
 8008196:	79fb      	ldrb	r3, [r7, #7]
 8008198:	4a11      	ldr	r2, [pc, #68]	@ (80081e0 <LCD16X2_DATA+0x188>)
 800819a:	2134      	movs	r1, #52	@ 0x34
 800819c:	fb01 f303 	mul.w	r3, r1, r3
 80081a0:	4413      	add	r3, r2
 80081a2:	3320      	adds	r3, #32
 80081a4:	881b      	ldrh	r3, [r3, #0]
 80081a6:	2201      	movs	r2, #1
 80081a8:	4619      	mov	r1, r3
 80081aa:	f7fc ff25 	bl	8004ff8 <HAL_GPIO_WritePin>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 0);
}
 80081ae:	e013      	b.n	80081d8 <LCD16X2_DATA+0x180>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 0);
 80081b0:	79fb      	ldrb	r3, [r7, #7]
 80081b2:	4a0b      	ldr	r2, [pc, #44]	@ (80081e0 <LCD16X2_DATA+0x188>)
 80081b4:	2134      	movs	r1, #52	@ 0x34
 80081b6:	fb01 f303 	mul.w	r3, r1, r3
 80081ba:	4413      	add	r3, r2
 80081bc:	331c      	adds	r3, #28
 80081be:	6818      	ldr	r0, [r3, #0]
 80081c0:	79fb      	ldrb	r3, [r7, #7]
 80081c2:	4a07      	ldr	r2, [pc, #28]	@ (80081e0 <LCD16X2_DATA+0x188>)
 80081c4:	2134      	movs	r1, #52	@ 0x34
 80081c6:	fb01 f303 	mul.w	r3, r1, r3
 80081ca:	4413      	add	r3, r2
 80081cc:	3320      	adds	r3, #32
 80081ce:	881b      	ldrh	r3, [r3, #0]
 80081d0:	2200      	movs	r2, #0
 80081d2:	4619      	mov	r1, r3
 80081d4:	f7fc ff10 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 80081d8:	bf00      	nop
 80081da:	3708      	adds	r7, #8
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}
 80081e0:	0800d540 	.word	0x0800d540

080081e4 <LCD16X2_CMD>:

void LCD16X2_CMD(uint8_t LCD16X2_Index, unsigned char CMD)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b088      	sub	sp, #32
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	4603      	mov	r3, r0
 80081ec:	460a      	mov	r2, r1
 80081ee:	71fb      	strb	r3, [r7, #7]
 80081f0:	4613      	mov	r3, r2
 80081f2:	71bb      	strb	r3, [r7, #6]
    // Select Command Register
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 0);
 80081f4:	79fb      	ldrb	r3, [r7, #7]
 80081f6:	4a57      	ldr	r2, [pc, #348]	@ (8008354 <LCD16X2_CMD+0x170>)
 80081f8:	2134      	movs	r1, #52	@ 0x34
 80081fa:	fb01 f303 	mul.w	r3, r1, r3
 80081fe:	4413      	add	r3, r2
 8008200:	332c      	adds	r3, #44	@ 0x2c
 8008202:	6818      	ldr	r0, [r3, #0]
 8008204:	79fb      	ldrb	r3, [r7, #7]
 8008206:	4a53      	ldr	r2, [pc, #332]	@ (8008354 <LCD16X2_CMD+0x170>)
 8008208:	2134      	movs	r1, #52	@ 0x34
 800820a:	fb01 f303 	mul.w	r3, r1, r3
 800820e:	4413      	add	r3, r2
 8008210:	3330      	adds	r3, #48	@ 0x30
 8008212:	881b      	ldrh	r3, [r3, #0]
 8008214:	2200      	movs	r2, #0
 8008216:	4619      	mov	r1, r3
 8008218:	f7fc feee 	bl	8004ff8 <HAL_GPIO_WritePin>
    // Move The Command Data To LCD
	LCD16X2_DATA(LCD16X2_Index, CMD);
 800821c:	79ba      	ldrb	r2, [r7, #6]
 800821e:	79fb      	ldrb	r3, [r7, #7]
 8008220:	4611      	mov	r1, r2
 8008222:	4618      	mov	r0, r3
 8008224:	f7ff ff18 	bl	8008058 <LCD16X2_DATA>
    // Send The EN Clock Signal
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8008228:	79fb      	ldrb	r3, [r7, #7]
 800822a:	4a4a      	ldr	r2, [pc, #296]	@ (8008354 <LCD16X2_CMD+0x170>)
 800822c:	2134      	movs	r1, #52	@ 0x34
 800822e:	fb01 f303 	mul.w	r3, r1, r3
 8008232:	4413      	add	r3, r2
 8008234:	3324      	adds	r3, #36	@ 0x24
 8008236:	6818      	ldr	r0, [r3, #0]
 8008238:	79fb      	ldrb	r3, [r7, #7]
 800823a:	4a46      	ldr	r2, [pc, #280]	@ (8008354 <LCD16X2_CMD+0x170>)
 800823c:	2134      	movs	r1, #52	@ 0x34
 800823e:	fb01 f303 	mul.w	r3, r1, r3
 8008242:	4413      	add	r3, r2
 8008244:	3328      	adds	r3, #40	@ 0x28
 8008246:	881b      	ldrh	r3, [r3, #0]
 8008248:	2200      	movs	r2, #0
 800824a:	4619      	mov	r1, r3
 800824c:	f7fc fed4 	bl	8004ff8 <HAL_GPIO_WritePin>
    DELAY_US(5);
 8008250:	4b41      	ldr	r3, [pc, #260]	@ (8008358 <LCD16X2_CMD+0x174>)
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	61fb      	str	r3, [r7, #28]
 8008256:	4b41      	ldr	r3, [pc, #260]	@ (800835c <LCD16X2_CMD+0x178>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a41      	ldr	r2, [pc, #260]	@ (8008360 <LCD16X2_CMD+0x17c>)
 800825c:	fba2 2303 	umull	r2, r3, r2, r3
 8008260:	0c9a      	lsrs	r2, r3, #18
 8008262:	4613      	mov	r3, r2
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	441a      	add	r2, r3
 8008268:	4b3c      	ldr	r3, [pc, #240]	@ (800835c <LCD16X2_CMD+0x178>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	493c      	ldr	r1, [pc, #240]	@ (8008360 <LCD16X2_CMD+0x17c>)
 800826e:	fba1 1303 	umull	r1, r3, r1, r3
 8008272:	0c9b      	lsrs	r3, r3, #18
 8008274:	085b      	lsrs	r3, r3, #1
 8008276:	1ad3      	subs	r3, r2, r3
 8008278:	61bb      	str	r3, [r7, #24]
 800827a:	4b37      	ldr	r3, [pc, #220]	@ (8008358 <LCD16X2_CMD+0x174>)
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	69fa      	ldr	r2, [r7, #28]
 8008280:	1ad3      	subs	r3, r2, r3
 8008282:	69ba      	ldr	r2, [r7, #24]
 8008284:	429a      	cmp	r2, r3
 8008286:	d8f8      	bhi.n	800827a <LCD16X2_CMD+0x96>
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 8008288:	79fb      	ldrb	r3, [r7, #7]
 800828a:	4a32      	ldr	r2, [pc, #200]	@ (8008354 <LCD16X2_CMD+0x170>)
 800828c:	2134      	movs	r1, #52	@ 0x34
 800828e:	fb01 f303 	mul.w	r3, r1, r3
 8008292:	4413      	add	r3, r2
 8008294:	3324      	adds	r3, #36	@ 0x24
 8008296:	6818      	ldr	r0, [r3, #0]
 8008298:	79fb      	ldrb	r3, [r7, #7]
 800829a:	4a2e      	ldr	r2, [pc, #184]	@ (8008354 <LCD16X2_CMD+0x170>)
 800829c:	2134      	movs	r1, #52	@ 0x34
 800829e:	fb01 f303 	mul.w	r3, r1, r3
 80082a2:	4413      	add	r3, r2
 80082a4:	3328      	adds	r3, #40	@ 0x28
 80082a6:	881b      	ldrh	r3, [r3, #0]
 80082a8:	2201      	movs	r2, #1
 80082aa:	4619      	mov	r1, r3
 80082ac:	f7fc fea4 	bl	8004ff8 <HAL_GPIO_WritePin>
    DELAY_US(5);
 80082b0:	4b29      	ldr	r3, [pc, #164]	@ (8008358 <LCD16X2_CMD+0x174>)
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	617b      	str	r3, [r7, #20]
 80082b6:	4b29      	ldr	r3, [pc, #164]	@ (800835c <LCD16X2_CMD+0x178>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a29      	ldr	r2, [pc, #164]	@ (8008360 <LCD16X2_CMD+0x17c>)
 80082bc:	fba2 2303 	umull	r2, r3, r2, r3
 80082c0:	0c9a      	lsrs	r2, r3, #18
 80082c2:	4613      	mov	r3, r2
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	441a      	add	r2, r3
 80082c8:	4b24      	ldr	r3, [pc, #144]	@ (800835c <LCD16X2_CMD+0x178>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4924      	ldr	r1, [pc, #144]	@ (8008360 <LCD16X2_CMD+0x17c>)
 80082ce:	fba1 1303 	umull	r1, r3, r1, r3
 80082d2:	0c9b      	lsrs	r3, r3, #18
 80082d4:	085b      	lsrs	r3, r3, #1
 80082d6:	1ad3      	subs	r3, r2, r3
 80082d8:	613b      	str	r3, [r7, #16]
 80082da:	4b1f      	ldr	r3, [pc, #124]	@ (8008358 <LCD16X2_CMD+0x174>)
 80082dc:	689b      	ldr	r3, [r3, #8]
 80082de:	697a      	ldr	r2, [r7, #20]
 80082e0:	1ad3      	subs	r3, r2, r3
 80082e2:	693a      	ldr	r2, [r7, #16]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d8f8      	bhi.n	80082da <LCD16X2_CMD+0xf6>
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 80082e8:	79fb      	ldrb	r3, [r7, #7]
 80082ea:	4a1a      	ldr	r2, [pc, #104]	@ (8008354 <LCD16X2_CMD+0x170>)
 80082ec:	2134      	movs	r1, #52	@ 0x34
 80082ee:	fb01 f303 	mul.w	r3, r1, r3
 80082f2:	4413      	add	r3, r2
 80082f4:	3324      	adds	r3, #36	@ 0x24
 80082f6:	6818      	ldr	r0, [r3, #0]
 80082f8:	79fb      	ldrb	r3, [r7, #7]
 80082fa:	4a16      	ldr	r2, [pc, #88]	@ (8008354 <LCD16X2_CMD+0x170>)
 80082fc:	2134      	movs	r1, #52	@ 0x34
 80082fe:	fb01 f303 	mul.w	r3, r1, r3
 8008302:	4413      	add	r3, r2
 8008304:	3328      	adds	r3, #40	@ 0x28
 8008306:	881b      	ldrh	r3, [r3, #0]
 8008308:	2200      	movs	r2, #0
 800830a:	4619      	mov	r1, r3
 800830c:	f7fc fe74 	bl	8004ff8 <HAL_GPIO_WritePin>
    DELAY_US(100);
 8008310:	4b11      	ldr	r3, [pc, #68]	@ (8008358 <LCD16X2_CMD+0x174>)
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	60fb      	str	r3, [r7, #12]
 8008316:	4b11      	ldr	r3, [pc, #68]	@ (800835c <LCD16X2_CMD+0x178>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a11      	ldr	r2, [pc, #68]	@ (8008360 <LCD16X2_CMD+0x17c>)
 800831c:	fba2 2303 	umull	r2, r3, r2, r3
 8008320:	0c9b      	lsrs	r3, r3, #18
 8008322:	2264      	movs	r2, #100	@ 0x64
 8008324:	fb03 f202 	mul.w	r2, r3, r2
 8008328:	4b0c      	ldr	r3, [pc, #48]	@ (800835c <LCD16X2_CMD+0x178>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	490c      	ldr	r1, [pc, #48]	@ (8008360 <LCD16X2_CMD+0x17c>)
 800832e:	fba1 1303 	umull	r1, r3, r1, r3
 8008332:	0c9b      	lsrs	r3, r3, #18
 8008334:	085b      	lsrs	r3, r3, #1
 8008336:	1ad3      	subs	r3, r2, r3
 8008338:	60bb      	str	r3, [r7, #8]
 800833a:	4b07      	ldr	r3, [pc, #28]	@ (8008358 <LCD16X2_CMD+0x174>)
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	1ad3      	subs	r3, r2, r3
 8008342:	68ba      	ldr	r2, [r7, #8]
 8008344:	429a      	cmp	r2, r3
 8008346:	d8f8      	bhi.n	800833a <LCD16X2_CMD+0x156>
}
 8008348:	bf00      	nop
 800834a:	bf00      	nop
 800834c:	3720      	adds	r7, #32
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop
 8008354:	0800d540 	.word	0x0800d540
 8008358:	e000e010 	.word	0xe000e010
 800835c:	20000038 	.word	0x20000038
 8008360:	431bde83 	.word	0x431bde83

08008364 <LCD16X2_Clear>:

void LCD16X2_Clear(uint8_t LCD16X2_Index)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b086      	sub	sp, #24
 8008368:	af00      	add	r7, sp, #0
 800836a:	4603      	mov	r3, r0
 800836c:	71fb      	strb	r3, [r7, #7]
	LCD16X2_CMD(LCD16X2_Index, 0);
 800836e:	79fb      	ldrb	r3, [r7, #7]
 8008370:	2100      	movs	r1, #0
 8008372:	4618      	mov	r0, r3
 8008374:	f7ff ff36 	bl	80081e4 <LCD16X2_CMD>
	LCD16X2_CMD(LCD16X2_Index, 1);
 8008378:	79fb      	ldrb	r3, [r7, #7]
 800837a:	2101      	movs	r1, #1
 800837c:	4618      	mov	r0, r3
 800837e:	f7ff ff31 	bl	80081e4 <LCD16X2_CMD>
    DELAY_MS(2);
 8008382:	2300      	movs	r3, #0
 8008384:	617b      	str	r3, [r7, #20]
 8008386:	e01f      	b.n	80083c8 <LCD16X2_Clear+0x64>
 8008388:	4b13      	ldr	r3, [pc, #76]	@ (80083d8 <LCD16X2_Clear+0x74>)
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	613b      	str	r3, [r7, #16]
 800838e:	4b13      	ldr	r3, [pc, #76]	@ (80083dc <LCD16X2_Clear+0x78>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4a13      	ldr	r2, [pc, #76]	@ (80083e0 <LCD16X2_Clear+0x7c>)
 8008394:	fba2 2303 	umull	r2, r3, r2, r3
 8008398:	0c9b      	lsrs	r3, r3, #18
 800839a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800839e:	fb03 f202 	mul.w	r2, r3, r2
 80083a2:	4b0e      	ldr	r3, [pc, #56]	@ (80083dc <LCD16X2_Clear+0x78>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	490e      	ldr	r1, [pc, #56]	@ (80083e0 <LCD16X2_Clear+0x7c>)
 80083a8:	fba1 1303 	umull	r1, r3, r1, r3
 80083ac:	0c9b      	lsrs	r3, r3, #18
 80083ae:	085b      	lsrs	r3, r3, #1
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	60fb      	str	r3, [r7, #12]
 80083b4:	4b08      	ldr	r3, [pc, #32]	@ (80083d8 <LCD16X2_Clear+0x74>)
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	693a      	ldr	r2, [r7, #16]
 80083ba:	1ad3      	subs	r3, r2, r3
 80083bc:	68fa      	ldr	r2, [r7, #12]
 80083be:	429a      	cmp	r2, r3
 80083c0:	d8f8      	bhi.n	80083b4 <LCD16X2_Clear+0x50>
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	3301      	adds	r3, #1
 80083c6:	617b      	str	r3, [r7, #20]
 80083c8:	697b      	ldr	r3, [r7, #20]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d9dc      	bls.n	8008388 <LCD16X2_Clear+0x24>
}
 80083ce:	bf00      	nop
 80083d0:	bf00      	nop
 80083d2:	3718      	adds	r7, #24
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}
 80083d8:	e000e010 	.word	0xe000e010
 80083dc:	20000038 	.word	0x20000038
 80083e0:	431bde83 	.word	0x431bde83

080083e4 <LCD16X2_Set_Cursor>:

void LCD16X2_Set_Cursor(uint8_t LCD16X2_Index, unsigned char r, unsigned char c)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	4603      	mov	r3, r0
 80083ec:	71fb      	strb	r3, [r7, #7]
 80083ee:	460b      	mov	r3, r1
 80083f0:	71bb      	strb	r3, [r7, #6]
 80083f2:	4613      	mov	r3, r2
 80083f4:	717b      	strb	r3, [r7, #5]
    unsigned char Temp,Low4,High4;
    if(r == 1)
 80083f6:	79bb      	ldrb	r3, [r7, #6]
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	d115      	bne.n	8008428 <LCD16X2_Set_Cursor+0x44>
    {
      Temp  = 0x80 + c - 1; //0x80 is used to move the cursor
 80083fc:	797b      	ldrb	r3, [r7, #5]
 80083fe:	337f      	adds	r3, #127	@ 0x7f
 8008400:	73fb      	strb	r3, [r7, #15]
      High4 = Temp >> 4;
 8008402:	7bfb      	ldrb	r3, [r7, #15]
 8008404:	091b      	lsrs	r3, r3, #4
 8008406:	73bb      	strb	r3, [r7, #14]
      Low4  = Temp & 0x0F;
 8008408:	7bfb      	ldrb	r3, [r7, #15]
 800840a:	f003 030f 	and.w	r3, r3, #15
 800840e:	737b      	strb	r3, [r7, #13]
      LCD16X2_CMD(LCD16X2_Index, High4);
 8008410:	7bba      	ldrb	r2, [r7, #14]
 8008412:	79fb      	ldrb	r3, [r7, #7]
 8008414:	4611      	mov	r1, r2
 8008416:	4618      	mov	r0, r3
 8008418:	f7ff fee4 	bl	80081e4 <LCD16X2_CMD>
      LCD16X2_CMD(LCD16X2_Index, Low4);
 800841c:	7b7a      	ldrb	r2, [r7, #13]
 800841e:	79fb      	ldrb	r3, [r7, #7]
 8008420:	4611      	mov	r1, r2
 8008422:	4618      	mov	r0, r3
 8008424:	f7ff fede 	bl	80081e4 <LCD16X2_CMD>
    }
    if(r == 2)
 8008428:	79bb      	ldrb	r3, [r7, #6]
 800842a:	2b02      	cmp	r3, #2
 800842c:	d115      	bne.n	800845a <LCD16X2_Set_Cursor+0x76>
    {
      Temp  = 0xC0 + c - 1;
 800842e:	797b      	ldrb	r3, [r7, #5]
 8008430:	3b41      	subs	r3, #65	@ 0x41
 8008432:	73fb      	strb	r3, [r7, #15]
      High4 = Temp >> 4;
 8008434:	7bfb      	ldrb	r3, [r7, #15]
 8008436:	091b      	lsrs	r3, r3, #4
 8008438:	73bb      	strb	r3, [r7, #14]
      Low4  = Temp & 0x0F;
 800843a:	7bfb      	ldrb	r3, [r7, #15]
 800843c:	f003 030f 	and.w	r3, r3, #15
 8008440:	737b      	strb	r3, [r7, #13]
      LCD16X2_CMD(LCD16X2_Index, High4);
 8008442:	7bba      	ldrb	r2, [r7, #14]
 8008444:	79fb      	ldrb	r3, [r7, #7]
 8008446:	4611      	mov	r1, r2
 8008448:	4618      	mov	r0, r3
 800844a:	f7ff fecb 	bl	80081e4 <LCD16X2_CMD>
      LCD16X2_CMD(LCD16X2_Index, Low4);
 800844e:	7b7a      	ldrb	r2, [r7, #13]
 8008450:	79fb      	ldrb	r3, [r7, #7]
 8008452:	4611      	mov	r1, r2
 8008454:	4618      	mov	r0, r3
 8008456:	f7ff fec5 	bl	80081e4 <LCD16X2_CMD>
    }
}
 800845a:	bf00      	nop
 800845c:	3710      	adds	r7, #16
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
	...

08008464 <LCD16X2_Init>:

void LCD16X2_Init(uint8_t LCD16X2_Index)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b08e      	sub	sp, #56	@ 0x38
 8008468:	af00      	add	r7, sp, #0
 800846a:	4603      	mov	r3, r0
 800846c:	71fb      	strb	r3, [r7, #7]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 800846e:	bf00      	nop
 8008470:	f7fb fabe 	bl	80039f0 <HAL_GetTick>
 8008474:	4603      	mov	r3, r0
 8008476:	2b31      	cmp	r3, #49	@ 0x31
 8008478:	d9fa      	bls.n	8008470 <LCD16X2_Init+0xc>
	// The Init. Procedure As Described In The Datasheet
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 0);
 800847a:	79fb      	ldrb	r3, [r7, #7]
 800847c:	4a7c      	ldr	r2, [pc, #496]	@ (8008670 <LCD16X2_Init+0x20c>)
 800847e:	2134      	movs	r1, #52	@ 0x34
 8008480:	fb01 f303 	mul.w	r3, r1, r3
 8008484:	4413      	add	r3, r2
 8008486:	332c      	adds	r3, #44	@ 0x2c
 8008488:	6818      	ldr	r0, [r3, #0]
 800848a:	79fb      	ldrb	r3, [r7, #7]
 800848c:	4a78      	ldr	r2, [pc, #480]	@ (8008670 <LCD16X2_Init+0x20c>)
 800848e:	2134      	movs	r1, #52	@ 0x34
 8008490:	fb01 f303 	mul.w	r3, r1, r3
 8008494:	4413      	add	r3, r2
 8008496:	3330      	adds	r3, #48	@ 0x30
 8008498:	881b      	ldrh	r3, [r3, #0]
 800849a:	2200      	movs	r2, #0
 800849c:	4619      	mov	r1, r3
 800849e:	f7fc fdab 	bl	8004ff8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 80084a2:	79fb      	ldrb	r3, [r7, #7]
 80084a4:	4a72      	ldr	r2, [pc, #456]	@ (8008670 <LCD16X2_Init+0x20c>)
 80084a6:	2134      	movs	r1, #52	@ 0x34
 80084a8:	fb01 f303 	mul.w	r3, r1, r3
 80084ac:	4413      	add	r3, r2
 80084ae:	3324      	adds	r3, #36	@ 0x24
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	79fb      	ldrb	r3, [r7, #7]
 80084b4:	4a6e      	ldr	r2, [pc, #440]	@ (8008670 <LCD16X2_Init+0x20c>)
 80084b6:	2134      	movs	r1, #52	@ 0x34
 80084b8:	fb01 f303 	mul.w	r3, r1, r3
 80084bc:	4413      	add	r3, r2
 80084be:	3328      	adds	r3, #40	@ 0x28
 80084c0:	881b      	ldrh	r3, [r3, #0]
 80084c2:	2200      	movs	r2, #0
 80084c4:	4619      	mov	r1, r3
 80084c6:	f7fc fd97 	bl	8004ff8 <HAL_GPIO_WritePin>
    // Init in 4-Bit Data Mode
	LCD16X2_DATA(LCD16X2_Index, 0x00);
 80084ca:	79fb      	ldrb	r3, [r7, #7]
 80084cc:	2100      	movs	r1, #0
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7ff fdc2 	bl	8008058 <LCD16X2_DATA>
    DELAY_MS(150);
 80084d4:	2300      	movs	r3, #0
 80084d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80084d8:	e01f      	b.n	800851a <LCD16X2_Init+0xb6>
 80084da:	4b66      	ldr	r3, [pc, #408]	@ (8008674 <LCD16X2_Init+0x210>)
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	613b      	str	r3, [r7, #16]
 80084e0:	4b65      	ldr	r3, [pc, #404]	@ (8008678 <LCD16X2_Init+0x214>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a65      	ldr	r2, [pc, #404]	@ (800867c <LCD16X2_Init+0x218>)
 80084e6:	fba2 2303 	umull	r2, r3, r2, r3
 80084ea:	0c9b      	lsrs	r3, r3, #18
 80084ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80084f0:	fb03 f202 	mul.w	r2, r3, r2
 80084f4:	4b60      	ldr	r3, [pc, #384]	@ (8008678 <LCD16X2_Init+0x214>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4960      	ldr	r1, [pc, #384]	@ (800867c <LCD16X2_Init+0x218>)
 80084fa:	fba1 1303 	umull	r1, r3, r1, r3
 80084fe:	0c9b      	lsrs	r3, r3, #18
 8008500:	085b      	lsrs	r3, r3, #1
 8008502:	1ad3      	subs	r3, r2, r3
 8008504:	60fb      	str	r3, [r7, #12]
 8008506:	4b5b      	ldr	r3, [pc, #364]	@ (8008674 <LCD16X2_Init+0x210>)
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	693a      	ldr	r2, [r7, #16]
 800850c:	1ad3      	subs	r3, r2, r3
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	429a      	cmp	r2, r3
 8008512:	d8f8      	bhi.n	8008506 <LCD16X2_Init+0xa2>
 8008514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008516:	3301      	adds	r3, #1
 8008518:	637b      	str	r3, [r7, #52]	@ 0x34
 800851a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800851c:	2b95      	cmp	r3, #149	@ 0x95
 800851e:	d9dc      	bls.n	80084da <LCD16X2_Init+0x76>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 8008520:	79fb      	ldrb	r3, [r7, #7]
 8008522:	2103      	movs	r1, #3
 8008524:	4618      	mov	r0, r3
 8008526:	f7ff fe5d 	bl	80081e4 <LCD16X2_CMD>
    DELAY_MS(5);
 800852a:	2300      	movs	r3, #0
 800852c:	633b      	str	r3, [r7, #48]	@ 0x30
 800852e:	e01f      	b.n	8008570 <LCD16X2_Init+0x10c>
 8008530:	4b50      	ldr	r3, [pc, #320]	@ (8008674 <LCD16X2_Init+0x210>)
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	61bb      	str	r3, [r7, #24]
 8008536:	4b50      	ldr	r3, [pc, #320]	@ (8008678 <LCD16X2_Init+0x214>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a50      	ldr	r2, [pc, #320]	@ (800867c <LCD16X2_Init+0x218>)
 800853c:	fba2 2303 	umull	r2, r3, r2, r3
 8008540:	0c9b      	lsrs	r3, r3, #18
 8008542:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008546:	fb03 f202 	mul.w	r2, r3, r2
 800854a:	4b4b      	ldr	r3, [pc, #300]	@ (8008678 <LCD16X2_Init+0x214>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	494b      	ldr	r1, [pc, #300]	@ (800867c <LCD16X2_Init+0x218>)
 8008550:	fba1 1303 	umull	r1, r3, r1, r3
 8008554:	0c9b      	lsrs	r3, r3, #18
 8008556:	085b      	lsrs	r3, r3, #1
 8008558:	1ad3      	subs	r3, r2, r3
 800855a:	617b      	str	r3, [r7, #20]
 800855c:	4b45      	ldr	r3, [pc, #276]	@ (8008674 <LCD16X2_Init+0x210>)
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	69ba      	ldr	r2, [r7, #24]
 8008562:	1ad3      	subs	r3, r2, r3
 8008564:	697a      	ldr	r2, [r7, #20]
 8008566:	429a      	cmp	r2, r3
 8008568:	d8f8      	bhi.n	800855c <LCD16X2_Init+0xf8>
 800856a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856c:	3301      	adds	r3, #1
 800856e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008572:	2b04      	cmp	r3, #4
 8008574:	d9dc      	bls.n	8008530 <LCD16X2_Init+0xcc>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 8008576:	79fb      	ldrb	r3, [r7, #7]
 8008578:	2103      	movs	r1, #3
 800857a:	4618      	mov	r0, r3
 800857c:	f7ff fe32 	bl	80081e4 <LCD16X2_CMD>
    DELAY_MS(5);
 8008580:	2300      	movs	r3, #0
 8008582:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008584:	e01f      	b.n	80085c6 <LCD16X2_Init+0x162>
 8008586:	4b3b      	ldr	r3, [pc, #236]	@ (8008674 <LCD16X2_Init+0x210>)
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	623b      	str	r3, [r7, #32]
 800858c:	4b3a      	ldr	r3, [pc, #232]	@ (8008678 <LCD16X2_Init+0x214>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	4a3a      	ldr	r2, [pc, #232]	@ (800867c <LCD16X2_Init+0x218>)
 8008592:	fba2 2303 	umull	r2, r3, r2, r3
 8008596:	0c9b      	lsrs	r3, r3, #18
 8008598:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800859c:	fb03 f202 	mul.w	r2, r3, r2
 80085a0:	4b35      	ldr	r3, [pc, #212]	@ (8008678 <LCD16X2_Init+0x214>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4935      	ldr	r1, [pc, #212]	@ (800867c <LCD16X2_Init+0x218>)
 80085a6:	fba1 1303 	umull	r1, r3, r1, r3
 80085aa:	0c9b      	lsrs	r3, r3, #18
 80085ac:	085b      	lsrs	r3, r3, #1
 80085ae:	1ad3      	subs	r3, r2, r3
 80085b0:	61fb      	str	r3, [r7, #28]
 80085b2:	4b30      	ldr	r3, [pc, #192]	@ (8008674 <LCD16X2_Init+0x210>)
 80085b4:	689b      	ldr	r3, [r3, #8]
 80085b6:	6a3a      	ldr	r2, [r7, #32]
 80085b8:	1ad3      	subs	r3, r2, r3
 80085ba:	69fa      	ldr	r2, [r7, #28]
 80085bc:	429a      	cmp	r2, r3
 80085be:	d8f8      	bhi.n	80085b2 <LCD16X2_Init+0x14e>
 80085c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c2:	3301      	adds	r3, #1
 80085c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085c8:	2b04      	cmp	r3, #4
 80085ca:	d9dc      	bls.n	8008586 <LCD16X2_Init+0x122>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 80085cc:	79fb      	ldrb	r3, [r7, #7]
 80085ce:	2103      	movs	r1, #3
 80085d0:	4618      	mov	r0, r3
 80085d2:	f7ff fe07 	bl	80081e4 <LCD16X2_CMD>
    DELAY_US(150);
 80085d6:	4b27      	ldr	r3, [pc, #156]	@ (8008674 <LCD16X2_Init+0x210>)
 80085d8:	689b      	ldr	r3, [r3, #8]
 80085da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80085dc:	4b26      	ldr	r3, [pc, #152]	@ (8008678 <LCD16X2_Init+0x214>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a26      	ldr	r2, [pc, #152]	@ (800867c <LCD16X2_Init+0x218>)
 80085e2:	fba2 2303 	umull	r2, r3, r2, r3
 80085e6:	0c9b      	lsrs	r3, r3, #18
 80085e8:	2296      	movs	r2, #150	@ 0x96
 80085ea:	fb03 f202 	mul.w	r2, r3, r2
 80085ee:	4b22      	ldr	r3, [pc, #136]	@ (8008678 <LCD16X2_Init+0x214>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4922      	ldr	r1, [pc, #136]	@ (800867c <LCD16X2_Init+0x218>)
 80085f4:	fba1 1303 	umull	r1, r3, r1, r3
 80085f8:	0c9b      	lsrs	r3, r3, #18
 80085fa:	085b      	lsrs	r3, r3, #1
 80085fc:	1ad3      	subs	r3, r2, r3
 80085fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8008600:	4b1c      	ldr	r3, [pc, #112]	@ (8008674 <LCD16X2_Init+0x210>)
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008606:	1ad3      	subs	r3, r2, r3
 8008608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800860a:	429a      	cmp	r2, r3
 800860c:	d8f8      	bhi.n	8008600 <LCD16X2_Init+0x19c>
    // The Rest of The Init Sequence As Defined in The Hitachi HD44780 Datasheet
    LCD16X2_CMD(LCD16X2_Index, 0x02);
 800860e:	79fb      	ldrb	r3, [r7, #7]
 8008610:	2102      	movs	r1, #2
 8008612:	4618      	mov	r0, r3
 8008614:	f7ff fde6 	bl	80081e4 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x02);
 8008618:	79fb      	ldrb	r3, [r7, #7]
 800861a:	2102      	movs	r1, #2
 800861c:	4618      	mov	r0, r3
 800861e:	f7ff fde1 	bl	80081e4 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x08);
 8008622:	79fb      	ldrb	r3, [r7, #7]
 8008624:	2108      	movs	r1, #8
 8008626:	4618      	mov	r0, r3
 8008628:	f7ff fddc 	bl	80081e4 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 800862c:	79fb      	ldrb	r3, [r7, #7]
 800862e:	2100      	movs	r1, #0
 8008630:	4618      	mov	r0, r3
 8008632:	f7ff fdd7 	bl	80081e4 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x0C);
 8008636:	79fb      	ldrb	r3, [r7, #7]
 8008638:	210c      	movs	r1, #12
 800863a:	4618      	mov	r0, r3
 800863c:	f7ff fdd2 	bl	80081e4 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 8008640:	79fb      	ldrb	r3, [r7, #7]
 8008642:	2100      	movs	r1, #0
 8008644:	4618      	mov	r0, r3
 8008646:	f7ff fdcd 	bl	80081e4 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x06);
 800864a:	79fb      	ldrb	r3, [r7, #7]
 800864c:	2106      	movs	r1, #6
 800864e:	4618      	mov	r0, r3
 8008650:	f7ff fdc8 	bl	80081e4 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 8008654:	79fb      	ldrb	r3, [r7, #7]
 8008656:	2100      	movs	r1, #0
 8008658:	4618      	mov	r0, r3
 800865a:	f7ff fdc3 	bl	80081e4 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x01);
 800865e:	79fb      	ldrb	r3, [r7, #7]
 8008660:	2101      	movs	r1, #1
 8008662:	4618      	mov	r0, r3
 8008664:	f7ff fdbe 	bl	80081e4 <LCD16X2_CMD>
}
 8008668:	bf00      	nop
 800866a:	3738      	adds	r7, #56	@ 0x38
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}
 8008670:	0800d540 	.word	0x0800d540
 8008674:	e000e010 	.word	0xe000e010
 8008678:	20000038 	.word	0x20000038
 800867c:	431bde83 	.word	0x431bde83

08008680 <LCD16X2_Write_Char>:

void LCD16X2_Write_Char(uint8_t LCD16X2_Index, char Data)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b090      	sub	sp, #64	@ 0x40
 8008684:	af00      	add	r7, sp, #0
 8008686:	4603      	mov	r3, r0
 8008688:	460a      	mov	r2, r1
 800868a:	71fb      	strb	r3, [r7, #7]
 800868c:	4613      	mov	r3, r2
 800868e:	71bb      	strb	r3, [r7, #6]
   char Low4,High4;
   Low4  = Data & 0x0F;
 8008690:	79bb      	ldrb	r3, [r7, #6]
 8008692:	f003 030f 	and.w	r3, r3, #15
 8008696:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
   High4 = Data & 0xF0;
 800869a:	79bb      	ldrb	r3, [r7, #6]
 800869c:	f023 030f 	bic.w	r3, r3, #15
 80086a0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 1);
 80086a4:	79fb      	ldrb	r3, [r7, #7]
 80086a6:	4aa4      	ldr	r2, [pc, #656]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 80086a8:	2134      	movs	r1, #52	@ 0x34
 80086aa:	fb01 f303 	mul.w	r3, r1, r3
 80086ae:	4413      	add	r3, r2
 80086b0:	332c      	adds	r3, #44	@ 0x2c
 80086b2:	6818      	ldr	r0, [r3, #0]
 80086b4:	79fb      	ldrb	r3, [r7, #7]
 80086b6:	4aa0      	ldr	r2, [pc, #640]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 80086b8:	2134      	movs	r1, #52	@ 0x34
 80086ba:	fb01 f303 	mul.w	r3, r1, r3
 80086be:	4413      	add	r3, r2
 80086c0:	3330      	adds	r3, #48	@ 0x30
 80086c2:	881b      	ldrh	r3, [r3, #0]
 80086c4:	2201      	movs	r2, #1
 80086c6:	4619      	mov	r1, r3
 80086c8:	f7fc fc96 	bl	8004ff8 <HAL_GPIO_WritePin>

   LCD16X2_DATA(LCD16X2_Index, (High4>>4));
 80086cc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80086d0:	091b      	lsrs	r3, r3, #4
 80086d2:	b2da      	uxtb	r2, r3
 80086d4:	79fb      	ldrb	r3, [r7, #7]
 80086d6:	4611      	mov	r1, r2
 80086d8:	4618      	mov	r0, r3
 80086da:	f7ff fcbd 	bl	8008058 <LCD16X2_DATA>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 80086de:	79fb      	ldrb	r3, [r7, #7]
 80086e0:	4a95      	ldr	r2, [pc, #596]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 80086e2:	2134      	movs	r1, #52	@ 0x34
 80086e4:	fb01 f303 	mul.w	r3, r1, r3
 80086e8:	4413      	add	r3, r2
 80086ea:	3324      	adds	r3, #36	@ 0x24
 80086ec:	6818      	ldr	r0, [r3, #0]
 80086ee:	79fb      	ldrb	r3, [r7, #7]
 80086f0:	4a91      	ldr	r2, [pc, #580]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 80086f2:	2134      	movs	r1, #52	@ 0x34
 80086f4:	fb01 f303 	mul.w	r3, r1, r3
 80086f8:	4413      	add	r3, r2
 80086fa:	3328      	adds	r3, #40	@ 0x28
 80086fc:	881b      	ldrh	r3, [r3, #0]
 80086fe:	2200      	movs	r2, #0
 8008700:	4619      	mov	r1, r3
 8008702:	f7fc fc79 	bl	8004ff8 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8008706:	4b8d      	ldr	r3, [pc, #564]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800870c:	4b8c      	ldr	r3, [pc, #560]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a8c      	ldr	r2, [pc, #560]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 8008712:	fba2 2303 	umull	r2, r3, r2, r3
 8008716:	0c9a      	lsrs	r2, r3, #18
 8008718:	4613      	mov	r3, r2
 800871a:	009b      	lsls	r3, r3, #2
 800871c:	441a      	add	r2, r3
 800871e:	4b88      	ldr	r3, [pc, #544]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4988      	ldr	r1, [pc, #544]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 8008724:	fba1 1303 	umull	r1, r3, r1, r3
 8008728:	0c9b      	lsrs	r3, r3, #18
 800872a:	085b      	lsrs	r3, r3, #1
 800872c:	1ad3      	subs	r3, r2, r3
 800872e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008730:	4b82      	ldr	r3, [pc, #520]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 8008732:	689b      	ldr	r3, [r3, #8]
 8008734:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008736:	1ad3      	subs	r3, r2, r3
 8008738:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800873a:	429a      	cmp	r2, r3
 800873c:	d8f8      	bhi.n	8008730 <LCD16X2_Write_Char+0xb0>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 800873e:	79fb      	ldrb	r3, [r7, #7]
 8008740:	4a7d      	ldr	r2, [pc, #500]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 8008742:	2134      	movs	r1, #52	@ 0x34
 8008744:	fb01 f303 	mul.w	r3, r1, r3
 8008748:	4413      	add	r3, r2
 800874a:	3324      	adds	r3, #36	@ 0x24
 800874c:	6818      	ldr	r0, [r3, #0]
 800874e:	79fb      	ldrb	r3, [r7, #7]
 8008750:	4a79      	ldr	r2, [pc, #484]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 8008752:	2134      	movs	r1, #52	@ 0x34
 8008754:	fb01 f303 	mul.w	r3, r1, r3
 8008758:	4413      	add	r3, r2
 800875a:	3328      	adds	r3, #40	@ 0x28
 800875c:	881b      	ldrh	r3, [r3, #0]
 800875e:	2201      	movs	r2, #1
 8008760:	4619      	mov	r1, r3
 8008762:	f7fc fc49 	bl	8004ff8 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8008766:	4b75      	ldr	r3, [pc, #468]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 8008768:	689b      	ldr	r3, [r3, #8]
 800876a:	633b      	str	r3, [r7, #48]	@ 0x30
 800876c:	4b74      	ldr	r3, [pc, #464]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a74      	ldr	r2, [pc, #464]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 8008772:	fba2 2303 	umull	r2, r3, r2, r3
 8008776:	0c9a      	lsrs	r2, r3, #18
 8008778:	4613      	mov	r3, r2
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	441a      	add	r2, r3
 800877e:	4b70      	ldr	r3, [pc, #448]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4970      	ldr	r1, [pc, #448]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 8008784:	fba1 1303 	umull	r1, r3, r1, r3
 8008788:	0c9b      	lsrs	r3, r3, #18
 800878a:	085b      	lsrs	r3, r3, #1
 800878c:	1ad3      	subs	r3, r2, r3
 800878e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008790:	4b6a      	ldr	r3, [pc, #424]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008796:	1ad3      	subs	r3, r2, r3
 8008798:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800879a:	429a      	cmp	r2, r3
 800879c:	d8f8      	bhi.n	8008790 <LCD16X2_Write_Char+0x110>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 800879e:	79fb      	ldrb	r3, [r7, #7]
 80087a0:	4a65      	ldr	r2, [pc, #404]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 80087a2:	2134      	movs	r1, #52	@ 0x34
 80087a4:	fb01 f303 	mul.w	r3, r1, r3
 80087a8:	4413      	add	r3, r2
 80087aa:	3324      	adds	r3, #36	@ 0x24
 80087ac:	6818      	ldr	r0, [r3, #0]
 80087ae:	79fb      	ldrb	r3, [r7, #7]
 80087b0:	4a61      	ldr	r2, [pc, #388]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 80087b2:	2134      	movs	r1, #52	@ 0x34
 80087b4:	fb01 f303 	mul.w	r3, r1, r3
 80087b8:	4413      	add	r3, r2
 80087ba:	3328      	adds	r3, #40	@ 0x28
 80087bc:	881b      	ldrh	r3, [r3, #0]
 80087be:	2200      	movs	r2, #0
 80087c0:	4619      	mov	r1, r3
 80087c2:	f7fc fc19 	bl	8004ff8 <HAL_GPIO_WritePin>
   DELAY_US(100);
 80087c6:	4b5d      	ldr	r3, [pc, #372]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087cc:	4b5c      	ldr	r3, [pc, #368]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a5c      	ldr	r2, [pc, #368]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 80087d2:	fba2 2303 	umull	r2, r3, r2, r3
 80087d6:	0c9b      	lsrs	r3, r3, #18
 80087d8:	2264      	movs	r2, #100	@ 0x64
 80087da:	fb03 f202 	mul.w	r2, r3, r2
 80087de:	4b58      	ldr	r3, [pc, #352]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4958      	ldr	r1, [pc, #352]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 80087e4:	fba1 1303 	umull	r1, r3, r1, r3
 80087e8:	0c9b      	lsrs	r3, r3, #18
 80087ea:	085b      	lsrs	r3, r3, #1
 80087ec:	1ad3      	subs	r3, r2, r3
 80087ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80087f0:	4b52      	ldr	r3, [pc, #328]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087f6:	1ad3      	subs	r3, r2, r3
 80087f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087fa:	429a      	cmp	r2, r3
 80087fc:	d8f8      	bhi.n	80087f0 <LCD16X2_Write_Char+0x170>

   LCD16X2_DATA(LCD16X2_Index, Low4);
 80087fe:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008802:	79fb      	ldrb	r3, [r7, #7]
 8008804:	4611      	mov	r1, r2
 8008806:	4618      	mov	r0, r3
 8008808:	f7ff fc26 	bl	8008058 <LCD16X2_DATA>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 800880c:	79fb      	ldrb	r3, [r7, #7]
 800880e:	4a4a      	ldr	r2, [pc, #296]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 8008810:	2134      	movs	r1, #52	@ 0x34
 8008812:	fb01 f303 	mul.w	r3, r1, r3
 8008816:	4413      	add	r3, r2
 8008818:	3324      	adds	r3, #36	@ 0x24
 800881a:	6818      	ldr	r0, [r3, #0]
 800881c:	79fb      	ldrb	r3, [r7, #7]
 800881e:	4a46      	ldr	r2, [pc, #280]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 8008820:	2134      	movs	r1, #52	@ 0x34
 8008822:	fb01 f303 	mul.w	r3, r1, r3
 8008826:	4413      	add	r3, r2
 8008828:	3328      	adds	r3, #40	@ 0x28
 800882a:	881b      	ldrh	r3, [r3, #0]
 800882c:	2200      	movs	r2, #0
 800882e:	4619      	mov	r1, r3
 8008830:	f7fc fbe2 	bl	8004ff8 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8008834:	4b41      	ldr	r3, [pc, #260]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	623b      	str	r3, [r7, #32]
 800883a:	4b41      	ldr	r3, [pc, #260]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a41      	ldr	r2, [pc, #260]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 8008840:	fba2 2303 	umull	r2, r3, r2, r3
 8008844:	0c9a      	lsrs	r2, r3, #18
 8008846:	4613      	mov	r3, r2
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	441a      	add	r2, r3
 800884c:	4b3c      	ldr	r3, [pc, #240]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	493c      	ldr	r1, [pc, #240]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 8008852:	fba1 1303 	umull	r1, r3, r1, r3
 8008856:	0c9b      	lsrs	r3, r3, #18
 8008858:	085b      	lsrs	r3, r3, #1
 800885a:	1ad3      	subs	r3, r2, r3
 800885c:	61fb      	str	r3, [r7, #28]
 800885e:	4b37      	ldr	r3, [pc, #220]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	6a3a      	ldr	r2, [r7, #32]
 8008864:	1ad3      	subs	r3, r2, r3
 8008866:	69fa      	ldr	r2, [r7, #28]
 8008868:	429a      	cmp	r2, r3
 800886a:	d8f8      	bhi.n	800885e <LCD16X2_Write_Char+0x1de>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 800886c:	79fb      	ldrb	r3, [r7, #7]
 800886e:	4a32      	ldr	r2, [pc, #200]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 8008870:	2134      	movs	r1, #52	@ 0x34
 8008872:	fb01 f303 	mul.w	r3, r1, r3
 8008876:	4413      	add	r3, r2
 8008878:	3324      	adds	r3, #36	@ 0x24
 800887a:	6818      	ldr	r0, [r3, #0]
 800887c:	79fb      	ldrb	r3, [r7, #7]
 800887e:	4a2e      	ldr	r2, [pc, #184]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 8008880:	2134      	movs	r1, #52	@ 0x34
 8008882:	fb01 f303 	mul.w	r3, r1, r3
 8008886:	4413      	add	r3, r2
 8008888:	3328      	adds	r3, #40	@ 0x28
 800888a:	881b      	ldrh	r3, [r3, #0]
 800888c:	2201      	movs	r2, #1
 800888e:	4619      	mov	r1, r3
 8008890:	f7fc fbb2 	bl	8004ff8 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8008894:	4b29      	ldr	r3, [pc, #164]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	61bb      	str	r3, [r7, #24]
 800889a:	4b29      	ldr	r3, [pc, #164]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a29      	ldr	r2, [pc, #164]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 80088a0:	fba2 2303 	umull	r2, r3, r2, r3
 80088a4:	0c9a      	lsrs	r2, r3, #18
 80088a6:	4613      	mov	r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	441a      	add	r2, r3
 80088ac:	4b24      	ldr	r3, [pc, #144]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4924      	ldr	r1, [pc, #144]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 80088b2:	fba1 1303 	umull	r1, r3, r1, r3
 80088b6:	0c9b      	lsrs	r3, r3, #18
 80088b8:	085b      	lsrs	r3, r3, #1
 80088ba:	1ad3      	subs	r3, r2, r3
 80088bc:	617b      	str	r3, [r7, #20]
 80088be:	4b1f      	ldr	r3, [pc, #124]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	69ba      	ldr	r2, [r7, #24]
 80088c4:	1ad3      	subs	r3, r2, r3
 80088c6:	697a      	ldr	r2, [r7, #20]
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d8f8      	bhi.n	80088be <LCD16X2_Write_Char+0x23e>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 80088cc:	79fb      	ldrb	r3, [r7, #7]
 80088ce:	4a1a      	ldr	r2, [pc, #104]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 80088d0:	2134      	movs	r1, #52	@ 0x34
 80088d2:	fb01 f303 	mul.w	r3, r1, r3
 80088d6:	4413      	add	r3, r2
 80088d8:	3324      	adds	r3, #36	@ 0x24
 80088da:	6818      	ldr	r0, [r3, #0]
 80088dc:	79fb      	ldrb	r3, [r7, #7]
 80088de:	4a16      	ldr	r2, [pc, #88]	@ (8008938 <LCD16X2_Write_Char+0x2b8>)
 80088e0:	2134      	movs	r1, #52	@ 0x34
 80088e2:	fb01 f303 	mul.w	r3, r1, r3
 80088e6:	4413      	add	r3, r2
 80088e8:	3328      	adds	r3, #40	@ 0x28
 80088ea:	881b      	ldrh	r3, [r3, #0]
 80088ec:	2200      	movs	r2, #0
 80088ee:	4619      	mov	r1, r3
 80088f0:	f7fc fb82 	bl	8004ff8 <HAL_GPIO_WritePin>
   DELAY_US(100);
 80088f4:	4b11      	ldr	r3, [pc, #68]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	613b      	str	r3, [r7, #16]
 80088fa:	4b11      	ldr	r3, [pc, #68]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a11      	ldr	r2, [pc, #68]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 8008900:	fba2 2303 	umull	r2, r3, r2, r3
 8008904:	0c9b      	lsrs	r3, r3, #18
 8008906:	2264      	movs	r2, #100	@ 0x64
 8008908:	fb03 f202 	mul.w	r2, r3, r2
 800890c:	4b0c      	ldr	r3, [pc, #48]	@ (8008940 <LCD16X2_Write_Char+0x2c0>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	490c      	ldr	r1, [pc, #48]	@ (8008944 <LCD16X2_Write_Char+0x2c4>)
 8008912:	fba1 1303 	umull	r1, r3, r1, r3
 8008916:	0c9b      	lsrs	r3, r3, #18
 8008918:	085b      	lsrs	r3, r3, #1
 800891a:	1ad3      	subs	r3, r2, r3
 800891c:	60fb      	str	r3, [r7, #12]
 800891e:	4b07      	ldr	r3, [pc, #28]	@ (800893c <LCD16X2_Write_Char+0x2bc>)
 8008920:	689b      	ldr	r3, [r3, #8]
 8008922:	693a      	ldr	r2, [r7, #16]
 8008924:	1ad3      	subs	r3, r2, r3
 8008926:	68fa      	ldr	r2, [r7, #12]
 8008928:	429a      	cmp	r2, r3
 800892a:	d8f8      	bhi.n	800891e <LCD16X2_Write_Char+0x29e>
}
 800892c:	bf00      	nop
 800892e:	bf00      	nop
 8008930:	3740      	adds	r7, #64	@ 0x40
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
 8008936:	bf00      	nop
 8008938:	0800d540 	.word	0x0800d540
 800893c:	e000e010 	.word	0xe000e010
 8008940:	20000038 	.word	0x20000038
 8008944:	431bde83 	.word	0x431bde83

08008948 <LCD16X2_Write_String>:

void LCD16X2_Write_String(uint8_t LCD16X2_Index, char *str)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	4603      	mov	r3, r0
 8008950:	6039      	str	r1, [r7, #0]
 8008952:	71fb      	strb	r3, [r7, #7]
    int i;
    for(i=0; str[i]!='\0'; i++)
 8008954:	2300      	movs	r3, #0
 8008956:	60fb      	str	r3, [r7, #12]
 8008958:	e00b      	b.n	8008972 <LCD16X2_Write_String+0x2a>
    {
    	LCD16X2_Write_Char(LCD16X2_Index, str[i]);
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	683a      	ldr	r2, [r7, #0]
 800895e:	4413      	add	r3, r2
 8008960:	781a      	ldrb	r2, [r3, #0]
 8008962:	79fb      	ldrb	r3, [r7, #7]
 8008964:	4611      	mov	r1, r2
 8008966:	4618      	mov	r0, r3
 8008968:	f7ff fe8a 	bl	8008680 <LCD16X2_Write_Char>
    for(i=0; str[i]!='\0'; i++)
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	3301      	adds	r3, #1
 8008970:	60fb      	str	r3, [r7, #12]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	683a      	ldr	r2, [r7, #0]
 8008976:	4413      	add	r3, r2
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1ed      	bne.n	800895a <LCD16X2_Write_String+0x12>
    }
}
 800897e:	bf00      	nop
 8008980:	bf00      	nop
 8008982:	3710      	adds	r7, #16
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <__cvt>:
 8008988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800898c:	ec57 6b10 	vmov	r6, r7, d0
 8008990:	2f00      	cmp	r7, #0
 8008992:	460c      	mov	r4, r1
 8008994:	4619      	mov	r1, r3
 8008996:	463b      	mov	r3, r7
 8008998:	bfbb      	ittet	lt
 800899a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800899e:	461f      	movlt	r7, r3
 80089a0:	2300      	movge	r3, #0
 80089a2:	232d      	movlt	r3, #45	@ 0x2d
 80089a4:	700b      	strb	r3, [r1, #0]
 80089a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80089ac:	4691      	mov	r9, r2
 80089ae:	f023 0820 	bic.w	r8, r3, #32
 80089b2:	bfbc      	itt	lt
 80089b4:	4632      	movlt	r2, r6
 80089b6:	4616      	movlt	r6, r2
 80089b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80089bc:	d005      	beq.n	80089ca <__cvt+0x42>
 80089be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80089c2:	d100      	bne.n	80089c6 <__cvt+0x3e>
 80089c4:	3401      	adds	r4, #1
 80089c6:	2102      	movs	r1, #2
 80089c8:	e000      	b.n	80089cc <__cvt+0x44>
 80089ca:	2103      	movs	r1, #3
 80089cc:	ab03      	add	r3, sp, #12
 80089ce:	9301      	str	r3, [sp, #4]
 80089d0:	ab02      	add	r3, sp, #8
 80089d2:	9300      	str	r3, [sp, #0]
 80089d4:	ec47 6b10 	vmov	d0, r6, r7
 80089d8:	4653      	mov	r3, sl
 80089da:	4622      	mov	r2, r4
 80089dc:	f001 fa40 	bl	8009e60 <_dtoa_r>
 80089e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80089e4:	4605      	mov	r5, r0
 80089e6:	d119      	bne.n	8008a1c <__cvt+0x94>
 80089e8:	f019 0f01 	tst.w	r9, #1
 80089ec:	d00e      	beq.n	8008a0c <__cvt+0x84>
 80089ee:	eb00 0904 	add.w	r9, r0, r4
 80089f2:	2200      	movs	r2, #0
 80089f4:	2300      	movs	r3, #0
 80089f6:	4630      	mov	r0, r6
 80089f8:	4639      	mov	r1, r7
 80089fa:	f7f8 f865 	bl	8000ac8 <__aeabi_dcmpeq>
 80089fe:	b108      	cbz	r0, 8008a04 <__cvt+0x7c>
 8008a00:	f8cd 900c 	str.w	r9, [sp, #12]
 8008a04:	2230      	movs	r2, #48	@ 0x30
 8008a06:	9b03      	ldr	r3, [sp, #12]
 8008a08:	454b      	cmp	r3, r9
 8008a0a:	d31e      	bcc.n	8008a4a <__cvt+0xc2>
 8008a0c:	9b03      	ldr	r3, [sp, #12]
 8008a0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a10:	1b5b      	subs	r3, r3, r5
 8008a12:	4628      	mov	r0, r5
 8008a14:	6013      	str	r3, [r2, #0]
 8008a16:	b004      	add	sp, #16
 8008a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008a20:	eb00 0904 	add.w	r9, r0, r4
 8008a24:	d1e5      	bne.n	80089f2 <__cvt+0x6a>
 8008a26:	7803      	ldrb	r3, [r0, #0]
 8008a28:	2b30      	cmp	r3, #48	@ 0x30
 8008a2a:	d10a      	bne.n	8008a42 <__cvt+0xba>
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	2300      	movs	r3, #0
 8008a30:	4630      	mov	r0, r6
 8008a32:	4639      	mov	r1, r7
 8008a34:	f7f8 f848 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a38:	b918      	cbnz	r0, 8008a42 <__cvt+0xba>
 8008a3a:	f1c4 0401 	rsb	r4, r4, #1
 8008a3e:	f8ca 4000 	str.w	r4, [sl]
 8008a42:	f8da 3000 	ldr.w	r3, [sl]
 8008a46:	4499      	add	r9, r3
 8008a48:	e7d3      	b.n	80089f2 <__cvt+0x6a>
 8008a4a:	1c59      	adds	r1, r3, #1
 8008a4c:	9103      	str	r1, [sp, #12]
 8008a4e:	701a      	strb	r2, [r3, #0]
 8008a50:	e7d9      	b.n	8008a06 <__cvt+0x7e>

08008a52 <__exponent>:
 8008a52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a54:	2900      	cmp	r1, #0
 8008a56:	bfba      	itte	lt
 8008a58:	4249      	neglt	r1, r1
 8008a5a:	232d      	movlt	r3, #45	@ 0x2d
 8008a5c:	232b      	movge	r3, #43	@ 0x2b
 8008a5e:	2909      	cmp	r1, #9
 8008a60:	7002      	strb	r2, [r0, #0]
 8008a62:	7043      	strb	r3, [r0, #1]
 8008a64:	dd29      	ble.n	8008aba <__exponent+0x68>
 8008a66:	f10d 0307 	add.w	r3, sp, #7
 8008a6a:	461d      	mov	r5, r3
 8008a6c:	270a      	movs	r7, #10
 8008a6e:	461a      	mov	r2, r3
 8008a70:	fbb1 f6f7 	udiv	r6, r1, r7
 8008a74:	fb07 1416 	mls	r4, r7, r6, r1
 8008a78:	3430      	adds	r4, #48	@ 0x30
 8008a7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008a7e:	460c      	mov	r4, r1
 8008a80:	2c63      	cmp	r4, #99	@ 0x63
 8008a82:	f103 33ff 	add.w	r3, r3, #4294967295
 8008a86:	4631      	mov	r1, r6
 8008a88:	dcf1      	bgt.n	8008a6e <__exponent+0x1c>
 8008a8a:	3130      	adds	r1, #48	@ 0x30
 8008a8c:	1e94      	subs	r4, r2, #2
 8008a8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008a92:	1c41      	adds	r1, r0, #1
 8008a94:	4623      	mov	r3, r4
 8008a96:	42ab      	cmp	r3, r5
 8008a98:	d30a      	bcc.n	8008ab0 <__exponent+0x5e>
 8008a9a:	f10d 0309 	add.w	r3, sp, #9
 8008a9e:	1a9b      	subs	r3, r3, r2
 8008aa0:	42ac      	cmp	r4, r5
 8008aa2:	bf88      	it	hi
 8008aa4:	2300      	movhi	r3, #0
 8008aa6:	3302      	adds	r3, #2
 8008aa8:	4403      	add	r3, r0
 8008aaa:	1a18      	subs	r0, r3, r0
 8008aac:	b003      	add	sp, #12
 8008aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ab0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008ab4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008ab8:	e7ed      	b.n	8008a96 <__exponent+0x44>
 8008aba:	2330      	movs	r3, #48	@ 0x30
 8008abc:	3130      	adds	r1, #48	@ 0x30
 8008abe:	7083      	strb	r3, [r0, #2]
 8008ac0:	70c1      	strb	r1, [r0, #3]
 8008ac2:	1d03      	adds	r3, r0, #4
 8008ac4:	e7f1      	b.n	8008aaa <__exponent+0x58>
	...

08008ac8 <_printf_float>:
 8008ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008acc:	b08d      	sub	sp, #52	@ 0x34
 8008ace:	460c      	mov	r4, r1
 8008ad0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008ad4:	4616      	mov	r6, r2
 8008ad6:	461f      	mov	r7, r3
 8008ad8:	4605      	mov	r5, r0
 8008ada:	f001 f8a5 	bl	8009c28 <_localeconv_r>
 8008ade:	6803      	ldr	r3, [r0, #0]
 8008ae0:	9304      	str	r3, [sp, #16]
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f7f7 fbc4 	bl	8000270 <strlen>
 8008ae8:	2300      	movs	r3, #0
 8008aea:	930a      	str	r3, [sp, #40]	@ 0x28
 8008aec:	f8d8 3000 	ldr.w	r3, [r8]
 8008af0:	9005      	str	r0, [sp, #20]
 8008af2:	3307      	adds	r3, #7
 8008af4:	f023 0307 	bic.w	r3, r3, #7
 8008af8:	f103 0208 	add.w	r2, r3, #8
 8008afc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008b00:	f8d4 b000 	ldr.w	fp, [r4]
 8008b04:	f8c8 2000 	str.w	r2, [r8]
 8008b08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008b0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008b10:	9307      	str	r3, [sp, #28]
 8008b12:	f8cd 8018 	str.w	r8, [sp, #24]
 8008b16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008b1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b1e:	4b9c      	ldr	r3, [pc, #624]	@ (8008d90 <_printf_float+0x2c8>)
 8008b20:	f04f 32ff 	mov.w	r2, #4294967295
 8008b24:	f7f8 f802 	bl	8000b2c <__aeabi_dcmpun>
 8008b28:	bb70      	cbnz	r0, 8008b88 <_printf_float+0xc0>
 8008b2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b2e:	4b98      	ldr	r3, [pc, #608]	@ (8008d90 <_printf_float+0x2c8>)
 8008b30:	f04f 32ff 	mov.w	r2, #4294967295
 8008b34:	f7f7 ffdc 	bl	8000af0 <__aeabi_dcmple>
 8008b38:	bb30      	cbnz	r0, 8008b88 <_printf_float+0xc0>
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	4640      	mov	r0, r8
 8008b40:	4649      	mov	r1, r9
 8008b42:	f7f7 ffcb 	bl	8000adc <__aeabi_dcmplt>
 8008b46:	b110      	cbz	r0, 8008b4e <_printf_float+0x86>
 8008b48:	232d      	movs	r3, #45	@ 0x2d
 8008b4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b4e:	4a91      	ldr	r2, [pc, #580]	@ (8008d94 <_printf_float+0x2cc>)
 8008b50:	4b91      	ldr	r3, [pc, #580]	@ (8008d98 <_printf_float+0x2d0>)
 8008b52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008b56:	bf8c      	ite	hi
 8008b58:	4690      	movhi	r8, r2
 8008b5a:	4698      	movls	r8, r3
 8008b5c:	2303      	movs	r3, #3
 8008b5e:	6123      	str	r3, [r4, #16]
 8008b60:	f02b 0304 	bic.w	r3, fp, #4
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	f04f 0900 	mov.w	r9, #0
 8008b6a:	9700      	str	r7, [sp, #0]
 8008b6c:	4633      	mov	r3, r6
 8008b6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008b70:	4621      	mov	r1, r4
 8008b72:	4628      	mov	r0, r5
 8008b74:	f000 f9d2 	bl	8008f1c <_printf_common>
 8008b78:	3001      	adds	r0, #1
 8008b7a:	f040 808d 	bne.w	8008c98 <_printf_float+0x1d0>
 8008b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b82:	b00d      	add	sp, #52	@ 0x34
 8008b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b88:	4642      	mov	r2, r8
 8008b8a:	464b      	mov	r3, r9
 8008b8c:	4640      	mov	r0, r8
 8008b8e:	4649      	mov	r1, r9
 8008b90:	f7f7 ffcc 	bl	8000b2c <__aeabi_dcmpun>
 8008b94:	b140      	cbz	r0, 8008ba8 <_printf_float+0xe0>
 8008b96:	464b      	mov	r3, r9
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	bfbc      	itt	lt
 8008b9c:	232d      	movlt	r3, #45	@ 0x2d
 8008b9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008ba2:	4a7e      	ldr	r2, [pc, #504]	@ (8008d9c <_printf_float+0x2d4>)
 8008ba4:	4b7e      	ldr	r3, [pc, #504]	@ (8008da0 <_printf_float+0x2d8>)
 8008ba6:	e7d4      	b.n	8008b52 <_printf_float+0x8a>
 8008ba8:	6863      	ldr	r3, [r4, #4]
 8008baa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008bae:	9206      	str	r2, [sp, #24]
 8008bb0:	1c5a      	adds	r2, r3, #1
 8008bb2:	d13b      	bne.n	8008c2c <_printf_float+0x164>
 8008bb4:	2306      	movs	r3, #6
 8008bb6:	6063      	str	r3, [r4, #4]
 8008bb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	6022      	str	r2, [r4, #0]
 8008bc0:	9303      	str	r3, [sp, #12]
 8008bc2:	ab0a      	add	r3, sp, #40	@ 0x28
 8008bc4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008bc8:	ab09      	add	r3, sp, #36	@ 0x24
 8008bca:	9300      	str	r3, [sp, #0]
 8008bcc:	6861      	ldr	r1, [r4, #4]
 8008bce:	ec49 8b10 	vmov	d0, r8, r9
 8008bd2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008bd6:	4628      	mov	r0, r5
 8008bd8:	f7ff fed6 	bl	8008988 <__cvt>
 8008bdc:	9b06      	ldr	r3, [sp, #24]
 8008bde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008be0:	2b47      	cmp	r3, #71	@ 0x47
 8008be2:	4680      	mov	r8, r0
 8008be4:	d129      	bne.n	8008c3a <_printf_float+0x172>
 8008be6:	1cc8      	adds	r0, r1, #3
 8008be8:	db02      	blt.n	8008bf0 <_printf_float+0x128>
 8008bea:	6863      	ldr	r3, [r4, #4]
 8008bec:	4299      	cmp	r1, r3
 8008bee:	dd41      	ble.n	8008c74 <_printf_float+0x1ac>
 8008bf0:	f1aa 0a02 	sub.w	sl, sl, #2
 8008bf4:	fa5f fa8a 	uxtb.w	sl, sl
 8008bf8:	3901      	subs	r1, #1
 8008bfa:	4652      	mov	r2, sl
 8008bfc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008c00:	9109      	str	r1, [sp, #36]	@ 0x24
 8008c02:	f7ff ff26 	bl	8008a52 <__exponent>
 8008c06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c08:	1813      	adds	r3, r2, r0
 8008c0a:	2a01      	cmp	r2, #1
 8008c0c:	4681      	mov	r9, r0
 8008c0e:	6123      	str	r3, [r4, #16]
 8008c10:	dc02      	bgt.n	8008c18 <_printf_float+0x150>
 8008c12:	6822      	ldr	r2, [r4, #0]
 8008c14:	07d2      	lsls	r2, r2, #31
 8008c16:	d501      	bpl.n	8008c1c <_printf_float+0x154>
 8008c18:	3301      	adds	r3, #1
 8008c1a:	6123      	str	r3, [r4, #16]
 8008c1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d0a2      	beq.n	8008b6a <_printf_float+0xa2>
 8008c24:	232d      	movs	r3, #45	@ 0x2d
 8008c26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c2a:	e79e      	b.n	8008b6a <_printf_float+0xa2>
 8008c2c:	9a06      	ldr	r2, [sp, #24]
 8008c2e:	2a47      	cmp	r2, #71	@ 0x47
 8008c30:	d1c2      	bne.n	8008bb8 <_printf_float+0xf0>
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d1c0      	bne.n	8008bb8 <_printf_float+0xf0>
 8008c36:	2301      	movs	r3, #1
 8008c38:	e7bd      	b.n	8008bb6 <_printf_float+0xee>
 8008c3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008c3e:	d9db      	bls.n	8008bf8 <_printf_float+0x130>
 8008c40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008c44:	d118      	bne.n	8008c78 <_printf_float+0x1b0>
 8008c46:	2900      	cmp	r1, #0
 8008c48:	6863      	ldr	r3, [r4, #4]
 8008c4a:	dd0b      	ble.n	8008c64 <_printf_float+0x19c>
 8008c4c:	6121      	str	r1, [r4, #16]
 8008c4e:	b913      	cbnz	r3, 8008c56 <_printf_float+0x18e>
 8008c50:	6822      	ldr	r2, [r4, #0]
 8008c52:	07d0      	lsls	r0, r2, #31
 8008c54:	d502      	bpl.n	8008c5c <_printf_float+0x194>
 8008c56:	3301      	adds	r3, #1
 8008c58:	440b      	add	r3, r1
 8008c5a:	6123      	str	r3, [r4, #16]
 8008c5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008c5e:	f04f 0900 	mov.w	r9, #0
 8008c62:	e7db      	b.n	8008c1c <_printf_float+0x154>
 8008c64:	b913      	cbnz	r3, 8008c6c <_printf_float+0x1a4>
 8008c66:	6822      	ldr	r2, [r4, #0]
 8008c68:	07d2      	lsls	r2, r2, #31
 8008c6a:	d501      	bpl.n	8008c70 <_printf_float+0x1a8>
 8008c6c:	3302      	adds	r3, #2
 8008c6e:	e7f4      	b.n	8008c5a <_printf_float+0x192>
 8008c70:	2301      	movs	r3, #1
 8008c72:	e7f2      	b.n	8008c5a <_printf_float+0x192>
 8008c74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008c78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c7a:	4299      	cmp	r1, r3
 8008c7c:	db05      	blt.n	8008c8a <_printf_float+0x1c2>
 8008c7e:	6823      	ldr	r3, [r4, #0]
 8008c80:	6121      	str	r1, [r4, #16]
 8008c82:	07d8      	lsls	r0, r3, #31
 8008c84:	d5ea      	bpl.n	8008c5c <_printf_float+0x194>
 8008c86:	1c4b      	adds	r3, r1, #1
 8008c88:	e7e7      	b.n	8008c5a <_printf_float+0x192>
 8008c8a:	2900      	cmp	r1, #0
 8008c8c:	bfd4      	ite	le
 8008c8e:	f1c1 0202 	rsble	r2, r1, #2
 8008c92:	2201      	movgt	r2, #1
 8008c94:	4413      	add	r3, r2
 8008c96:	e7e0      	b.n	8008c5a <_printf_float+0x192>
 8008c98:	6823      	ldr	r3, [r4, #0]
 8008c9a:	055a      	lsls	r2, r3, #21
 8008c9c:	d407      	bmi.n	8008cae <_printf_float+0x1e6>
 8008c9e:	6923      	ldr	r3, [r4, #16]
 8008ca0:	4642      	mov	r2, r8
 8008ca2:	4631      	mov	r1, r6
 8008ca4:	4628      	mov	r0, r5
 8008ca6:	47b8      	blx	r7
 8008ca8:	3001      	adds	r0, #1
 8008caa:	d12b      	bne.n	8008d04 <_printf_float+0x23c>
 8008cac:	e767      	b.n	8008b7e <_printf_float+0xb6>
 8008cae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008cb2:	f240 80dd 	bls.w	8008e70 <_printf_float+0x3a8>
 8008cb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008cba:	2200      	movs	r2, #0
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	f7f7 ff03 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cc2:	2800      	cmp	r0, #0
 8008cc4:	d033      	beq.n	8008d2e <_printf_float+0x266>
 8008cc6:	4a37      	ldr	r2, [pc, #220]	@ (8008da4 <_printf_float+0x2dc>)
 8008cc8:	2301      	movs	r3, #1
 8008cca:	4631      	mov	r1, r6
 8008ccc:	4628      	mov	r0, r5
 8008cce:	47b8      	blx	r7
 8008cd0:	3001      	adds	r0, #1
 8008cd2:	f43f af54 	beq.w	8008b7e <_printf_float+0xb6>
 8008cd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008cda:	4543      	cmp	r3, r8
 8008cdc:	db02      	blt.n	8008ce4 <_printf_float+0x21c>
 8008cde:	6823      	ldr	r3, [r4, #0]
 8008ce0:	07d8      	lsls	r0, r3, #31
 8008ce2:	d50f      	bpl.n	8008d04 <_printf_float+0x23c>
 8008ce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ce8:	4631      	mov	r1, r6
 8008cea:	4628      	mov	r0, r5
 8008cec:	47b8      	blx	r7
 8008cee:	3001      	adds	r0, #1
 8008cf0:	f43f af45 	beq.w	8008b7e <_printf_float+0xb6>
 8008cf4:	f04f 0900 	mov.w	r9, #0
 8008cf8:	f108 38ff 	add.w	r8, r8, #4294967295
 8008cfc:	f104 0a1a 	add.w	sl, r4, #26
 8008d00:	45c8      	cmp	r8, r9
 8008d02:	dc09      	bgt.n	8008d18 <_printf_float+0x250>
 8008d04:	6823      	ldr	r3, [r4, #0]
 8008d06:	079b      	lsls	r3, r3, #30
 8008d08:	f100 8103 	bmi.w	8008f12 <_printf_float+0x44a>
 8008d0c:	68e0      	ldr	r0, [r4, #12]
 8008d0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d10:	4298      	cmp	r0, r3
 8008d12:	bfb8      	it	lt
 8008d14:	4618      	movlt	r0, r3
 8008d16:	e734      	b.n	8008b82 <_printf_float+0xba>
 8008d18:	2301      	movs	r3, #1
 8008d1a:	4652      	mov	r2, sl
 8008d1c:	4631      	mov	r1, r6
 8008d1e:	4628      	mov	r0, r5
 8008d20:	47b8      	blx	r7
 8008d22:	3001      	adds	r0, #1
 8008d24:	f43f af2b 	beq.w	8008b7e <_printf_float+0xb6>
 8008d28:	f109 0901 	add.w	r9, r9, #1
 8008d2c:	e7e8      	b.n	8008d00 <_printf_float+0x238>
 8008d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	dc39      	bgt.n	8008da8 <_printf_float+0x2e0>
 8008d34:	4a1b      	ldr	r2, [pc, #108]	@ (8008da4 <_printf_float+0x2dc>)
 8008d36:	2301      	movs	r3, #1
 8008d38:	4631      	mov	r1, r6
 8008d3a:	4628      	mov	r0, r5
 8008d3c:	47b8      	blx	r7
 8008d3e:	3001      	adds	r0, #1
 8008d40:	f43f af1d 	beq.w	8008b7e <_printf_float+0xb6>
 8008d44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008d48:	ea59 0303 	orrs.w	r3, r9, r3
 8008d4c:	d102      	bne.n	8008d54 <_printf_float+0x28c>
 8008d4e:	6823      	ldr	r3, [r4, #0]
 8008d50:	07d9      	lsls	r1, r3, #31
 8008d52:	d5d7      	bpl.n	8008d04 <_printf_float+0x23c>
 8008d54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d58:	4631      	mov	r1, r6
 8008d5a:	4628      	mov	r0, r5
 8008d5c:	47b8      	blx	r7
 8008d5e:	3001      	adds	r0, #1
 8008d60:	f43f af0d 	beq.w	8008b7e <_printf_float+0xb6>
 8008d64:	f04f 0a00 	mov.w	sl, #0
 8008d68:	f104 0b1a 	add.w	fp, r4, #26
 8008d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d6e:	425b      	negs	r3, r3
 8008d70:	4553      	cmp	r3, sl
 8008d72:	dc01      	bgt.n	8008d78 <_printf_float+0x2b0>
 8008d74:	464b      	mov	r3, r9
 8008d76:	e793      	b.n	8008ca0 <_printf_float+0x1d8>
 8008d78:	2301      	movs	r3, #1
 8008d7a:	465a      	mov	r2, fp
 8008d7c:	4631      	mov	r1, r6
 8008d7e:	4628      	mov	r0, r5
 8008d80:	47b8      	blx	r7
 8008d82:	3001      	adds	r0, #1
 8008d84:	f43f aefb 	beq.w	8008b7e <_printf_float+0xb6>
 8008d88:	f10a 0a01 	add.w	sl, sl, #1
 8008d8c:	e7ee      	b.n	8008d6c <_printf_float+0x2a4>
 8008d8e:	bf00      	nop
 8008d90:	7fefffff 	.word	0x7fefffff
 8008d94:	0800d578 	.word	0x0800d578
 8008d98:	0800d574 	.word	0x0800d574
 8008d9c:	0800d580 	.word	0x0800d580
 8008da0:	0800d57c 	.word	0x0800d57c
 8008da4:	0800d584 	.word	0x0800d584
 8008da8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008daa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008dae:	4553      	cmp	r3, sl
 8008db0:	bfa8      	it	ge
 8008db2:	4653      	movge	r3, sl
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	4699      	mov	r9, r3
 8008db8:	dc36      	bgt.n	8008e28 <_printf_float+0x360>
 8008dba:	f04f 0b00 	mov.w	fp, #0
 8008dbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008dc2:	f104 021a 	add.w	r2, r4, #26
 8008dc6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008dc8:	9306      	str	r3, [sp, #24]
 8008dca:	eba3 0309 	sub.w	r3, r3, r9
 8008dce:	455b      	cmp	r3, fp
 8008dd0:	dc31      	bgt.n	8008e36 <_printf_float+0x36e>
 8008dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd4:	459a      	cmp	sl, r3
 8008dd6:	dc3a      	bgt.n	8008e4e <_printf_float+0x386>
 8008dd8:	6823      	ldr	r3, [r4, #0]
 8008dda:	07da      	lsls	r2, r3, #31
 8008ddc:	d437      	bmi.n	8008e4e <_printf_float+0x386>
 8008dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008de0:	ebaa 0903 	sub.w	r9, sl, r3
 8008de4:	9b06      	ldr	r3, [sp, #24]
 8008de6:	ebaa 0303 	sub.w	r3, sl, r3
 8008dea:	4599      	cmp	r9, r3
 8008dec:	bfa8      	it	ge
 8008dee:	4699      	movge	r9, r3
 8008df0:	f1b9 0f00 	cmp.w	r9, #0
 8008df4:	dc33      	bgt.n	8008e5e <_printf_float+0x396>
 8008df6:	f04f 0800 	mov.w	r8, #0
 8008dfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008dfe:	f104 0b1a 	add.w	fp, r4, #26
 8008e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e04:	ebaa 0303 	sub.w	r3, sl, r3
 8008e08:	eba3 0309 	sub.w	r3, r3, r9
 8008e0c:	4543      	cmp	r3, r8
 8008e0e:	f77f af79 	ble.w	8008d04 <_printf_float+0x23c>
 8008e12:	2301      	movs	r3, #1
 8008e14:	465a      	mov	r2, fp
 8008e16:	4631      	mov	r1, r6
 8008e18:	4628      	mov	r0, r5
 8008e1a:	47b8      	blx	r7
 8008e1c:	3001      	adds	r0, #1
 8008e1e:	f43f aeae 	beq.w	8008b7e <_printf_float+0xb6>
 8008e22:	f108 0801 	add.w	r8, r8, #1
 8008e26:	e7ec      	b.n	8008e02 <_printf_float+0x33a>
 8008e28:	4642      	mov	r2, r8
 8008e2a:	4631      	mov	r1, r6
 8008e2c:	4628      	mov	r0, r5
 8008e2e:	47b8      	blx	r7
 8008e30:	3001      	adds	r0, #1
 8008e32:	d1c2      	bne.n	8008dba <_printf_float+0x2f2>
 8008e34:	e6a3      	b.n	8008b7e <_printf_float+0xb6>
 8008e36:	2301      	movs	r3, #1
 8008e38:	4631      	mov	r1, r6
 8008e3a:	4628      	mov	r0, r5
 8008e3c:	9206      	str	r2, [sp, #24]
 8008e3e:	47b8      	blx	r7
 8008e40:	3001      	adds	r0, #1
 8008e42:	f43f ae9c 	beq.w	8008b7e <_printf_float+0xb6>
 8008e46:	9a06      	ldr	r2, [sp, #24]
 8008e48:	f10b 0b01 	add.w	fp, fp, #1
 8008e4c:	e7bb      	b.n	8008dc6 <_printf_float+0x2fe>
 8008e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e52:	4631      	mov	r1, r6
 8008e54:	4628      	mov	r0, r5
 8008e56:	47b8      	blx	r7
 8008e58:	3001      	adds	r0, #1
 8008e5a:	d1c0      	bne.n	8008dde <_printf_float+0x316>
 8008e5c:	e68f      	b.n	8008b7e <_printf_float+0xb6>
 8008e5e:	9a06      	ldr	r2, [sp, #24]
 8008e60:	464b      	mov	r3, r9
 8008e62:	4442      	add	r2, r8
 8008e64:	4631      	mov	r1, r6
 8008e66:	4628      	mov	r0, r5
 8008e68:	47b8      	blx	r7
 8008e6a:	3001      	adds	r0, #1
 8008e6c:	d1c3      	bne.n	8008df6 <_printf_float+0x32e>
 8008e6e:	e686      	b.n	8008b7e <_printf_float+0xb6>
 8008e70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008e74:	f1ba 0f01 	cmp.w	sl, #1
 8008e78:	dc01      	bgt.n	8008e7e <_printf_float+0x3b6>
 8008e7a:	07db      	lsls	r3, r3, #31
 8008e7c:	d536      	bpl.n	8008eec <_printf_float+0x424>
 8008e7e:	2301      	movs	r3, #1
 8008e80:	4642      	mov	r2, r8
 8008e82:	4631      	mov	r1, r6
 8008e84:	4628      	mov	r0, r5
 8008e86:	47b8      	blx	r7
 8008e88:	3001      	adds	r0, #1
 8008e8a:	f43f ae78 	beq.w	8008b7e <_printf_float+0xb6>
 8008e8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e92:	4631      	mov	r1, r6
 8008e94:	4628      	mov	r0, r5
 8008e96:	47b8      	blx	r7
 8008e98:	3001      	adds	r0, #1
 8008e9a:	f43f ae70 	beq.w	8008b7e <_printf_float+0xb6>
 8008e9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008eaa:	f7f7 fe0d 	bl	8000ac8 <__aeabi_dcmpeq>
 8008eae:	b9c0      	cbnz	r0, 8008ee2 <_printf_float+0x41a>
 8008eb0:	4653      	mov	r3, sl
 8008eb2:	f108 0201 	add.w	r2, r8, #1
 8008eb6:	4631      	mov	r1, r6
 8008eb8:	4628      	mov	r0, r5
 8008eba:	47b8      	blx	r7
 8008ebc:	3001      	adds	r0, #1
 8008ebe:	d10c      	bne.n	8008eda <_printf_float+0x412>
 8008ec0:	e65d      	b.n	8008b7e <_printf_float+0xb6>
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	465a      	mov	r2, fp
 8008ec6:	4631      	mov	r1, r6
 8008ec8:	4628      	mov	r0, r5
 8008eca:	47b8      	blx	r7
 8008ecc:	3001      	adds	r0, #1
 8008ece:	f43f ae56 	beq.w	8008b7e <_printf_float+0xb6>
 8008ed2:	f108 0801 	add.w	r8, r8, #1
 8008ed6:	45d0      	cmp	r8, sl
 8008ed8:	dbf3      	blt.n	8008ec2 <_printf_float+0x3fa>
 8008eda:	464b      	mov	r3, r9
 8008edc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008ee0:	e6df      	b.n	8008ca2 <_printf_float+0x1da>
 8008ee2:	f04f 0800 	mov.w	r8, #0
 8008ee6:	f104 0b1a 	add.w	fp, r4, #26
 8008eea:	e7f4      	b.n	8008ed6 <_printf_float+0x40e>
 8008eec:	2301      	movs	r3, #1
 8008eee:	4642      	mov	r2, r8
 8008ef0:	e7e1      	b.n	8008eb6 <_printf_float+0x3ee>
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	464a      	mov	r2, r9
 8008ef6:	4631      	mov	r1, r6
 8008ef8:	4628      	mov	r0, r5
 8008efa:	47b8      	blx	r7
 8008efc:	3001      	adds	r0, #1
 8008efe:	f43f ae3e 	beq.w	8008b7e <_printf_float+0xb6>
 8008f02:	f108 0801 	add.w	r8, r8, #1
 8008f06:	68e3      	ldr	r3, [r4, #12]
 8008f08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f0a:	1a5b      	subs	r3, r3, r1
 8008f0c:	4543      	cmp	r3, r8
 8008f0e:	dcf0      	bgt.n	8008ef2 <_printf_float+0x42a>
 8008f10:	e6fc      	b.n	8008d0c <_printf_float+0x244>
 8008f12:	f04f 0800 	mov.w	r8, #0
 8008f16:	f104 0919 	add.w	r9, r4, #25
 8008f1a:	e7f4      	b.n	8008f06 <_printf_float+0x43e>

08008f1c <_printf_common>:
 8008f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f20:	4616      	mov	r6, r2
 8008f22:	4698      	mov	r8, r3
 8008f24:	688a      	ldr	r2, [r1, #8]
 8008f26:	690b      	ldr	r3, [r1, #16]
 8008f28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	bfb8      	it	lt
 8008f30:	4613      	movlt	r3, r2
 8008f32:	6033      	str	r3, [r6, #0]
 8008f34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008f38:	4607      	mov	r7, r0
 8008f3a:	460c      	mov	r4, r1
 8008f3c:	b10a      	cbz	r2, 8008f42 <_printf_common+0x26>
 8008f3e:	3301      	adds	r3, #1
 8008f40:	6033      	str	r3, [r6, #0]
 8008f42:	6823      	ldr	r3, [r4, #0]
 8008f44:	0699      	lsls	r1, r3, #26
 8008f46:	bf42      	ittt	mi
 8008f48:	6833      	ldrmi	r3, [r6, #0]
 8008f4a:	3302      	addmi	r3, #2
 8008f4c:	6033      	strmi	r3, [r6, #0]
 8008f4e:	6825      	ldr	r5, [r4, #0]
 8008f50:	f015 0506 	ands.w	r5, r5, #6
 8008f54:	d106      	bne.n	8008f64 <_printf_common+0x48>
 8008f56:	f104 0a19 	add.w	sl, r4, #25
 8008f5a:	68e3      	ldr	r3, [r4, #12]
 8008f5c:	6832      	ldr	r2, [r6, #0]
 8008f5e:	1a9b      	subs	r3, r3, r2
 8008f60:	42ab      	cmp	r3, r5
 8008f62:	dc26      	bgt.n	8008fb2 <_printf_common+0x96>
 8008f64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008f68:	6822      	ldr	r2, [r4, #0]
 8008f6a:	3b00      	subs	r3, #0
 8008f6c:	bf18      	it	ne
 8008f6e:	2301      	movne	r3, #1
 8008f70:	0692      	lsls	r2, r2, #26
 8008f72:	d42b      	bmi.n	8008fcc <_printf_common+0xb0>
 8008f74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008f78:	4641      	mov	r1, r8
 8008f7a:	4638      	mov	r0, r7
 8008f7c:	47c8      	blx	r9
 8008f7e:	3001      	adds	r0, #1
 8008f80:	d01e      	beq.n	8008fc0 <_printf_common+0xa4>
 8008f82:	6823      	ldr	r3, [r4, #0]
 8008f84:	6922      	ldr	r2, [r4, #16]
 8008f86:	f003 0306 	and.w	r3, r3, #6
 8008f8a:	2b04      	cmp	r3, #4
 8008f8c:	bf02      	ittt	eq
 8008f8e:	68e5      	ldreq	r5, [r4, #12]
 8008f90:	6833      	ldreq	r3, [r6, #0]
 8008f92:	1aed      	subeq	r5, r5, r3
 8008f94:	68a3      	ldr	r3, [r4, #8]
 8008f96:	bf0c      	ite	eq
 8008f98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f9c:	2500      	movne	r5, #0
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	bfc4      	itt	gt
 8008fa2:	1a9b      	subgt	r3, r3, r2
 8008fa4:	18ed      	addgt	r5, r5, r3
 8008fa6:	2600      	movs	r6, #0
 8008fa8:	341a      	adds	r4, #26
 8008faa:	42b5      	cmp	r5, r6
 8008fac:	d11a      	bne.n	8008fe4 <_printf_common+0xc8>
 8008fae:	2000      	movs	r0, #0
 8008fb0:	e008      	b.n	8008fc4 <_printf_common+0xa8>
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	4652      	mov	r2, sl
 8008fb6:	4641      	mov	r1, r8
 8008fb8:	4638      	mov	r0, r7
 8008fba:	47c8      	blx	r9
 8008fbc:	3001      	adds	r0, #1
 8008fbe:	d103      	bne.n	8008fc8 <_printf_common+0xac>
 8008fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fc8:	3501      	adds	r5, #1
 8008fca:	e7c6      	b.n	8008f5a <_printf_common+0x3e>
 8008fcc:	18e1      	adds	r1, r4, r3
 8008fce:	1c5a      	adds	r2, r3, #1
 8008fd0:	2030      	movs	r0, #48	@ 0x30
 8008fd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008fd6:	4422      	add	r2, r4
 8008fd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008fdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008fe0:	3302      	adds	r3, #2
 8008fe2:	e7c7      	b.n	8008f74 <_printf_common+0x58>
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	4622      	mov	r2, r4
 8008fe8:	4641      	mov	r1, r8
 8008fea:	4638      	mov	r0, r7
 8008fec:	47c8      	blx	r9
 8008fee:	3001      	adds	r0, #1
 8008ff0:	d0e6      	beq.n	8008fc0 <_printf_common+0xa4>
 8008ff2:	3601      	adds	r6, #1
 8008ff4:	e7d9      	b.n	8008faa <_printf_common+0x8e>
	...

08008ff8 <_printf_i>:
 8008ff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ffc:	7e0f      	ldrb	r7, [r1, #24]
 8008ffe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009000:	2f78      	cmp	r7, #120	@ 0x78
 8009002:	4691      	mov	r9, r2
 8009004:	4680      	mov	r8, r0
 8009006:	460c      	mov	r4, r1
 8009008:	469a      	mov	sl, r3
 800900a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800900e:	d807      	bhi.n	8009020 <_printf_i+0x28>
 8009010:	2f62      	cmp	r7, #98	@ 0x62
 8009012:	d80a      	bhi.n	800902a <_printf_i+0x32>
 8009014:	2f00      	cmp	r7, #0
 8009016:	f000 80d1 	beq.w	80091bc <_printf_i+0x1c4>
 800901a:	2f58      	cmp	r7, #88	@ 0x58
 800901c:	f000 80b8 	beq.w	8009190 <_printf_i+0x198>
 8009020:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009024:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009028:	e03a      	b.n	80090a0 <_printf_i+0xa8>
 800902a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800902e:	2b15      	cmp	r3, #21
 8009030:	d8f6      	bhi.n	8009020 <_printf_i+0x28>
 8009032:	a101      	add	r1, pc, #4	@ (adr r1, 8009038 <_printf_i+0x40>)
 8009034:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009038:	08009091 	.word	0x08009091
 800903c:	080090a5 	.word	0x080090a5
 8009040:	08009021 	.word	0x08009021
 8009044:	08009021 	.word	0x08009021
 8009048:	08009021 	.word	0x08009021
 800904c:	08009021 	.word	0x08009021
 8009050:	080090a5 	.word	0x080090a5
 8009054:	08009021 	.word	0x08009021
 8009058:	08009021 	.word	0x08009021
 800905c:	08009021 	.word	0x08009021
 8009060:	08009021 	.word	0x08009021
 8009064:	080091a3 	.word	0x080091a3
 8009068:	080090cf 	.word	0x080090cf
 800906c:	0800915d 	.word	0x0800915d
 8009070:	08009021 	.word	0x08009021
 8009074:	08009021 	.word	0x08009021
 8009078:	080091c5 	.word	0x080091c5
 800907c:	08009021 	.word	0x08009021
 8009080:	080090cf 	.word	0x080090cf
 8009084:	08009021 	.word	0x08009021
 8009088:	08009021 	.word	0x08009021
 800908c:	08009165 	.word	0x08009165
 8009090:	6833      	ldr	r3, [r6, #0]
 8009092:	1d1a      	adds	r2, r3, #4
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	6032      	str	r2, [r6, #0]
 8009098:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800909c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80090a0:	2301      	movs	r3, #1
 80090a2:	e09c      	b.n	80091de <_printf_i+0x1e6>
 80090a4:	6833      	ldr	r3, [r6, #0]
 80090a6:	6820      	ldr	r0, [r4, #0]
 80090a8:	1d19      	adds	r1, r3, #4
 80090aa:	6031      	str	r1, [r6, #0]
 80090ac:	0606      	lsls	r6, r0, #24
 80090ae:	d501      	bpl.n	80090b4 <_printf_i+0xbc>
 80090b0:	681d      	ldr	r5, [r3, #0]
 80090b2:	e003      	b.n	80090bc <_printf_i+0xc4>
 80090b4:	0645      	lsls	r5, r0, #25
 80090b6:	d5fb      	bpl.n	80090b0 <_printf_i+0xb8>
 80090b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80090bc:	2d00      	cmp	r5, #0
 80090be:	da03      	bge.n	80090c8 <_printf_i+0xd0>
 80090c0:	232d      	movs	r3, #45	@ 0x2d
 80090c2:	426d      	negs	r5, r5
 80090c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090c8:	4858      	ldr	r0, [pc, #352]	@ (800922c <_printf_i+0x234>)
 80090ca:	230a      	movs	r3, #10
 80090cc:	e011      	b.n	80090f2 <_printf_i+0xfa>
 80090ce:	6821      	ldr	r1, [r4, #0]
 80090d0:	6833      	ldr	r3, [r6, #0]
 80090d2:	0608      	lsls	r0, r1, #24
 80090d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80090d8:	d402      	bmi.n	80090e0 <_printf_i+0xe8>
 80090da:	0649      	lsls	r1, r1, #25
 80090dc:	bf48      	it	mi
 80090de:	b2ad      	uxthmi	r5, r5
 80090e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80090e2:	4852      	ldr	r0, [pc, #328]	@ (800922c <_printf_i+0x234>)
 80090e4:	6033      	str	r3, [r6, #0]
 80090e6:	bf14      	ite	ne
 80090e8:	230a      	movne	r3, #10
 80090ea:	2308      	moveq	r3, #8
 80090ec:	2100      	movs	r1, #0
 80090ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80090f2:	6866      	ldr	r6, [r4, #4]
 80090f4:	60a6      	str	r6, [r4, #8]
 80090f6:	2e00      	cmp	r6, #0
 80090f8:	db05      	blt.n	8009106 <_printf_i+0x10e>
 80090fa:	6821      	ldr	r1, [r4, #0]
 80090fc:	432e      	orrs	r6, r5
 80090fe:	f021 0104 	bic.w	r1, r1, #4
 8009102:	6021      	str	r1, [r4, #0]
 8009104:	d04b      	beq.n	800919e <_printf_i+0x1a6>
 8009106:	4616      	mov	r6, r2
 8009108:	fbb5 f1f3 	udiv	r1, r5, r3
 800910c:	fb03 5711 	mls	r7, r3, r1, r5
 8009110:	5dc7      	ldrb	r7, [r0, r7]
 8009112:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009116:	462f      	mov	r7, r5
 8009118:	42bb      	cmp	r3, r7
 800911a:	460d      	mov	r5, r1
 800911c:	d9f4      	bls.n	8009108 <_printf_i+0x110>
 800911e:	2b08      	cmp	r3, #8
 8009120:	d10b      	bne.n	800913a <_printf_i+0x142>
 8009122:	6823      	ldr	r3, [r4, #0]
 8009124:	07df      	lsls	r7, r3, #31
 8009126:	d508      	bpl.n	800913a <_printf_i+0x142>
 8009128:	6923      	ldr	r3, [r4, #16]
 800912a:	6861      	ldr	r1, [r4, #4]
 800912c:	4299      	cmp	r1, r3
 800912e:	bfde      	ittt	le
 8009130:	2330      	movle	r3, #48	@ 0x30
 8009132:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009136:	f106 36ff 	addle.w	r6, r6, #4294967295
 800913a:	1b92      	subs	r2, r2, r6
 800913c:	6122      	str	r2, [r4, #16]
 800913e:	f8cd a000 	str.w	sl, [sp]
 8009142:	464b      	mov	r3, r9
 8009144:	aa03      	add	r2, sp, #12
 8009146:	4621      	mov	r1, r4
 8009148:	4640      	mov	r0, r8
 800914a:	f7ff fee7 	bl	8008f1c <_printf_common>
 800914e:	3001      	adds	r0, #1
 8009150:	d14a      	bne.n	80091e8 <_printf_i+0x1f0>
 8009152:	f04f 30ff 	mov.w	r0, #4294967295
 8009156:	b004      	add	sp, #16
 8009158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800915c:	6823      	ldr	r3, [r4, #0]
 800915e:	f043 0320 	orr.w	r3, r3, #32
 8009162:	6023      	str	r3, [r4, #0]
 8009164:	4832      	ldr	r0, [pc, #200]	@ (8009230 <_printf_i+0x238>)
 8009166:	2778      	movs	r7, #120	@ 0x78
 8009168:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800916c:	6823      	ldr	r3, [r4, #0]
 800916e:	6831      	ldr	r1, [r6, #0]
 8009170:	061f      	lsls	r7, r3, #24
 8009172:	f851 5b04 	ldr.w	r5, [r1], #4
 8009176:	d402      	bmi.n	800917e <_printf_i+0x186>
 8009178:	065f      	lsls	r7, r3, #25
 800917a:	bf48      	it	mi
 800917c:	b2ad      	uxthmi	r5, r5
 800917e:	6031      	str	r1, [r6, #0]
 8009180:	07d9      	lsls	r1, r3, #31
 8009182:	bf44      	itt	mi
 8009184:	f043 0320 	orrmi.w	r3, r3, #32
 8009188:	6023      	strmi	r3, [r4, #0]
 800918a:	b11d      	cbz	r5, 8009194 <_printf_i+0x19c>
 800918c:	2310      	movs	r3, #16
 800918e:	e7ad      	b.n	80090ec <_printf_i+0xf4>
 8009190:	4826      	ldr	r0, [pc, #152]	@ (800922c <_printf_i+0x234>)
 8009192:	e7e9      	b.n	8009168 <_printf_i+0x170>
 8009194:	6823      	ldr	r3, [r4, #0]
 8009196:	f023 0320 	bic.w	r3, r3, #32
 800919a:	6023      	str	r3, [r4, #0]
 800919c:	e7f6      	b.n	800918c <_printf_i+0x194>
 800919e:	4616      	mov	r6, r2
 80091a0:	e7bd      	b.n	800911e <_printf_i+0x126>
 80091a2:	6833      	ldr	r3, [r6, #0]
 80091a4:	6825      	ldr	r5, [r4, #0]
 80091a6:	6961      	ldr	r1, [r4, #20]
 80091a8:	1d18      	adds	r0, r3, #4
 80091aa:	6030      	str	r0, [r6, #0]
 80091ac:	062e      	lsls	r6, r5, #24
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	d501      	bpl.n	80091b6 <_printf_i+0x1be>
 80091b2:	6019      	str	r1, [r3, #0]
 80091b4:	e002      	b.n	80091bc <_printf_i+0x1c4>
 80091b6:	0668      	lsls	r0, r5, #25
 80091b8:	d5fb      	bpl.n	80091b2 <_printf_i+0x1ba>
 80091ba:	8019      	strh	r1, [r3, #0]
 80091bc:	2300      	movs	r3, #0
 80091be:	6123      	str	r3, [r4, #16]
 80091c0:	4616      	mov	r6, r2
 80091c2:	e7bc      	b.n	800913e <_printf_i+0x146>
 80091c4:	6833      	ldr	r3, [r6, #0]
 80091c6:	1d1a      	adds	r2, r3, #4
 80091c8:	6032      	str	r2, [r6, #0]
 80091ca:	681e      	ldr	r6, [r3, #0]
 80091cc:	6862      	ldr	r2, [r4, #4]
 80091ce:	2100      	movs	r1, #0
 80091d0:	4630      	mov	r0, r6
 80091d2:	f7f6 fffd 	bl	80001d0 <memchr>
 80091d6:	b108      	cbz	r0, 80091dc <_printf_i+0x1e4>
 80091d8:	1b80      	subs	r0, r0, r6
 80091da:	6060      	str	r0, [r4, #4]
 80091dc:	6863      	ldr	r3, [r4, #4]
 80091de:	6123      	str	r3, [r4, #16]
 80091e0:	2300      	movs	r3, #0
 80091e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091e6:	e7aa      	b.n	800913e <_printf_i+0x146>
 80091e8:	6923      	ldr	r3, [r4, #16]
 80091ea:	4632      	mov	r2, r6
 80091ec:	4649      	mov	r1, r9
 80091ee:	4640      	mov	r0, r8
 80091f0:	47d0      	blx	sl
 80091f2:	3001      	adds	r0, #1
 80091f4:	d0ad      	beq.n	8009152 <_printf_i+0x15a>
 80091f6:	6823      	ldr	r3, [r4, #0]
 80091f8:	079b      	lsls	r3, r3, #30
 80091fa:	d413      	bmi.n	8009224 <_printf_i+0x22c>
 80091fc:	68e0      	ldr	r0, [r4, #12]
 80091fe:	9b03      	ldr	r3, [sp, #12]
 8009200:	4298      	cmp	r0, r3
 8009202:	bfb8      	it	lt
 8009204:	4618      	movlt	r0, r3
 8009206:	e7a6      	b.n	8009156 <_printf_i+0x15e>
 8009208:	2301      	movs	r3, #1
 800920a:	4632      	mov	r2, r6
 800920c:	4649      	mov	r1, r9
 800920e:	4640      	mov	r0, r8
 8009210:	47d0      	blx	sl
 8009212:	3001      	adds	r0, #1
 8009214:	d09d      	beq.n	8009152 <_printf_i+0x15a>
 8009216:	3501      	adds	r5, #1
 8009218:	68e3      	ldr	r3, [r4, #12]
 800921a:	9903      	ldr	r1, [sp, #12]
 800921c:	1a5b      	subs	r3, r3, r1
 800921e:	42ab      	cmp	r3, r5
 8009220:	dcf2      	bgt.n	8009208 <_printf_i+0x210>
 8009222:	e7eb      	b.n	80091fc <_printf_i+0x204>
 8009224:	2500      	movs	r5, #0
 8009226:	f104 0619 	add.w	r6, r4, #25
 800922a:	e7f5      	b.n	8009218 <_printf_i+0x220>
 800922c:	0800d586 	.word	0x0800d586
 8009230:	0800d597 	.word	0x0800d597

08009234 <_scanf_float>:
 8009234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009238:	b087      	sub	sp, #28
 800923a:	4691      	mov	r9, r2
 800923c:	9303      	str	r3, [sp, #12]
 800923e:	688b      	ldr	r3, [r1, #8]
 8009240:	1e5a      	subs	r2, r3, #1
 8009242:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009246:	bf81      	itttt	hi
 8009248:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800924c:	eb03 0b05 	addhi.w	fp, r3, r5
 8009250:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009254:	608b      	strhi	r3, [r1, #8]
 8009256:	680b      	ldr	r3, [r1, #0]
 8009258:	460a      	mov	r2, r1
 800925a:	f04f 0500 	mov.w	r5, #0
 800925e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009262:	f842 3b1c 	str.w	r3, [r2], #28
 8009266:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800926a:	4680      	mov	r8, r0
 800926c:	460c      	mov	r4, r1
 800926e:	bf98      	it	ls
 8009270:	f04f 0b00 	movls.w	fp, #0
 8009274:	9201      	str	r2, [sp, #4]
 8009276:	4616      	mov	r6, r2
 8009278:	46aa      	mov	sl, r5
 800927a:	462f      	mov	r7, r5
 800927c:	9502      	str	r5, [sp, #8]
 800927e:	68a2      	ldr	r2, [r4, #8]
 8009280:	b15a      	cbz	r2, 800929a <_scanf_float+0x66>
 8009282:	f8d9 3000 	ldr.w	r3, [r9]
 8009286:	781b      	ldrb	r3, [r3, #0]
 8009288:	2b4e      	cmp	r3, #78	@ 0x4e
 800928a:	d863      	bhi.n	8009354 <_scanf_float+0x120>
 800928c:	2b40      	cmp	r3, #64	@ 0x40
 800928e:	d83b      	bhi.n	8009308 <_scanf_float+0xd4>
 8009290:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009294:	b2c8      	uxtb	r0, r1
 8009296:	280e      	cmp	r0, #14
 8009298:	d939      	bls.n	800930e <_scanf_float+0xda>
 800929a:	b11f      	cbz	r7, 80092a4 <_scanf_float+0x70>
 800929c:	6823      	ldr	r3, [r4, #0]
 800929e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80092a2:	6023      	str	r3, [r4, #0]
 80092a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80092a8:	f1ba 0f01 	cmp.w	sl, #1
 80092ac:	f200 8114 	bhi.w	80094d8 <_scanf_float+0x2a4>
 80092b0:	9b01      	ldr	r3, [sp, #4]
 80092b2:	429e      	cmp	r6, r3
 80092b4:	f200 8105 	bhi.w	80094c2 <_scanf_float+0x28e>
 80092b8:	2001      	movs	r0, #1
 80092ba:	b007      	add	sp, #28
 80092bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80092c4:	2a0d      	cmp	r2, #13
 80092c6:	d8e8      	bhi.n	800929a <_scanf_float+0x66>
 80092c8:	a101      	add	r1, pc, #4	@ (adr r1, 80092d0 <_scanf_float+0x9c>)
 80092ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80092ce:	bf00      	nop
 80092d0:	08009419 	.word	0x08009419
 80092d4:	0800929b 	.word	0x0800929b
 80092d8:	0800929b 	.word	0x0800929b
 80092dc:	0800929b 	.word	0x0800929b
 80092e0:	08009475 	.word	0x08009475
 80092e4:	0800944f 	.word	0x0800944f
 80092e8:	0800929b 	.word	0x0800929b
 80092ec:	0800929b 	.word	0x0800929b
 80092f0:	08009427 	.word	0x08009427
 80092f4:	0800929b 	.word	0x0800929b
 80092f8:	0800929b 	.word	0x0800929b
 80092fc:	0800929b 	.word	0x0800929b
 8009300:	0800929b 	.word	0x0800929b
 8009304:	080093e3 	.word	0x080093e3
 8009308:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800930c:	e7da      	b.n	80092c4 <_scanf_float+0x90>
 800930e:	290e      	cmp	r1, #14
 8009310:	d8c3      	bhi.n	800929a <_scanf_float+0x66>
 8009312:	a001      	add	r0, pc, #4	@ (adr r0, 8009318 <_scanf_float+0xe4>)
 8009314:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009318:	080093d3 	.word	0x080093d3
 800931c:	0800929b 	.word	0x0800929b
 8009320:	080093d3 	.word	0x080093d3
 8009324:	08009463 	.word	0x08009463
 8009328:	0800929b 	.word	0x0800929b
 800932c:	08009375 	.word	0x08009375
 8009330:	080093b9 	.word	0x080093b9
 8009334:	080093b9 	.word	0x080093b9
 8009338:	080093b9 	.word	0x080093b9
 800933c:	080093b9 	.word	0x080093b9
 8009340:	080093b9 	.word	0x080093b9
 8009344:	080093b9 	.word	0x080093b9
 8009348:	080093b9 	.word	0x080093b9
 800934c:	080093b9 	.word	0x080093b9
 8009350:	080093b9 	.word	0x080093b9
 8009354:	2b6e      	cmp	r3, #110	@ 0x6e
 8009356:	d809      	bhi.n	800936c <_scanf_float+0x138>
 8009358:	2b60      	cmp	r3, #96	@ 0x60
 800935a:	d8b1      	bhi.n	80092c0 <_scanf_float+0x8c>
 800935c:	2b54      	cmp	r3, #84	@ 0x54
 800935e:	d07b      	beq.n	8009458 <_scanf_float+0x224>
 8009360:	2b59      	cmp	r3, #89	@ 0x59
 8009362:	d19a      	bne.n	800929a <_scanf_float+0x66>
 8009364:	2d07      	cmp	r5, #7
 8009366:	d198      	bne.n	800929a <_scanf_float+0x66>
 8009368:	2508      	movs	r5, #8
 800936a:	e02f      	b.n	80093cc <_scanf_float+0x198>
 800936c:	2b74      	cmp	r3, #116	@ 0x74
 800936e:	d073      	beq.n	8009458 <_scanf_float+0x224>
 8009370:	2b79      	cmp	r3, #121	@ 0x79
 8009372:	e7f6      	b.n	8009362 <_scanf_float+0x12e>
 8009374:	6821      	ldr	r1, [r4, #0]
 8009376:	05c8      	lsls	r0, r1, #23
 8009378:	d51e      	bpl.n	80093b8 <_scanf_float+0x184>
 800937a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800937e:	6021      	str	r1, [r4, #0]
 8009380:	3701      	adds	r7, #1
 8009382:	f1bb 0f00 	cmp.w	fp, #0
 8009386:	d003      	beq.n	8009390 <_scanf_float+0x15c>
 8009388:	3201      	adds	r2, #1
 800938a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800938e:	60a2      	str	r2, [r4, #8]
 8009390:	68a3      	ldr	r3, [r4, #8]
 8009392:	3b01      	subs	r3, #1
 8009394:	60a3      	str	r3, [r4, #8]
 8009396:	6923      	ldr	r3, [r4, #16]
 8009398:	3301      	adds	r3, #1
 800939a:	6123      	str	r3, [r4, #16]
 800939c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80093a0:	3b01      	subs	r3, #1
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	f8c9 3004 	str.w	r3, [r9, #4]
 80093a8:	f340 8082 	ble.w	80094b0 <_scanf_float+0x27c>
 80093ac:	f8d9 3000 	ldr.w	r3, [r9]
 80093b0:	3301      	adds	r3, #1
 80093b2:	f8c9 3000 	str.w	r3, [r9]
 80093b6:	e762      	b.n	800927e <_scanf_float+0x4a>
 80093b8:	eb1a 0105 	adds.w	r1, sl, r5
 80093bc:	f47f af6d 	bne.w	800929a <_scanf_float+0x66>
 80093c0:	6822      	ldr	r2, [r4, #0]
 80093c2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80093c6:	6022      	str	r2, [r4, #0]
 80093c8:	460d      	mov	r5, r1
 80093ca:	468a      	mov	sl, r1
 80093cc:	f806 3b01 	strb.w	r3, [r6], #1
 80093d0:	e7de      	b.n	8009390 <_scanf_float+0x15c>
 80093d2:	6822      	ldr	r2, [r4, #0]
 80093d4:	0610      	lsls	r0, r2, #24
 80093d6:	f57f af60 	bpl.w	800929a <_scanf_float+0x66>
 80093da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80093de:	6022      	str	r2, [r4, #0]
 80093e0:	e7f4      	b.n	80093cc <_scanf_float+0x198>
 80093e2:	f1ba 0f00 	cmp.w	sl, #0
 80093e6:	d10c      	bne.n	8009402 <_scanf_float+0x1ce>
 80093e8:	b977      	cbnz	r7, 8009408 <_scanf_float+0x1d4>
 80093ea:	6822      	ldr	r2, [r4, #0]
 80093ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80093f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80093f4:	d108      	bne.n	8009408 <_scanf_float+0x1d4>
 80093f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80093fa:	6022      	str	r2, [r4, #0]
 80093fc:	f04f 0a01 	mov.w	sl, #1
 8009400:	e7e4      	b.n	80093cc <_scanf_float+0x198>
 8009402:	f1ba 0f02 	cmp.w	sl, #2
 8009406:	d050      	beq.n	80094aa <_scanf_float+0x276>
 8009408:	2d01      	cmp	r5, #1
 800940a:	d002      	beq.n	8009412 <_scanf_float+0x1de>
 800940c:	2d04      	cmp	r5, #4
 800940e:	f47f af44 	bne.w	800929a <_scanf_float+0x66>
 8009412:	3501      	adds	r5, #1
 8009414:	b2ed      	uxtb	r5, r5
 8009416:	e7d9      	b.n	80093cc <_scanf_float+0x198>
 8009418:	f1ba 0f01 	cmp.w	sl, #1
 800941c:	f47f af3d 	bne.w	800929a <_scanf_float+0x66>
 8009420:	f04f 0a02 	mov.w	sl, #2
 8009424:	e7d2      	b.n	80093cc <_scanf_float+0x198>
 8009426:	b975      	cbnz	r5, 8009446 <_scanf_float+0x212>
 8009428:	2f00      	cmp	r7, #0
 800942a:	f47f af37 	bne.w	800929c <_scanf_float+0x68>
 800942e:	6822      	ldr	r2, [r4, #0]
 8009430:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009434:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009438:	f040 8103 	bne.w	8009642 <_scanf_float+0x40e>
 800943c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009440:	6022      	str	r2, [r4, #0]
 8009442:	2501      	movs	r5, #1
 8009444:	e7c2      	b.n	80093cc <_scanf_float+0x198>
 8009446:	2d03      	cmp	r5, #3
 8009448:	d0e3      	beq.n	8009412 <_scanf_float+0x1de>
 800944a:	2d05      	cmp	r5, #5
 800944c:	e7df      	b.n	800940e <_scanf_float+0x1da>
 800944e:	2d02      	cmp	r5, #2
 8009450:	f47f af23 	bne.w	800929a <_scanf_float+0x66>
 8009454:	2503      	movs	r5, #3
 8009456:	e7b9      	b.n	80093cc <_scanf_float+0x198>
 8009458:	2d06      	cmp	r5, #6
 800945a:	f47f af1e 	bne.w	800929a <_scanf_float+0x66>
 800945e:	2507      	movs	r5, #7
 8009460:	e7b4      	b.n	80093cc <_scanf_float+0x198>
 8009462:	6822      	ldr	r2, [r4, #0]
 8009464:	0591      	lsls	r1, r2, #22
 8009466:	f57f af18 	bpl.w	800929a <_scanf_float+0x66>
 800946a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800946e:	6022      	str	r2, [r4, #0]
 8009470:	9702      	str	r7, [sp, #8]
 8009472:	e7ab      	b.n	80093cc <_scanf_float+0x198>
 8009474:	6822      	ldr	r2, [r4, #0]
 8009476:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800947a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800947e:	d005      	beq.n	800948c <_scanf_float+0x258>
 8009480:	0550      	lsls	r0, r2, #21
 8009482:	f57f af0a 	bpl.w	800929a <_scanf_float+0x66>
 8009486:	2f00      	cmp	r7, #0
 8009488:	f000 80db 	beq.w	8009642 <_scanf_float+0x40e>
 800948c:	0591      	lsls	r1, r2, #22
 800948e:	bf58      	it	pl
 8009490:	9902      	ldrpl	r1, [sp, #8]
 8009492:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009496:	bf58      	it	pl
 8009498:	1a79      	subpl	r1, r7, r1
 800949a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800949e:	bf58      	it	pl
 80094a0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80094a4:	6022      	str	r2, [r4, #0]
 80094a6:	2700      	movs	r7, #0
 80094a8:	e790      	b.n	80093cc <_scanf_float+0x198>
 80094aa:	f04f 0a03 	mov.w	sl, #3
 80094ae:	e78d      	b.n	80093cc <_scanf_float+0x198>
 80094b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80094b4:	4649      	mov	r1, r9
 80094b6:	4640      	mov	r0, r8
 80094b8:	4798      	blx	r3
 80094ba:	2800      	cmp	r0, #0
 80094bc:	f43f aedf 	beq.w	800927e <_scanf_float+0x4a>
 80094c0:	e6eb      	b.n	800929a <_scanf_float+0x66>
 80094c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80094c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80094ca:	464a      	mov	r2, r9
 80094cc:	4640      	mov	r0, r8
 80094ce:	4798      	blx	r3
 80094d0:	6923      	ldr	r3, [r4, #16]
 80094d2:	3b01      	subs	r3, #1
 80094d4:	6123      	str	r3, [r4, #16]
 80094d6:	e6eb      	b.n	80092b0 <_scanf_float+0x7c>
 80094d8:	1e6b      	subs	r3, r5, #1
 80094da:	2b06      	cmp	r3, #6
 80094dc:	d824      	bhi.n	8009528 <_scanf_float+0x2f4>
 80094de:	2d02      	cmp	r5, #2
 80094e0:	d836      	bhi.n	8009550 <_scanf_float+0x31c>
 80094e2:	9b01      	ldr	r3, [sp, #4]
 80094e4:	429e      	cmp	r6, r3
 80094e6:	f67f aee7 	bls.w	80092b8 <_scanf_float+0x84>
 80094ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80094ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80094f2:	464a      	mov	r2, r9
 80094f4:	4640      	mov	r0, r8
 80094f6:	4798      	blx	r3
 80094f8:	6923      	ldr	r3, [r4, #16]
 80094fa:	3b01      	subs	r3, #1
 80094fc:	6123      	str	r3, [r4, #16]
 80094fe:	e7f0      	b.n	80094e2 <_scanf_float+0x2ae>
 8009500:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009504:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009508:	464a      	mov	r2, r9
 800950a:	4640      	mov	r0, r8
 800950c:	4798      	blx	r3
 800950e:	6923      	ldr	r3, [r4, #16]
 8009510:	3b01      	subs	r3, #1
 8009512:	6123      	str	r3, [r4, #16]
 8009514:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009518:	fa5f fa8a 	uxtb.w	sl, sl
 800951c:	f1ba 0f02 	cmp.w	sl, #2
 8009520:	d1ee      	bne.n	8009500 <_scanf_float+0x2cc>
 8009522:	3d03      	subs	r5, #3
 8009524:	b2ed      	uxtb	r5, r5
 8009526:	1b76      	subs	r6, r6, r5
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	05da      	lsls	r2, r3, #23
 800952c:	d530      	bpl.n	8009590 <_scanf_float+0x35c>
 800952e:	055b      	lsls	r3, r3, #21
 8009530:	d511      	bpl.n	8009556 <_scanf_float+0x322>
 8009532:	9b01      	ldr	r3, [sp, #4]
 8009534:	429e      	cmp	r6, r3
 8009536:	f67f aebf 	bls.w	80092b8 <_scanf_float+0x84>
 800953a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800953e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009542:	464a      	mov	r2, r9
 8009544:	4640      	mov	r0, r8
 8009546:	4798      	blx	r3
 8009548:	6923      	ldr	r3, [r4, #16]
 800954a:	3b01      	subs	r3, #1
 800954c:	6123      	str	r3, [r4, #16]
 800954e:	e7f0      	b.n	8009532 <_scanf_float+0x2fe>
 8009550:	46aa      	mov	sl, r5
 8009552:	46b3      	mov	fp, r6
 8009554:	e7de      	b.n	8009514 <_scanf_float+0x2e0>
 8009556:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800955a:	6923      	ldr	r3, [r4, #16]
 800955c:	2965      	cmp	r1, #101	@ 0x65
 800955e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009562:	f106 35ff 	add.w	r5, r6, #4294967295
 8009566:	6123      	str	r3, [r4, #16]
 8009568:	d00c      	beq.n	8009584 <_scanf_float+0x350>
 800956a:	2945      	cmp	r1, #69	@ 0x45
 800956c:	d00a      	beq.n	8009584 <_scanf_float+0x350>
 800956e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009572:	464a      	mov	r2, r9
 8009574:	4640      	mov	r0, r8
 8009576:	4798      	blx	r3
 8009578:	6923      	ldr	r3, [r4, #16]
 800957a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800957e:	3b01      	subs	r3, #1
 8009580:	1eb5      	subs	r5, r6, #2
 8009582:	6123      	str	r3, [r4, #16]
 8009584:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009588:	464a      	mov	r2, r9
 800958a:	4640      	mov	r0, r8
 800958c:	4798      	blx	r3
 800958e:	462e      	mov	r6, r5
 8009590:	6822      	ldr	r2, [r4, #0]
 8009592:	f012 0210 	ands.w	r2, r2, #16
 8009596:	d001      	beq.n	800959c <_scanf_float+0x368>
 8009598:	2000      	movs	r0, #0
 800959a:	e68e      	b.n	80092ba <_scanf_float+0x86>
 800959c:	7032      	strb	r2, [r6, #0]
 800959e:	6823      	ldr	r3, [r4, #0]
 80095a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80095a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095a8:	d125      	bne.n	80095f6 <_scanf_float+0x3c2>
 80095aa:	9b02      	ldr	r3, [sp, #8]
 80095ac:	429f      	cmp	r7, r3
 80095ae:	d00a      	beq.n	80095c6 <_scanf_float+0x392>
 80095b0:	1bda      	subs	r2, r3, r7
 80095b2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80095b6:	429e      	cmp	r6, r3
 80095b8:	bf28      	it	cs
 80095ba:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80095be:	4922      	ldr	r1, [pc, #136]	@ (8009648 <_scanf_float+0x414>)
 80095c0:	4630      	mov	r0, r6
 80095c2:	f000 f99b 	bl	80098fc <siprintf>
 80095c6:	9901      	ldr	r1, [sp, #4]
 80095c8:	2200      	movs	r2, #0
 80095ca:	4640      	mov	r0, r8
 80095cc:	f002 fdc4 	bl	800c158 <_strtod_r>
 80095d0:	9b03      	ldr	r3, [sp, #12]
 80095d2:	6821      	ldr	r1, [r4, #0]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f011 0f02 	tst.w	r1, #2
 80095da:	ec57 6b10 	vmov	r6, r7, d0
 80095de:	f103 0204 	add.w	r2, r3, #4
 80095e2:	d015      	beq.n	8009610 <_scanf_float+0x3dc>
 80095e4:	9903      	ldr	r1, [sp, #12]
 80095e6:	600a      	str	r2, [r1, #0]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	e9c3 6700 	strd	r6, r7, [r3]
 80095ee:	68e3      	ldr	r3, [r4, #12]
 80095f0:	3301      	adds	r3, #1
 80095f2:	60e3      	str	r3, [r4, #12]
 80095f4:	e7d0      	b.n	8009598 <_scanf_float+0x364>
 80095f6:	9b04      	ldr	r3, [sp, #16]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d0e4      	beq.n	80095c6 <_scanf_float+0x392>
 80095fc:	9905      	ldr	r1, [sp, #20]
 80095fe:	230a      	movs	r3, #10
 8009600:	3101      	adds	r1, #1
 8009602:	4640      	mov	r0, r8
 8009604:	f002 fe28 	bl	800c258 <_strtol_r>
 8009608:	9b04      	ldr	r3, [sp, #16]
 800960a:	9e05      	ldr	r6, [sp, #20]
 800960c:	1ac2      	subs	r2, r0, r3
 800960e:	e7d0      	b.n	80095b2 <_scanf_float+0x37e>
 8009610:	f011 0f04 	tst.w	r1, #4
 8009614:	9903      	ldr	r1, [sp, #12]
 8009616:	600a      	str	r2, [r1, #0]
 8009618:	d1e6      	bne.n	80095e8 <_scanf_float+0x3b4>
 800961a:	681d      	ldr	r5, [r3, #0]
 800961c:	4632      	mov	r2, r6
 800961e:	463b      	mov	r3, r7
 8009620:	4630      	mov	r0, r6
 8009622:	4639      	mov	r1, r7
 8009624:	f7f7 fa82 	bl	8000b2c <__aeabi_dcmpun>
 8009628:	b128      	cbz	r0, 8009636 <_scanf_float+0x402>
 800962a:	4808      	ldr	r0, [pc, #32]	@ (800964c <_scanf_float+0x418>)
 800962c:	f000 fb8a 	bl	8009d44 <nanf>
 8009630:	ed85 0a00 	vstr	s0, [r5]
 8009634:	e7db      	b.n	80095ee <_scanf_float+0x3ba>
 8009636:	4630      	mov	r0, r6
 8009638:	4639      	mov	r1, r7
 800963a:	f7f7 fad5 	bl	8000be8 <__aeabi_d2f>
 800963e:	6028      	str	r0, [r5, #0]
 8009640:	e7d5      	b.n	80095ee <_scanf_float+0x3ba>
 8009642:	2700      	movs	r7, #0
 8009644:	e62e      	b.n	80092a4 <_scanf_float+0x70>
 8009646:	bf00      	nop
 8009648:	0800d5a8 	.word	0x0800d5a8
 800964c:	0800d6e9 	.word	0x0800d6e9

08009650 <std>:
 8009650:	2300      	movs	r3, #0
 8009652:	b510      	push	{r4, lr}
 8009654:	4604      	mov	r4, r0
 8009656:	e9c0 3300 	strd	r3, r3, [r0]
 800965a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800965e:	6083      	str	r3, [r0, #8]
 8009660:	8181      	strh	r1, [r0, #12]
 8009662:	6643      	str	r3, [r0, #100]	@ 0x64
 8009664:	81c2      	strh	r2, [r0, #14]
 8009666:	6183      	str	r3, [r0, #24]
 8009668:	4619      	mov	r1, r3
 800966a:	2208      	movs	r2, #8
 800966c:	305c      	adds	r0, #92	@ 0x5c
 800966e:	f000 fa8b 	bl	8009b88 <memset>
 8009672:	4b0d      	ldr	r3, [pc, #52]	@ (80096a8 <std+0x58>)
 8009674:	6263      	str	r3, [r4, #36]	@ 0x24
 8009676:	4b0d      	ldr	r3, [pc, #52]	@ (80096ac <std+0x5c>)
 8009678:	62a3      	str	r3, [r4, #40]	@ 0x28
 800967a:	4b0d      	ldr	r3, [pc, #52]	@ (80096b0 <std+0x60>)
 800967c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800967e:	4b0d      	ldr	r3, [pc, #52]	@ (80096b4 <std+0x64>)
 8009680:	6323      	str	r3, [r4, #48]	@ 0x30
 8009682:	4b0d      	ldr	r3, [pc, #52]	@ (80096b8 <std+0x68>)
 8009684:	6224      	str	r4, [r4, #32]
 8009686:	429c      	cmp	r4, r3
 8009688:	d006      	beq.n	8009698 <std+0x48>
 800968a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800968e:	4294      	cmp	r4, r2
 8009690:	d002      	beq.n	8009698 <std+0x48>
 8009692:	33d0      	adds	r3, #208	@ 0xd0
 8009694:	429c      	cmp	r4, r3
 8009696:	d105      	bne.n	80096a4 <std+0x54>
 8009698:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800969c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096a0:	f000 bb36 	b.w	8009d10 <__retarget_lock_init_recursive>
 80096a4:	bd10      	pop	{r4, pc}
 80096a6:	bf00      	nop
 80096a8:	08009941 	.word	0x08009941
 80096ac:	08009963 	.word	0x08009963
 80096b0:	0800999b 	.word	0x0800999b
 80096b4:	080099bf 	.word	0x080099bf
 80096b8:	20000bd8 	.word	0x20000bd8

080096bc <stdio_exit_handler>:
 80096bc:	4a02      	ldr	r2, [pc, #8]	@ (80096c8 <stdio_exit_handler+0xc>)
 80096be:	4903      	ldr	r1, [pc, #12]	@ (80096cc <stdio_exit_handler+0x10>)
 80096c0:	4803      	ldr	r0, [pc, #12]	@ (80096d0 <stdio_exit_handler+0x14>)
 80096c2:	f000 b869 	b.w	8009798 <_fwalk_sglue>
 80096c6:	bf00      	nop
 80096c8:	20000044 	.word	0x20000044
 80096cc:	0800c615 	.word	0x0800c615
 80096d0:	20000054 	.word	0x20000054

080096d4 <cleanup_stdio>:
 80096d4:	6841      	ldr	r1, [r0, #4]
 80096d6:	4b0c      	ldr	r3, [pc, #48]	@ (8009708 <cleanup_stdio+0x34>)
 80096d8:	4299      	cmp	r1, r3
 80096da:	b510      	push	{r4, lr}
 80096dc:	4604      	mov	r4, r0
 80096de:	d001      	beq.n	80096e4 <cleanup_stdio+0x10>
 80096e0:	f002 ff98 	bl	800c614 <_fflush_r>
 80096e4:	68a1      	ldr	r1, [r4, #8]
 80096e6:	4b09      	ldr	r3, [pc, #36]	@ (800970c <cleanup_stdio+0x38>)
 80096e8:	4299      	cmp	r1, r3
 80096ea:	d002      	beq.n	80096f2 <cleanup_stdio+0x1e>
 80096ec:	4620      	mov	r0, r4
 80096ee:	f002 ff91 	bl	800c614 <_fflush_r>
 80096f2:	68e1      	ldr	r1, [r4, #12]
 80096f4:	4b06      	ldr	r3, [pc, #24]	@ (8009710 <cleanup_stdio+0x3c>)
 80096f6:	4299      	cmp	r1, r3
 80096f8:	d004      	beq.n	8009704 <cleanup_stdio+0x30>
 80096fa:	4620      	mov	r0, r4
 80096fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009700:	f002 bf88 	b.w	800c614 <_fflush_r>
 8009704:	bd10      	pop	{r4, pc}
 8009706:	bf00      	nop
 8009708:	20000bd8 	.word	0x20000bd8
 800970c:	20000c40 	.word	0x20000c40
 8009710:	20000ca8 	.word	0x20000ca8

08009714 <global_stdio_init.part.0>:
 8009714:	b510      	push	{r4, lr}
 8009716:	4b0b      	ldr	r3, [pc, #44]	@ (8009744 <global_stdio_init.part.0+0x30>)
 8009718:	4c0b      	ldr	r4, [pc, #44]	@ (8009748 <global_stdio_init.part.0+0x34>)
 800971a:	4a0c      	ldr	r2, [pc, #48]	@ (800974c <global_stdio_init.part.0+0x38>)
 800971c:	601a      	str	r2, [r3, #0]
 800971e:	4620      	mov	r0, r4
 8009720:	2200      	movs	r2, #0
 8009722:	2104      	movs	r1, #4
 8009724:	f7ff ff94 	bl	8009650 <std>
 8009728:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800972c:	2201      	movs	r2, #1
 800972e:	2109      	movs	r1, #9
 8009730:	f7ff ff8e 	bl	8009650 <std>
 8009734:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009738:	2202      	movs	r2, #2
 800973a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800973e:	2112      	movs	r1, #18
 8009740:	f7ff bf86 	b.w	8009650 <std>
 8009744:	20000d10 	.word	0x20000d10
 8009748:	20000bd8 	.word	0x20000bd8
 800974c:	080096bd 	.word	0x080096bd

08009750 <__sfp_lock_acquire>:
 8009750:	4801      	ldr	r0, [pc, #4]	@ (8009758 <__sfp_lock_acquire+0x8>)
 8009752:	f000 bade 	b.w	8009d12 <__retarget_lock_acquire_recursive>
 8009756:	bf00      	nop
 8009758:	20000d19 	.word	0x20000d19

0800975c <__sfp_lock_release>:
 800975c:	4801      	ldr	r0, [pc, #4]	@ (8009764 <__sfp_lock_release+0x8>)
 800975e:	f000 bad9 	b.w	8009d14 <__retarget_lock_release_recursive>
 8009762:	bf00      	nop
 8009764:	20000d19 	.word	0x20000d19

08009768 <__sinit>:
 8009768:	b510      	push	{r4, lr}
 800976a:	4604      	mov	r4, r0
 800976c:	f7ff fff0 	bl	8009750 <__sfp_lock_acquire>
 8009770:	6a23      	ldr	r3, [r4, #32]
 8009772:	b11b      	cbz	r3, 800977c <__sinit+0x14>
 8009774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009778:	f7ff bff0 	b.w	800975c <__sfp_lock_release>
 800977c:	4b04      	ldr	r3, [pc, #16]	@ (8009790 <__sinit+0x28>)
 800977e:	6223      	str	r3, [r4, #32]
 8009780:	4b04      	ldr	r3, [pc, #16]	@ (8009794 <__sinit+0x2c>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d1f5      	bne.n	8009774 <__sinit+0xc>
 8009788:	f7ff ffc4 	bl	8009714 <global_stdio_init.part.0>
 800978c:	e7f2      	b.n	8009774 <__sinit+0xc>
 800978e:	bf00      	nop
 8009790:	080096d5 	.word	0x080096d5
 8009794:	20000d10 	.word	0x20000d10

08009798 <_fwalk_sglue>:
 8009798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800979c:	4607      	mov	r7, r0
 800979e:	4688      	mov	r8, r1
 80097a0:	4614      	mov	r4, r2
 80097a2:	2600      	movs	r6, #0
 80097a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80097a8:	f1b9 0901 	subs.w	r9, r9, #1
 80097ac:	d505      	bpl.n	80097ba <_fwalk_sglue+0x22>
 80097ae:	6824      	ldr	r4, [r4, #0]
 80097b0:	2c00      	cmp	r4, #0
 80097b2:	d1f7      	bne.n	80097a4 <_fwalk_sglue+0xc>
 80097b4:	4630      	mov	r0, r6
 80097b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097ba:	89ab      	ldrh	r3, [r5, #12]
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d907      	bls.n	80097d0 <_fwalk_sglue+0x38>
 80097c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80097c4:	3301      	adds	r3, #1
 80097c6:	d003      	beq.n	80097d0 <_fwalk_sglue+0x38>
 80097c8:	4629      	mov	r1, r5
 80097ca:	4638      	mov	r0, r7
 80097cc:	47c0      	blx	r8
 80097ce:	4306      	orrs	r6, r0
 80097d0:	3568      	adds	r5, #104	@ 0x68
 80097d2:	e7e9      	b.n	80097a8 <_fwalk_sglue+0x10>

080097d4 <_puts_r>:
 80097d4:	6a03      	ldr	r3, [r0, #32]
 80097d6:	b570      	push	{r4, r5, r6, lr}
 80097d8:	6884      	ldr	r4, [r0, #8]
 80097da:	4605      	mov	r5, r0
 80097dc:	460e      	mov	r6, r1
 80097de:	b90b      	cbnz	r3, 80097e4 <_puts_r+0x10>
 80097e0:	f7ff ffc2 	bl	8009768 <__sinit>
 80097e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80097e6:	07db      	lsls	r3, r3, #31
 80097e8:	d405      	bmi.n	80097f6 <_puts_r+0x22>
 80097ea:	89a3      	ldrh	r3, [r4, #12]
 80097ec:	0598      	lsls	r0, r3, #22
 80097ee:	d402      	bmi.n	80097f6 <_puts_r+0x22>
 80097f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097f2:	f000 fa8e 	bl	8009d12 <__retarget_lock_acquire_recursive>
 80097f6:	89a3      	ldrh	r3, [r4, #12]
 80097f8:	0719      	lsls	r1, r3, #28
 80097fa:	d502      	bpl.n	8009802 <_puts_r+0x2e>
 80097fc:	6923      	ldr	r3, [r4, #16]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d135      	bne.n	800986e <_puts_r+0x9a>
 8009802:	4621      	mov	r1, r4
 8009804:	4628      	mov	r0, r5
 8009806:	f000 f959 	bl	8009abc <__swsetup_r>
 800980a:	b380      	cbz	r0, 800986e <_puts_r+0x9a>
 800980c:	f04f 35ff 	mov.w	r5, #4294967295
 8009810:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009812:	07da      	lsls	r2, r3, #31
 8009814:	d405      	bmi.n	8009822 <_puts_r+0x4e>
 8009816:	89a3      	ldrh	r3, [r4, #12]
 8009818:	059b      	lsls	r3, r3, #22
 800981a:	d402      	bmi.n	8009822 <_puts_r+0x4e>
 800981c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800981e:	f000 fa79 	bl	8009d14 <__retarget_lock_release_recursive>
 8009822:	4628      	mov	r0, r5
 8009824:	bd70      	pop	{r4, r5, r6, pc}
 8009826:	2b00      	cmp	r3, #0
 8009828:	da04      	bge.n	8009834 <_puts_r+0x60>
 800982a:	69a2      	ldr	r2, [r4, #24]
 800982c:	429a      	cmp	r2, r3
 800982e:	dc17      	bgt.n	8009860 <_puts_r+0x8c>
 8009830:	290a      	cmp	r1, #10
 8009832:	d015      	beq.n	8009860 <_puts_r+0x8c>
 8009834:	6823      	ldr	r3, [r4, #0]
 8009836:	1c5a      	adds	r2, r3, #1
 8009838:	6022      	str	r2, [r4, #0]
 800983a:	7019      	strb	r1, [r3, #0]
 800983c:	68a3      	ldr	r3, [r4, #8]
 800983e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009842:	3b01      	subs	r3, #1
 8009844:	60a3      	str	r3, [r4, #8]
 8009846:	2900      	cmp	r1, #0
 8009848:	d1ed      	bne.n	8009826 <_puts_r+0x52>
 800984a:	2b00      	cmp	r3, #0
 800984c:	da11      	bge.n	8009872 <_puts_r+0x9e>
 800984e:	4622      	mov	r2, r4
 8009850:	210a      	movs	r1, #10
 8009852:	4628      	mov	r0, r5
 8009854:	f000 f8f4 	bl	8009a40 <__swbuf_r>
 8009858:	3001      	adds	r0, #1
 800985a:	d0d7      	beq.n	800980c <_puts_r+0x38>
 800985c:	250a      	movs	r5, #10
 800985e:	e7d7      	b.n	8009810 <_puts_r+0x3c>
 8009860:	4622      	mov	r2, r4
 8009862:	4628      	mov	r0, r5
 8009864:	f000 f8ec 	bl	8009a40 <__swbuf_r>
 8009868:	3001      	adds	r0, #1
 800986a:	d1e7      	bne.n	800983c <_puts_r+0x68>
 800986c:	e7ce      	b.n	800980c <_puts_r+0x38>
 800986e:	3e01      	subs	r6, #1
 8009870:	e7e4      	b.n	800983c <_puts_r+0x68>
 8009872:	6823      	ldr	r3, [r4, #0]
 8009874:	1c5a      	adds	r2, r3, #1
 8009876:	6022      	str	r2, [r4, #0]
 8009878:	220a      	movs	r2, #10
 800987a:	701a      	strb	r2, [r3, #0]
 800987c:	e7ee      	b.n	800985c <_puts_r+0x88>
	...

08009880 <puts>:
 8009880:	4b02      	ldr	r3, [pc, #8]	@ (800988c <puts+0xc>)
 8009882:	4601      	mov	r1, r0
 8009884:	6818      	ldr	r0, [r3, #0]
 8009886:	f7ff bfa5 	b.w	80097d4 <_puts_r>
 800988a:	bf00      	nop
 800988c:	20000050 	.word	0x20000050

08009890 <sniprintf>:
 8009890:	b40c      	push	{r2, r3}
 8009892:	b530      	push	{r4, r5, lr}
 8009894:	4b18      	ldr	r3, [pc, #96]	@ (80098f8 <sniprintf+0x68>)
 8009896:	1e0c      	subs	r4, r1, #0
 8009898:	681d      	ldr	r5, [r3, #0]
 800989a:	b09d      	sub	sp, #116	@ 0x74
 800989c:	da08      	bge.n	80098b0 <sniprintf+0x20>
 800989e:	238b      	movs	r3, #139	@ 0x8b
 80098a0:	602b      	str	r3, [r5, #0]
 80098a2:	f04f 30ff 	mov.w	r0, #4294967295
 80098a6:	b01d      	add	sp, #116	@ 0x74
 80098a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098ac:	b002      	add	sp, #8
 80098ae:	4770      	bx	lr
 80098b0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80098b4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80098b8:	f04f 0300 	mov.w	r3, #0
 80098bc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80098be:	bf14      	ite	ne
 80098c0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80098c4:	4623      	moveq	r3, r4
 80098c6:	9304      	str	r3, [sp, #16]
 80098c8:	9307      	str	r3, [sp, #28]
 80098ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80098ce:	9002      	str	r0, [sp, #8]
 80098d0:	9006      	str	r0, [sp, #24]
 80098d2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80098d6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80098d8:	ab21      	add	r3, sp, #132	@ 0x84
 80098da:	a902      	add	r1, sp, #8
 80098dc:	4628      	mov	r0, r5
 80098de:	9301      	str	r3, [sp, #4]
 80098e0:	f002 fd18 	bl	800c314 <_svfiprintf_r>
 80098e4:	1c43      	adds	r3, r0, #1
 80098e6:	bfbc      	itt	lt
 80098e8:	238b      	movlt	r3, #139	@ 0x8b
 80098ea:	602b      	strlt	r3, [r5, #0]
 80098ec:	2c00      	cmp	r4, #0
 80098ee:	d0da      	beq.n	80098a6 <sniprintf+0x16>
 80098f0:	9b02      	ldr	r3, [sp, #8]
 80098f2:	2200      	movs	r2, #0
 80098f4:	701a      	strb	r2, [r3, #0]
 80098f6:	e7d6      	b.n	80098a6 <sniprintf+0x16>
 80098f8:	20000050 	.word	0x20000050

080098fc <siprintf>:
 80098fc:	b40e      	push	{r1, r2, r3}
 80098fe:	b510      	push	{r4, lr}
 8009900:	b09d      	sub	sp, #116	@ 0x74
 8009902:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009904:	9002      	str	r0, [sp, #8]
 8009906:	9006      	str	r0, [sp, #24]
 8009908:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800990c:	480a      	ldr	r0, [pc, #40]	@ (8009938 <siprintf+0x3c>)
 800990e:	9107      	str	r1, [sp, #28]
 8009910:	9104      	str	r1, [sp, #16]
 8009912:	490a      	ldr	r1, [pc, #40]	@ (800993c <siprintf+0x40>)
 8009914:	f853 2b04 	ldr.w	r2, [r3], #4
 8009918:	9105      	str	r1, [sp, #20]
 800991a:	2400      	movs	r4, #0
 800991c:	a902      	add	r1, sp, #8
 800991e:	6800      	ldr	r0, [r0, #0]
 8009920:	9301      	str	r3, [sp, #4]
 8009922:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009924:	f002 fcf6 	bl	800c314 <_svfiprintf_r>
 8009928:	9b02      	ldr	r3, [sp, #8]
 800992a:	701c      	strb	r4, [r3, #0]
 800992c:	b01d      	add	sp, #116	@ 0x74
 800992e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009932:	b003      	add	sp, #12
 8009934:	4770      	bx	lr
 8009936:	bf00      	nop
 8009938:	20000050 	.word	0x20000050
 800993c:	ffff0208 	.word	0xffff0208

08009940 <__sread>:
 8009940:	b510      	push	{r4, lr}
 8009942:	460c      	mov	r4, r1
 8009944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009948:	f000 f994 	bl	8009c74 <_read_r>
 800994c:	2800      	cmp	r0, #0
 800994e:	bfab      	itete	ge
 8009950:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009952:	89a3      	ldrhlt	r3, [r4, #12]
 8009954:	181b      	addge	r3, r3, r0
 8009956:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800995a:	bfac      	ite	ge
 800995c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800995e:	81a3      	strhlt	r3, [r4, #12]
 8009960:	bd10      	pop	{r4, pc}

08009962 <__swrite>:
 8009962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009966:	461f      	mov	r7, r3
 8009968:	898b      	ldrh	r3, [r1, #12]
 800996a:	05db      	lsls	r3, r3, #23
 800996c:	4605      	mov	r5, r0
 800996e:	460c      	mov	r4, r1
 8009970:	4616      	mov	r6, r2
 8009972:	d505      	bpl.n	8009980 <__swrite+0x1e>
 8009974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009978:	2302      	movs	r3, #2
 800997a:	2200      	movs	r2, #0
 800997c:	f000 f968 	bl	8009c50 <_lseek_r>
 8009980:	89a3      	ldrh	r3, [r4, #12]
 8009982:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009986:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800998a:	81a3      	strh	r3, [r4, #12]
 800998c:	4632      	mov	r2, r6
 800998e:	463b      	mov	r3, r7
 8009990:	4628      	mov	r0, r5
 8009992:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009996:	f000 b97f 	b.w	8009c98 <_write_r>

0800999a <__sseek>:
 800999a:	b510      	push	{r4, lr}
 800999c:	460c      	mov	r4, r1
 800999e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099a2:	f000 f955 	bl	8009c50 <_lseek_r>
 80099a6:	1c43      	adds	r3, r0, #1
 80099a8:	89a3      	ldrh	r3, [r4, #12]
 80099aa:	bf15      	itete	ne
 80099ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80099ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80099b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80099b6:	81a3      	strheq	r3, [r4, #12]
 80099b8:	bf18      	it	ne
 80099ba:	81a3      	strhne	r3, [r4, #12]
 80099bc:	bd10      	pop	{r4, pc}

080099be <__sclose>:
 80099be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099c2:	f000 b935 	b.w	8009c30 <_close_r>

080099c6 <_vsniprintf_r>:
 80099c6:	b530      	push	{r4, r5, lr}
 80099c8:	4614      	mov	r4, r2
 80099ca:	2c00      	cmp	r4, #0
 80099cc:	b09b      	sub	sp, #108	@ 0x6c
 80099ce:	4605      	mov	r5, r0
 80099d0:	461a      	mov	r2, r3
 80099d2:	da05      	bge.n	80099e0 <_vsniprintf_r+0x1a>
 80099d4:	238b      	movs	r3, #139	@ 0x8b
 80099d6:	6003      	str	r3, [r0, #0]
 80099d8:	f04f 30ff 	mov.w	r0, #4294967295
 80099dc:	b01b      	add	sp, #108	@ 0x6c
 80099de:	bd30      	pop	{r4, r5, pc}
 80099e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80099e4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80099e8:	f04f 0300 	mov.w	r3, #0
 80099ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80099ee:	bf14      	ite	ne
 80099f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80099f4:	4623      	moveq	r3, r4
 80099f6:	9302      	str	r3, [sp, #8]
 80099f8:	9305      	str	r3, [sp, #20]
 80099fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80099fe:	9100      	str	r1, [sp, #0]
 8009a00:	9104      	str	r1, [sp, #16]
 8009a02:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009a06:	4669      	mov	r1, sp
 8009a08:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009a0a:	f002 fc83 	bl	800c314 <_svfiprintf_r>
 8009a0e:	1c43      	adds	r3, r0, #1
 8009a10:	bfbc      	itt	lt
 8009a12:	238b      	movlt	r3, #139	@ 0x8b
 8009a14:	602b      	strlt	r3, [r5, #0]
 8009a16:	2c00      	cmp	r4, #0
 8009a18:	d0e0      	beq.n	80099dc <_vsniprintf_r+0x16>
 8009a1a:	9b00      	ldr	r3, [sp, #0]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	701a      	strb	r2, [r3, #0]
 8009a20:	e7dc      	b.n	80099dc <_vsniprintf_r+0x16>
	...

08009a24 <vsniprintf>:
 8009a24:	b507      	push	{r0, r1, r2, lr}
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	4613      	mov	r3, r2
 8009a2a:	460a      	mov	r2, r1
 8009a2c:	4601      	mov	r1, r0
 8009a2e:	4803      	ldr	r0, [pc, #12]	@ (8009a3c <vsniprintf+0x18>)
 8009a30:	6800      	ldr	r0, [r0, #0]
 8009a32:	f7ff ffc8 	bl	80099c6 <_vsniprintf_r>
 8009a36:	b003      	add	sp, #12
 8009a38:	f85d fb04 	ldr.w	pc, [sp], #4
 8009a3c:	20000050 	.word	0x20000050

08009a40 <__swbuf_r>:
 8009a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a42:	460e      	mov	r6, r1
 8009a44:	4614      	mov	r4, r2
 8009a46:	4605      	mov	r5, r0
 8009a48:	b118      	cbz	r0, 8009a52 <__swbuf_r+0x12>
 8009a4a:	6a03      	ldr	r3, [r0, #32]
 8009a4c:	b90b      	cbnz	r3, 8009a52 <__swbuf_r+0x12>
 8009a4e:	f7ff fe8b 	bl	8009768 <__sinit>
 8009a52:	69a3      	ldr	r3, [r4, #24]
 8009a54:	60a3      	str	r3, [r4, #8]
 8009a56:	89a3      	ldrh	r3, [r4, #12]
 8009a58:	071a      	lsls	r2, r3, #28
 8009a5a:	d501      	bpl.n	8009a60 <__swbuf_r+0x20>
 8009a5c:	6923      	ldr	r3, [r4, #16]
 8009a5e:	b943      	cbnz	r3, 8009a72 <__swbuf_r+0x32>
 8009a60:	4621      	mov	r1, r4
 8009a62:	4628      	mov	r0, r5
 8009a64:	f000 f82a 	bl	8009abc <__swsetup_r>
 8009a68:	b118      	cbz	r0, 8009a72 <__swbuf_r+0x32>
 8009a6a:	f04f 37ff 	mov.w	r7, #4294967295
 8009a6e:	4638      	mov	r0, r7
 8009a70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a72:	6823      	ldr	r3, [r4, #0]
 8009a74:	6922      	ldr	r2, [r4, #16]
 8009a76:	1a98      	subs	r0, r3, r2
 8009a78:	6963      	ldr	r3, [r4, #20]
 8009a7a:	b2f6      	uxtb	r6, r6
 8009a7c:	4283      	cmp	r3, r0
 8009a7e:	4637      	mov	r7, r6
 8009a80:	dc05      	bgt.n	8009a8e <__swbuf_r+0x4e>
 8009a82:	4621      	mov	r1, r4
 8009a84:	4628      	mov	r0, r5
 8009a86:	f002 fdc5 	bl	800c614 <_fflush_r>
 8009a8a:	2800      	cmp	r0, #0
 8009a8c:	d1ed      	bne.n	8009a6a <__swbuf_r+0x2a>
 8009a8e:	68a3      	ldr	r3, [r4, #8]
 8009a90:	3b01      	subs	r3, #1
 8009a92:	60a3      	str	r3, [r4, #8]
 8009a94:	6823      	ldr	r3, [r4, #0]
 8009a96:	1c5a      	adds	r2, r3, #1
 8009a98:	6022      	str	r2, [r4, #0]
 8009a9a:	701e      	strb	r6, [r3, #0]
 8009a9c:	6962      	ldr	r2, [r4, #20]
 8009a9e:	1c43      	adds	r3, r0, #1
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	d004      	beq.n	8009aae <__swbuf_r+0x6e>
 8009aa4:	89a3      	ldrh	r3, [r4, #12]
 8009aa6:	07db      	lsls	r3, r3, #31
 8009aa8:	d5e1      	bpl.n	8009a6e <__swbuf_r+0x2e>
 8009aaa:	2e0a      	cmp	r6, #10
 8009aac:	d1df      	bne.n	8009a6e <__swbuf_r+0x2e>
 8009aae:	4621      	mov	r1, r4
 8009ab0:	4628      	mov	r0, r5
 8009ab2:	f002 fdaf 	bl	800c614 <_fflush_r>
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	d0d9      	beq.n	8009a6e <__swbuf_r+0x2e>
 8009aba:	e7d6      	b.n	8009a6a <__swbuf_r+0x2a>

08009abc <__swsetup_r>:
 8009abc:	b538      	push	{r3, r4, r5, lr}
 8009abe:	4b29      	ldr	r3, [pc, #164]	@ (8009b64 <__swsetup_r+0xa8>)
 8009ac0:	4605      	mov	r5, r0
 8009ac2:	6818      	ldr	r0, [r3, #0]
 8009ac4:	460c      	mov	r4, r1
 8009ac6:	b118      	cbz	r0, 8009ad0 <__swsetup_r+0x14>
 8009ac8:	6a03      	ldr	r3, [r0, #32]
 8009aca:	b90b      	cbnz	r3, 8009ad0 <__swsetup_r+0x14>
 8009acc:	f7ff fe4c 	bl	8009768 <__sinit>
 8009ad0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ad4:	0719      	lsls	r1, r3, #28
 8009ad6:	d422      	bmi.n	8009b1e <__swsetup_r+0x62>
 8009ad8:	06da      	lsls	r2, r3, #27
 8009ada:	d407      	bmi.n	8009aec <__swsetup_r+0x30>
 8009adc:	2209      	movs	r2, #9
 8009ade:	602a      	str	r2, [r5, #0]
 8009ae0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ae4:	81a3      	strh	r3, [r4, #12]
 8009ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8009aea:	e033      	b.n	8009b54 <__swsetup_r+0x98>
 8009aec:	0758      	lsls	r0, r3, #29
 8009aee:	d512      	bpl.n	8009b16 <__swsetup_r+0x5a>
 8009af0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009af2:	b141      	cbz	r1, 8009b06 <__swsetup_r+0x4a>
 8009af4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009af8:	4299      	cmp	r1, r3
 8009afa:	d002      	beq.n	8009b02 <__swsetup_r+0x46>
 8009afc:	4628      	mov	r0, r5
 8009afe:	f000 ff7f 	bl	800aa00 <_free_r>
 8009b02:	2300      	movs	r3, #0
 8009b04:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b06:	89a3      	ldrh	r3, [r4, #12]
 8009b08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009b0c:	81a3      	strh	r3, [r4, #12]
 8009b0e:	2300      	movs	r3, #0
 8009b10:	6063      	str	r3, [r4, #4]
 8009b12:	6923      	ldr	r3, [r4, #16]
 8009b14:	6023      	str	r3, [r4, #0]
 8009b16:	89a3      	ldrh	r3, [r4, #12]
 8009b18:	f043 0308 	orr.w	r3, r3, #8
 8009b1c:	81a3      	strh	r3, [r4, #12]
 8009b1e:	6923      	ldr	r3, [r4, #16]
 8009b20:	b94b      	cbnz	r3, 8009b36 <__swsetup_r+0x7a>
 8009b22:	89a3      	ldrh	r3, [r4, #12]
 8009b24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009b28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b2c:	d003      	beq.n	8009b36 <__swsetup_r+0x7a>
 8009b2e:	4621      	mov	r1, r4
 8009b30:	4628      	mov	r0, r5
 8009b32:	f002 fdbd 	bl	800c6b0 <__smakebuf_r>
 8009b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b3a:	f013 0201 	ands.w	r2, r3, #1
 8009b3e:	d00a      	beq.n	8009b56 <__swsetup_r+0x9a>
 8009b40:	2200      	movs	r2, #0
 8009b42:	60a2      	str	r2, [r4, #8]
 8009b44:	6962      	ldr	r2, [r4, #20]
 8009b46:	4252      	negs	r2, r2
 8009b48:	61a2      	str	r2, [r4, #24]
 8009b4a:	6922      	ldr	r2, [r4, #16]
 8009b4c:	b942      	cbnz	r2, 8009b60 <__swsetup_r+0xa4>
 8009b4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009b52:	d1c5      	bne.n	8009ae0 <__swsetup_r+0x24>
 8009b54:	bd38      	pop	{r3, r4, r5, pc}
 8009b56:	0799      	lsls	r1, r3, #30
 8009b58:	bf58      	it	pl
 8009b5a:	6962      	ldrpl	r2, [r4, #20]
 8009b5c:	60a2      	str	r2, [r4, #8]
 8009b5e:	e7f4      	b.n	8009b4a <__swsetup_r+0x8e>
 8009b60:	2000      	movs	r0, #0
 8009b62:	e7f7      	b.n	8009b54 <__swsetup_r+0x98>
 8009b64:	20000050 	.word	0x20000050

08009b68 <memcmp>:
 8009b68:	b510      	push	{r4, lr}
 8009b6a:	3901      	subs	r1, #1
 8009b6c:	4402      	add	r2, r0
 8009b6e:	4290      	cmp	r0, r2
 8009b70:	d101      	bne.n	8009b76 <memcmp+0xe>
 8009b72:	2000      	movs	r0, #0
 8009b74:	e005      	b.n	8009b82 <memcmp+0x1a>
 8009b76:	7803      	ldrb	r3, [r0, #0]
 8009b78:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009b7c:	42a3      	cmp	r3, r4
 8009b7e:	d001      	beq.n	8009b84 <memcmp+0x1c>
 8009b80:	1b18      	subs	r0, r3, r4
 8009b82:	bd10      	pop	{r4, pc}
 8009b84:	3001      	adds	r0, #1
 8009b86:	e7f2      	b.n	8009b6e <memcmp+0x6>

08009b88 <memset>:
 8009b88:	4402      	add	r2, r0
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d100      	bne.n	8009b92 <memset+0xa>
 8009b90:	4770      	bx	lr
 8009b92:	f803 1b01 	strb.w	r1, [r3], #1
 8009b96:	e7f9      	b.n	8009b8c <memset+0x4>

08009b98 <strchr>:
 8009b98:	b2c9      	uxtb	r1, r1
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ba2:	b112      	cbz	r2, 8009baa <strchr+0x12>
 8009ba4:	428a      	cmp	r2, r1
 8009ba6:	d1f9      	bne.n	8009b9c <strchr+0x4>
 8009ba8:	4770      	bx	lr
 8009baa:	2900      	cmp	r1, #0
 8009bac:	bf18      	it	ne
 8009bae:	2000      	movne	r0, #0
 8009bb0:	4770      	bx	lr

08009bb2 <strncmp>:
 8009bb2:	b510      	push	{r4, lr}
 8009bb4:	b16a      	cbz	r2, 8009bd2 <strncmp+0x20>
 8009bb6:	3901      	subs	r1, #1
 8009bb8:	1884      	adds	r4, r0, r2
 8009bba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bbe:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009bc2:	429a      	cmp	r2, r3
 8009bc4:	d103      	bne.n	8009bce <strncmp+0x1c>
 8009bc6:	42a0      	cmp	r0, r4
 8009bc8:	d001      	beq.n	8009bce <strncmp+0x1c>
 8009bca:	2a00      	cmp	r2, #0
 8009bcc:	d1f5      	bne.n	8009bba <strncmp+0x8>
 8009bce:	1ad0      	subs	r0, r2, r3
 8009bd0:	bd10      	pop	{r4, pc}
 8009bd2:	4610      	mov	r0, r2
 8009bd4:	e7fc      	b.n	8009bd0 <strncmp+0x1e>

08009bd6 <strncpy>:
 8009bd6:	b510      	push	{r4, lr}
 8009bd8:	3901      	subs	r1, #1
 8009bda:	4603      	mov	r3, r0
 8009bdc:	b132      	cbz	r2, 8009bec <strncpy+0x16>
 8009bde:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009be2:	f803 4b01 	strb.w	r4, [r3], #1
 8009be6:	3a01      	subs	r2, #1
 8009be8:	2c00      	cmp	r4, #0
 8009bea:	d1f7      	bne.n	8009bdc <strncpy+0x6>
 8009bec:	441a      	add	r2, r3
 8009bee:	2100      	movs	r1, #0
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d100      	bne.n	8009bf6 <strncpy+0x20>
 8009bf4:	bd10      	pop	{r4, pc}
 8009bf6:	f803 1b01 	strb.w	r1, [r3], #1
 8009bfa:	e7f9      	b.n	8009bf0 <strncpy+0x1a>

08009bfc <strstr>:
 8009bfc:	780a      	ldrb	r2, [r1, #0]
 8009bfe:	b570      	push	{r4, r5, r6, lr}
 8009c00:	b96a      	cbnz	r2, 8009c1e <strstr+0x22>
 8009c02:	bd70      	pop	{r4, r5, r6, pc}
 8009c04:	429a      	cmp	r2, r3
 8009c06:	d109      	bne.n	8009c1c <strstr+0x20>
 8009c08:	460c      	mov	r4, r1
 8009c0a:	4605      	mov	r5, r0
 8009c0c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d0f6      	beq.n	8009c02 <strstr+0x6>
 8009c14:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009c18:	429e      	cmp	r6, r3
 8009c1a:	d0f7      	beq.n	8009c0c <strstr+0x10>
 8009c1c:	3001      	adds	r0, #1
 8009c1e:	7803      	ldrb	r3, [r0, #0]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1ef      	bne.n	8009c04 <strstr+0x8>
 8009c24:	4618      	mov	r0, r3
 8009c26:	e7ec      	b.n	8009c02 <strstr+0x6>

08009c28 <_localeconv_r>:
 8009c28:	4800      	ldr	r0, [pc, #0]	@ (8009c2c <_localeconv_r+0x4>)
 8009c2a:	4770      	bx	lr
 8009c2c:	20000190 	.word	0x20000190

08009c30 <_close_r>:
 8009c30:	b538      	push	{r3, r4, r5, lr}
 8009c32:	4d06      	ldr	r5, [pc, #24]	@ (8009c4c <_close_r+0x1c>)
 8009c34:	2300      	movs	r3, #0
 8009c36:	4604      	mov	r4, r0
 8009c38:	4608      	mov	r0, r1
 8009c3a:	602b      	str	r3, [r5, #0]
 8009c3c:	f7f9 fdcc 	bl	80037d8 <_close>
 8009c40:	1c43      	adds	r3, r0, #1
 8009c42:	d102      	bne.n	8009c4a <_close_r+0x1a>
 8009c44:	682b      	ldr	r3, [r5, #0]
 8009c46:	b103      	cbz	r3, 8009c4a <_close_r+0x1a>
 8009c48:	6023      	str	r3, [r4, #0]
 8009c4a:	bd38      	pop	{r3, r4, r5, pc}
 8009c4c:	20000d14 	.word	0x20000d14

08009c50 <_lseek_r>:
 8009c50:	b538      	push	{r3, r4, r5, lr}
 8009c52:	4d07      	ldr	r5, [pc, #28]	@ (8009c70 <_lseek_r+0x20>)
 8009c54:	4604      	mov	r4, r0
 8009c56:	4608      	mov	r0, r1
 8009c58:	4611      	mov	r1, r2
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	602a      	str	r2, [r5, #0]
 8009c5e:	461a      	mov	r2, r3
 8009c60:	f7f9 fde1 	bl	8003826 <_lseek>
 8009c64:	1c43      	adds	r3, r0, #1
 8009c66:	d102      	bne.n	8009c6e <_lseek_r+0x1e>
 8009c68:	682b      	ldr	r3, [r5, #0]
 8009c6a:	b103      	cbz	r3, 8009c6e <_lseek_r+0x1e>
 8009c6c:	6023      	str	r3, [r4, #0]
 8009c6e:	bd38      	pop	{r3, r4, r5, pc}
 8009c70:	20000d14 	.word	0x20000d14

08009c74 <_read_r>:
 8009c74:	b538      	push	{r3, r4, r5, lr}
 8009c76:	4d07      	ldr	r5, [pc, #28]	@ (8009c94 <_read_r+0x20>)
 8009c78:	4604      	mov	r4, r0
 8009c7a:	4608      	mov	r0, r1
 8009c7c:	4611      	mov	r1, r2
 8009c7e:	2200      	movs	r2, #0
 8009c80:	602a      	str	r2, [r5, #0]
 8009c82:	461a      	mov	r2, r3
 8009c84:	f7f9 fd6f 	bl	8003766 <_read>
 8009c88:	1c43      	adds	r3, r0, #1
 8009c8a:	d102      	bne.n	8009c92 <_read_r+0x1e>
 8009c8c:	682b      	ldr	r3, [r5, #0]
 8009c8e:	b103      	cbz	r3, 8009c92 <_read_r+0x1e>
 8009c90:	6023      	str	r3, [r4, #0]
 8009c92:	bd38      	pop	{r3, r4, r5, pc}
 8009c94:	20000d14 	.word	0x20000d14

08009c98 <_write_r>:
 8009c98:	b538      	push	{r3, r4, r5, lr}
 8009c9a:	4d07      	ldr	r5, [pc, #28]	@ (8009cb8 <_write_r+0x20>)
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	4608      	mov	r0, r1
 8009ca0:	4611      	mov	r1, r2
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	602a      	str	r2, [r5, #0]
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	f7f9 fd7a 	bl	80037a0 <_write>
 8009cac:	1c43      	adds	r3, r0, #1
 8009cae:	d102      	bne.n	8009cb6 <_write_r+0x1e>
 8009cb0:	682b      	ldr	r3, [r5, #0]
 8009cb2:	b103      	cbz	r3, 8009cb6 <_write_r+0x1e>
 8009cb4:	6023      	str	r3, [r4, #0]
 8009cb6:	bd38      	pop	{r3, r4, r5, pc}
 8009cb8:	20000d14 	.word	0x20000d14

08009cbc <__errno>:
 8009cbc:	4b01      	ldr	r3, [pc, #4]	@ (8009cc4 <__errno+0x8>)
 8009cbe:	6818      	ldr	r0, [r3, #0]
 8009cc0:	4770      	bx	lr
 8009cc2:	bf00      	nop
 8009cc4:	20000050 	.word	0x20000050

08009cc8 <__libc_init_array>:
 8009cc8:	b570      	push	{r4, r5, r6, lr}
 8009cca:	4d0d      	ldr	r5, [pc, #52]	@ (8009d00 <__libc_init_array+0x38>)
 8009ccc:	4c0d      	ldr	r4, [pc, #52]	@ (8009d04 <__libc_init_array+0x3c>)
 8009cce:	1b64      	subs	r4, r4, r5
 8009cd0:	10a4      	asrs	r4, r4, #2
 8009cd2:	2600      	movs	r6, #0
 8009cd4:	42a6      	cmp	r6, r4
 8009cd6:	d109      	bne.n	8009cec <__libc_init_array+0x24>
 8009cd8:	4d0b      	ldr	r5, [pc, #44]	@ (8009d08 <__libc_init_array+0x40>)
 8009cda:	4c0c      	ldr	r4, [pc, #48]	@ (8009d0c <__libc_init_array+0x44>)
 8009cdc:	f003 fad6 	bl	800d28c <_init>
 8009ce0:	1b64      	subs	r4, r4, r5
 8009ce2:	10a4      	asrs	r4, r4, #2
 8009ce4:	2600      	movs	r6, #0
 8009ce6:	42a6      	cmp	r6, r4
 8009ce8:	d105      	bne.n	8009cf6 <__libc_init_array+0x2e>
 8009cea:	bd70      	pop	{r4, r5, r6, pc}
 8009cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cf0:	4798      	blx	r3
 8009cf2:	3601      	adds	r6, #1
 8009cf4:	e7ee      	b.n	8009cd4 <__libc_init_array+0xc>
 8009cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cfa:	4798      	blx	r3
 8009cfc:	3601      	adds	r6, #1
 8009cfe:	e7f2      	b.n	8009ce6 <__libc_init_array+0x1e>
 8009d00:	0800d9a4 	.word	0x0800d9a4
 8009d04:	0800d9a4 	.word	0x0800d9a4
 8009d08:	0800d9a4 	.word	0x0800d9a4
 8009d0c:	0800d9a8 	.word	0x0800d9a8

08009d10 <__retarget_lock_init_recursive>:
 8009d10:	4770      	bx	lr

08009d12 <__retarget_lock_acquire_recursive>:
 8009d12:	4770      	bx	lr

08009d14 <__retarget_lock_release_recursive>:
 8009d14:	4770      	bx	lr

08009d16 <strcpy>:
 8009d16:	4603      	mov	r3, r0
 8009d18:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d1c:	f803 2b01 	strb.w	r2, [r3], #1
 8009d20:	2a00      	cmp	r2, #0
 8009d22:	d1f9      	bne.n	8009d18 <strcpy+0x2>
 8009d24:	4770      	bx	lr

08009d26 <memcpy>:
 8009d26:	440a      	add	r2, r1
 8009d28:	4291      	cmp	r1, r2
 8009d2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d2e:	d100      	bne.n	8009d32 <memcpy+0xc>
 8009d30:	4770      	bx	lr
 8009d32:	b510      	push	{r4, lr}
 8009d34:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d38:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d3c:	4291      	cmp	r1, r2
 8009d3e:	d1f9      	bne.n	8009d34 <memcpy+0xe>
 8009d40:	bd10      	pop	{r4, pc}
	...

08009d44 <nanf>:
 8009d44:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009d4c <nanf+0x8>
 8009d48:	4770      	bx	lr
 8009d4a:	bf00      	nop
 8009d4c:	7fc00000 	.word	0x7fc00000

08009d50 <quorem>:
 8009d50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d54:	6903      	ldr	r3, [r0, #16]
 8009d56:	690c      	ldr	r4, [r1, #16]
 8009d58:	42a3      	cmp	r3, r4
 8009d5a:	4607      	mov	r7, r0
 8009d5c:	db7e      	blt.n	8009e5c <quorem+0x10c>
 8009d5e:	3c01      	subs	r4, #1
 8009d60:	f101 0814 	add.w	r8, r1, #20
 8009d64:	00a3      	lsls	r3, r4, #2
 8009d66:	f100 0514 	add.w	r5, r0, #20
 8009d6a:	9300      	str	r3, [sp, #0]
 8009d6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d70:	9301      	str	r3, [sp, #4]
 8009d72:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009d76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d7a:	3301      	adds	r3, #1
 8009d7c:	429a      	cmp	r2, r3
 8009d7e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009d82:	fbb2 f6f3 	udiv	r6, r2, r3
 8009d86:	d32e      	bcc.n	8009de6 <quorem+0x96>
 8009d88:	f04f 0a00 	mov.w	sl, #0
 8009d8c:	46c4      	mov	ip, r8
 8009d8e:	46ae      	mov	lr, r5
 8009d90:	46d3      	mov	fp, sl
 8009d92:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009d96:	b298      	uxth	r0, r3
 8009d98:	fb06 a000 	mla	r0, r6, r0, sl
 8009d9c:	0c02      	lsrs	r2, r0, #16
 8009d9e:	0c1b      	lsrs	r3, r3, #16
 8009da0:	fb06 2303 	mla	r3, r6, r3, r2
 8009da4:	f8de 2000 	ldr.w	r2, [lr]
 8009da8:	b280      	uxth	r0, r0
 8009daa:	b292      	uxth	r2, r2
 8009dac:	1a12      	subs	r2, r2, r0
 8009dae:	445a      	add	r2, fp
 8009db0:	f8de 0000 	ldr.w	r0, [lr]
 8009db4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009dbe:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009dc2:	b292      	uxth	r2, r2
 8009dc4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009dc8:	45e1      	cmp	r9, ip
 8009dca:	f84e 2b04 	str.w	r2, [lr], #4
 8009dce:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009dd2:	d2de      	bcs.n	8009d92 <quorem+0x42>
 8009dd4:	9b00      	ldr	r3, [sp, #0]
 8009dd6:	58eb      	ldr	r3, [r5, r3]
 8009dd8:	b92b      	cbnz	r3, 8009de6 <quorem+0x96>
 8009dda:	9b01      	ldr	r3, [sp, #4]
 8009ddc:	3b04      	subs	r3, #4
 8009dde:	429d      	cmp	r5, r3
 8009de0:	461a      	mov	r2, r3
 8009de2:	d32f      	bcc.n	8009e44 <quorem+0xf4>
 8009de4:	613c      	str	r4, [r7, #16]
 8009de6:	4638      	mov	r0, r7
 8009de8:	f001 f9c6 	bl	800b178 <__mcmp>
 8009dec:	2800      	cmp	r0, #0
 8009dee:	db25      	blt.n	8009e3c <quorem+0xec>
 8009df0:	4629      	mov	r1, r5
 8009df2:	2000      	movs	r0, #0
 8009df4:	f858 2b04 	ldr.w	r2, [r8], #4
 8009df8:	f8d1 c000 	ldr.w	ip, [r1]
 8009dfc:	fa1f fe82 	uxth.w	lr, r2
 8009e00:	fa1f f38c 	uxth.w	r3, ip
 8009e04:	eba3 030e 	sub.w	r3, r3, lr
 8009e08:	4403      	add	r3, r0
 8009e0a:	0c12      	lsrs	r2, r2, #16
 8009e0c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009e10:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009e14:	b29b      	uxth	r3, r3
 8009e16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e1a:	45c1      	cmp	r9, r8
 8009e1c:	f841 3b04 	str.w	r3, [r1], #4
 8009e20:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009e24:	d2e6      	bcs.n	8009df4 <quorem+0xa4>
 8009e26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e2e:	b922      	cbnz	r2, 8009e3a <quorem+0xea>
 8009e30:	3b04      	subs	r3, #4
 8009e32:	429d      	cmp	r5, r3
 8009e34:	461a      	mov	r2, r3
 8009e36:	d30b      	bcc.n	8009e50 <quorem+0x100>
 8009e38:	613c      	str	r4, [r7, #16]
 8009e3a:	3601      	adds	r6, #1
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	b003      	add	sp, #12
 8009e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e44:	6812      	ldr	r2, [r2, #0]
 8009e46:	3b04      	subs	r3, #4
 8009e48:	2a00      	cmp	r2, #0
 8009e4a:	d1cb      	bne.n	8009de4 <quorem+0x94>
 8009e4c:	3c01      	subs	r4, #1
 8009e4e:	e7c6      	b.n	8009dde <quorem+0x8e>
 8009e50:	6812      	ldr	r2, [r2, #0]
 8009e52:	3b04      	subs	r3, #4
 8009e54:	2a00      	cmp	r2, #0
 8009e56:	d1ef      	bne.n	8009e38 <quorem+0xe8>
 8009e58:	3c01      	subs	r4, #1
 8009e5a:	e7ea      	b.n	8009e32 <quorem+0xe2>
 8009e5c:	2000      	movs	r0, #0
 8009e5e:	e7ee      	b.n	8009e3e <quorem+0xee>

08009e60 <_dtoa_r>:
 8009e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e64:	69c7      	ldr	r7, [r0, #28]
 8009e66:	b097      	sub	sp, #92	@ 0x5c
 8009e68:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009e6c:	ec55 4b10 	vmov	r4, r5, d0
 8009e70:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009e72:	9107      	str	r1, [sp, #28]
 8009e74:	4681      	mov	r9, r0
 8009e76:	920c      	str	r2, [sp, #48]	@ 0x30
 8009e78:	9311      	str	r3, [sp, #68]	@ 0x44
 8009e7a:	b97f      	cbnz	r7, 8009e9c <_dtoa_r+0x3c>
 8009e7c:	2010      	movs	r0, #16
 8009e7e:	f000 fe09 	bl	800aa94 <malloc>
 8009e82:	4602      	mov	r2, r0
 8009e84:	f8c9 001c 	str.w	r0, [r9, #28]
 8009e88:	b920      	cbnz	r0, 8009e94 <_dtoa_r+0x34>
 8009e8a:	4ba9      	ldr	r3, [pc, #676]	@ (800a130 <_dtoa_r+0x2d0>)
 8009e8c:	21ef      	movs	r1, #239	@ 0xef
 8009e8e:	48a9      	ldr	r0, [pc, #676]	@ (800a134 <_dtoa_r+0x2d4>)
 8009e90:	f002 fc9e 	bl	800c7d0 <__assert_func>
 8009e94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009e98:	6007      	str	r7, [r0, #0]
 8009e9a:	60c7      	str	r7, [r0, #12]
 8009e9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009ea0:	6819      	ldr	r1, [r3, #0]
 8009ea2:	b159      	cbz	r1, 8009ebc <_dtoa_r+0x5c>
 8009ea4:	685a      	ldr	r2, [r3, #4]
 8009ea6:	604a      	str	r2, [r1, #4]
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	4093      	lsls	r3, r2
 8009eac:	608b      	str	r3, [r1, #8]
 8009eae:	4648      	mov	r0, r9
 8009eb0:	f000 fee6 	bl	800ac80 <_Bfree>
 8009eb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009eb8:	2200      	movs	r2, #0
 8009eba:	601a      	str	r2, [r3, #0]
 8009ebc:	1e2b      	subs	r3, r5, #0
 8009ebe:	bfb9      	ittee	lt
 8009ec0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009ec4:	9305      	strlt	r3, [sp, #20]
 8009ec6:	2300      	movge	r3, #0
 8009ec8:	6033      	strge	r3, [r6, #0]
 8009eca:	9f05      	ldr	r7, [sp, #20]
 8009ecc:	4b9a      	ldr	r3, [pc, #616]	@ (800a138 <_dtoa_r+0x2d8>)
 8009ece:	bfbc      	itt	lt
 8009ed0:	2201      	movlt	r2, #1
 8009ed2:	6032      	strlt	r2, [r6, #0]
 8009ed4:	43bb      	bics	r3, r7
 8009ed6:	d112      	bne.n	8009efe <_dtoa_r+0x9e>
 8009ed8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009eda:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009ede:	6013      	str	r3, [r2, #0]
 8009ee0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009ee4:	4323      	orrs	r3, r4
 8009ee6:	f000 855a 	beq.w	800a99e <_dtoa_r+0xb3e>
 8009eea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009eec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a14c <_dtoa_r+0x2ec>
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	f000 855c 	beq.w	800a9ae <_dtoa_r+0xb4e>
 8009ef6:	f10a 0303 	add.w	r3, sl, #3
 8009efa:	f000 bd56 	b.w	800a9aa <_dtoa_r+0xb4a>
 8009efe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009f02:	2200      	movs	r2, #0
 8009f04:	ec51 0b17 	vmov	r0, r1, d7
 8009f08:	2300      	movs	r3, #0
 8009f0a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009f0e:	f7f6 fddb 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f12:	4680      	mov	r8, r0
 8009f14:	b158      	cbz	r0, 8009f2e <_dtoa_r+0xce>
 8009f16:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009f18:	2301      	movs	r3, #1
 8009f1a:	6013      	str	r3, [r2, #0]
 8009f1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f1e:	b113      	cbz	r3, 8009f26 <_dtoa_r+0xc6>
 8009f20:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009f22:	4b86      	ldr	r3, [pc, #536]	@ (800a13c <_dtoa_r+0x2dc>)
 8009f24:	6013      	str	r3, [r2, #0]
 8009f26:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a150 <_dtoa_r+0x2f0>
 8009f2a:	f000 bd40 	b.w	800a9ae <_dtoa_r+0xb4e>
 8009f2e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009f32:	aa14      	add	r2, sp, #80	@ 0x50
 8009f34:	a915      	add	r1, sp, #84	@ 0x54
 8009f36:	4648      	mov	r0, r9
 8009f38:	f001 fa3e 	bl	800b3b8 <__d2b>
 8009f3c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009f40:	9002      	str	r0, [sp, #8]
 8009f42:	2e00      	cmp	r6, #0
 8009f44:	d078      	beq.n	800a038 <_dtoa_r+0x1d8>
 8009f46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f48:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009f4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009f54:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009f58:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009f5c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009f60:	4619      	mov	r1, r3
 8009f62:	2200      	movs	r2, #0
 8009f64:	4b76      	ldr	r3, [pc, #472]	@ (800a140 <_dtoa_r+0x2e0>)
 8009f66:	f7f6 f98f 	bl	8000288 <__aeabi_dsub>
 8009f6a:	a36b      	add	r3, pc, #428	@ (adr r3, 800a118 <_dtoa_r+0x2b8>)
 8009f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f70:	f7f6 fb42 	bl	80005f8 <__aeabi_dmul>
 8009f74:	a36a      	add	r3, pc, #424	@ (adr r3, 800a120 <_dtoa_r+0x2c0>)
 8009f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f7a:	f7f6 f987 	bl	800028c <__adddf3>
 8009f7e:	4604      	mov	r4, r0
 8009f80:	4630      	mov	r0, r6
 8009f82:	460d      	mov	r5, r1
 8009f84:	f7f6 face 	bl	8000524 <__aeabi_i2d>
 8009f88:	a367      	add	r3, pc, #412	@ (adr r3, 800a128 <_dtoa_r+0x2c8>)
 8009f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f8e:	f7f6 fb33 	bl	80005f8 <__aeabi_dmul>
 8009f92:	4602      	mov	r2, r0
 8009f94:	460b      	mov	r3, r1
 8009f96:	4620      	mov	r0, r4
 8009f98:	4629      	mov	r1, r5
 8009f9a:	f7f6 f977 	bl	800028c <__adddf3>
 8009f9e:	4604      	mov	r4, r0
 8009fa0:	460d      	mov	r5, r1
 8009fa2:	f7f6 fdd9 	bl	8000b58 <__aeabi_d2iz>
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	4607      	mov	r7, r0
 8009faa:	2300      	movs	r3, #0
 8009fac:	4620      	mov	r0, r4
 8009fae:	4629      	mov	r1, r5
 8009fb0:	f7f6 fd94 	bl	8000adc <__aeabi_dcmplt>
 8009fb4:	b140      	cbz	r0, 8009fc8 <_dtoa_r+0x168>
 8009fb6:	4638      	mov	r0, r7
 8009fb8:	f7f6 fab4 	bl	8000524 <__aeabi_i2d>
 8009fbc:	4622      	mov	r2, r4
 8009fbe:	462b      	mov	r3, r5
 8009fc0:	f7f6 fd82 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fc4:	b900      	cbnz	r0, 8009fc8 <_dtoa_r+0x168>
 8009fc6:	3f01      	subs	r7, #1
 8009fc8:	2f16      	cmp	r7, #22
 8009fca:	d852      	bhi.n	800a072 <_dtoa_r+0x212>
 8009fcc:	4b5d      	ldr	r3, [pc, #372]	@ (800a144 <_dtoa_r+0x2e4>)
 8009fce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009fda:	f7f6 fd7f 	bl	8000adc <__aeabi_dcmplt>
 8009fde:	2800      	cmp	r0, #0
 8009fe0:	d049      	beq.n	800a076 <_dtoa_r+0x216>
 8009fe2:	3f01      	subs	r7, #1
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fe8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009fea:	1b9b      	subs	r3, r3, r6
 8009fec:	1e5a      	subs	r2, r3, #1
 8009fee:	bf45      	ittet	mi
 8009ff0:	f1c3 0301 	rsbmi	r3, r3, #1
 8009ff4:	9300      	strmi	r3, [sp, #0]
 8009ff6:	2300      	movpl	r3, #0
 8009ff8:	2300      	movmi	r3, #0
 8009ffa:	9206      	str	r2, [sp, #24]
 8009ffc:	bf54      	ite	pl
 8009ffe:	9300      	strpl	r3, [sp, #0]
 800a000:	9306      	strmi	r3, [sp, #24]
 800a002:	2f00      	cmp	r7, #0
 800a004:	db39      	blt.n	800a07a <_dtoa_r+0x21a>
 800a006:	9b06      	ldr	r3, [sp, #24]
 800a008:	970d      	str	r7, [sp, #52]	@ 0x34
 800a00a:	443b      	add	r3, r7
 800a00c:	9306      	str	r3, [sp, #24]
 800a00e:	2300      	movs	r3, #0
 800a010:	9308      	str	r3, [sp, #32]
 800a012:	9b07      	ldr	r3, [sp, #28]
 800a014:	2b09      	cmp	r3, #9
 800a016:	d863      	bhi.n	800a0e0 <_dtoa_r+0x280>
 800a018:	2b05      	cmp	r3, #5
 800a01a:	bfc4      	itt	gt
 800a01c:	3b04      	subgt	r3, #4
 800a01e:	9307      	strgt	r3, [sp, #28]
 800a020:	9b07      	ldr	r3, [sp, #28]
 800a022:	f1a3 0302 	sub.w	r3, r3, #2
 800a026:	bfcc      	ite	gt
 800a028:	2400      	movgt	r4, #0
 800a02a:	2401      	movle	r4, #1
 800a02c:	2b03      	cmp	r3, #3
 800a02e:	d863      	bhi.n	800a0f8 <_dtoa_r+0x298>
 800a030:	e8df f003 	tbb	[pc, r3]
 800a034:	2b375452 	.word	0x2b375452
 800a038:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a03c:	441e      	add	r6, r3
 800a03e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a042:	2b20      	cmp	r3, #32
 800a044:	bfc1      	itttt	gt
 800a046:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a04a:	409f      	lslgt	r7, r3
 800a04c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a050:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a054:	bfd6      	itet	le
 800a056:	f1c3 0320 	rsble	r3, r3, #32
 800a05a:	ea47 0003 	orrgt.w	r0, r7, r3
 800a05e:	fa04 f003 	lslle.w	r0, r4, r3
 800a062:	f7f6 fa4f 	bl	8000504 <__aeabi_ui2d>
 800a066:	2201      	movs	r2, #1
 800a068:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a06c:	3e01      	subs	r6, #1
 800a06e:	9212      	str	r2, [sp, #72]	@ 0x48
 800a070:	e776      	b.n	8009f60 <_dtoa_r+0x100>
 800a072:	2301      	movs	r3, #1
 800a074:	e7b7      	b.n	8009fe6 <_dtoa_r+0x186>
 800a076:	9010      	str	r0, [sp, #64]	@ 0x40
 800a078:	e7b6      	b.n	8009fe8 <_dtoa_r+0x188>
 800a07a:	9b00      	ldr	r3, [sp, #0]
 800a07c:	1bdb      	subs	r3, r3, r7
 800a07e:	9300      	str	r3, [sp, #0]
 800a080:	427b      	negs	r3, r7
 800a082:	9308      	str	r3, [sp, #32]
 800a084:	2300      	movs	r3, #0
 800a086:	930d      	str	r3, [sp, #52]	@ 0x34
 800a088:	e7c3      	b.n	800a012 <_dtoa_r+0x1b2>
 800a08a:	2301      	movs	r3, #1
 800a08c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a08e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a090:	eb07 0b03 	add.w	fp, r7, r3
 800a094:	f10b 0301 	add.w	r3, fp, #1
 800a098:	2b01      	cmp	r3, #1
 800a09a:	9303      	str	r3, [sp, #12]
 800a09c:	bfb8      	it	lt
 800a09e:	2301      	movlt	r3, #1
 800a0a0:	e006      	b.n	800a0b0 <_dtoa_r+0x250>
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	dd28      	ble.n	800a0fe <_dtoa_r+0x29e>
 800a0ac:	469b      	mov	fp, r3
 800a0ae:	9303      	str	r3, [sp, #12]
 800a0b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a0b4:	2100      	movs	r1, #0
 800a0b6:	2204      	movs	r2, #4
 800a0b8:	f102 0514 	add.w	r5, r2, #20
 800a0bc:	429d      	cmp	r5, r3
 800a0be:	d926      	bls.n	800a10e <_dtoa_r+0x2ae>
 800a0c0:	6041      	str	r1, [r0, #4]
 800a0c2:	4648      	mov	r0, r9
 800a0c4:	f000 fd9c 	bl	800ac00 <_Balloc>
 800a0c8:	4682      	mov	sl, r0
 800a0ca:	2800      	cmp	r0, #0
 800a0cc:	d142      	bne.n	800a154 <_dtoa_r+0x2f4>
 800a0ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a148 <_dtoa_r+0x2e8>)
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	f240 11af 	movw	r1, #431	@ 0x1af
 800a0d6:	e6da      	b.n	8009e8e <_dtoa_r+0x2e>
 800a0d8:	2300      	movs	r3, #0
 800a0da:	e7e3      	b.n	800a0a4 <_dtoa_r+0x244>
 800a0dc:	2300      	movs	r3, #0
 800a0de:	e7d5      	b.n	800a08c <_dtoa_r+0x22c>
 800a0e0:	2401      	movs	r4, #1
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	9307      	str	r3, [sp, #28]
 800a0e6:	9409      	str	r4, [sp, #36]	@ 0x24
 800a0e8:	f04f 3bff 	mov.w	fp, #4294967295
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f8cd b00c 	str.w	fp, [sp, #12]
 800a0f2:	2312      	movs	r3, #18
 800a0f4:	920c      	str	r2, [sp, #48]	@ 0x30
 800a0f6:	e7db      	b.n	800a0b0 <_dtoa_r+0x250>
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0fc:	e7f4      	b.n	800a0e8 <_dtoa_r+0x288>
 800a0fe:	f04f 0b01 	mov.w	fp, #1
 800a102:	f8cd b00c 	str.w	fp, [sp, #12]
 800a106:	465b      	mov	r3, fp
 800a108:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a10c:	e7d0      	b.n	800a0b0 <_dtoa_r+0x250>
 800a10e:	3101      	adds	r1, #1
 800a110:	0052      	lsls	r2, r2, #1
 800a112:	e7d1      	b.n	800a0b8 <_dtoa_r+0x258>
 800a114:	f3af 8000 	nop.w
 800a118:	636f4361 	.word	0x636f4361
 800a11c:	3fd287a7 	.word	0x3fd287a7
 800a120:	8b60c8b3 	.word	0x8b60c8b3
 800a124:	3fc68a28 	.word	0x3fc68a28
 800a128:	509f79fb 	.word	0x509f79fb
 800a12c:	3fd34413 	.word	0x3fd34413
 800a130:	0800d5ba 	.word	0x0800d5ba
 800a134:	0800d5d1 	.word	0x0800d5d1
 800a138:	7ff00000 	.word	0x7ff00000
 800a13c:	0800d585 	.word	0x0800d585
 800a140:	3ff80000 	.word	0x3ff80000
 800a144:	0800d780 	.word	0x0800d780
 800a148:	0800d629 	.word	0x0800d629
 800a14c:	0800d5b6 	.word	0x0800d5b6
 800a150:	0800d584 	.word	0x0800d584
 800a154:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a158:	6018      	str	r0, [r3, #0]
 800a15a:	9b03      	ldr	r3, [sp, #12]
 800a15c:	2b0e      	cmp	r3, #14
 800a15e:	f200 80a1 	bhi.w	800a2a4 <_dtoa_r+0x444>
 800a162:	2c00      	cmp	r4, #0
 800a164:	f000 809e 	beq.w	800a2a4 <_dtoa_r+0x444>
 800a168:	2f00      	cmp	r7, #0
 800a16a:	dd33      	ble.n	800a1d4 <_dtoa_r+0x374>
 800a16c:	4b9c      	ldr	r3, [pc, #624]	@ (800a3e0 <_dtoa_r+0x580>)
 800a16e:	f007 020f 	and.w	r2, r7, #15
 800a172:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a176:	ed93 7b00 	vldr	d7, [r3]
 800a17a:	05f8      	lsls	r0, r7, #23
 800a17c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a180:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a184:	d516      	bpl.n	800a1b4 <_dtoa_r+0x354>
 800a186:	4b97      	ldr	r3, [pc, #604]	@ (800a3e4 <_dtoa_r+0x584>)
 800a188:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a18c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a190:	f7f6 fb5c 	bl	800084c <__aeabi_ddiv>
 800a194:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a198:	f004 040f 	and.w	r4, r4, #15
 800a19c:	2603      	movs	r6, #3
 800a19e:	4d91      	ldr	r5, [pc, #580]	@ (800a3e4 <_dtoa_r+0x584>)
 800a1a0:	b954      	cbnz	r4, 800a1b8 <_dtoa_r+0x358>
 800a1a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a1a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1aa:	f7f6 fb4f 	bl	800084c <__aeabi_ddiv>
 800a1ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a1b2:	e028      	b.n	800a206 <_dtoa_r+0x3a6>
 800a1b4:	2602      	movs	r6, #2
 800a1b6:	e7f2      	b.n	800a19e <_dtoa_r+0x33e>
 800a1b8:	07e1      	lsls	r1, r4, #31
 800a1ba:	d508      	bpl.n	800a1ce <_dtoa_r+0x36e>
 800a1bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a1c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a1c4:	f7f6 fa18 	bl	80005f8 <__aeabi_dmul>
 800a1c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a1cc:	3601      	adds	r6, #1
 800a1ce:	1064      	asrs	r4, r4, #1
 800a1d0:	3508      	adds	r5, #8
 800a1d2:	e7e5      	b.n	800a1a0 <_dtoa_r+0x340>
 800a1d4:	f000 80af 	beq.w	800a336 <_dtoa_r+0x4d6>
 800a1d8:	427c      	negs	r4, r7
 800a1da:	4b81      	ldr	r3, [pc, #516]	@ (800a3e0 <_dtoa_r+0x580>)
 800a1dc:	4d81      	ldr	r5, [pc, #516]	@ (800a3e4 <_dtoa_r+0x584>)
 800a1de:	f004 020f 	and.w	r2, r4, #15
 800a1e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a1ee:	f7f6 fa03 	bl	80005f8 <__aeabi_dmul>
 800a1f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a1f6:	1124      	asrs	r4, r4, #4
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	2602      	movs	r6, #2
 800a1fc:	2c00      	cmp	r4, #0
 800a1fe:	f040 808f 	bne.w	800a320 <_dtoa_r+0x4c0>
 800a202:	2b00      	cmp	r3, #0
 800a204:	d1d3      	bne.n	800a1ae <_dtoa_r+0x34e>
 800a206:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a208:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	f000 8094 	beq.w	800a33a <_dtoa_r+0x4da>
 800a212:	4b75      	ldr	r3, [pc, #468]	@ (800a3e8 <_dtoa_r+0x588>)
 800a214:	2200      	movs	r2, #0
 800a216:	4620      	mov	r0, r4
 800a218:	4629      	mov	r1, r5
 800a21a:	f7f6 fc5f 	bl	8000adc <__aeabi_dcmplt>
 800a21e:	2800      	cmp	r0, #0
 800a220:	f000 808b 	beq.w	800a33a <_dtoa_r+0x4da>
 800a224:	9b03      	ldr	r3, [sp, #12]
 800a226:	2b00      	cmp	r3, #0
 800a228:	f000 8087 	beq.w	800a33a <_dtoa_r+0x4da>
 800a22c:	f1bb 0f00 	cmp.w	fp, #0
 800a230:	dd34      	ble.n	800a29c <_dtoa_r+0x43c>
 800a232:	4620      	mov	r0, r4
 800a234:	4b6d      	ldr	r3, [pc, #436]	@ (800a3ec <_dtoa_r+0x58c>)
 800a236:	2200      	movs	r2, #0
 800a238:	4629      	mov	r1, r5
 800a23a:	f7f6 f9dd 	bl	80005f8 <__aeabi_dmul>
 800a23e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a242:	f107 38ff 	add.w	r8, r7, #4294967295
 800a246:	3601      	adds	r6, #1
 800a248:	465c      	mov	r4, fp
 800a24a:	4630      	mov	r0, r6
 800a24c:	f7f6 f96a 	bl	8000524 <__aeabi_i2d>
 800a250:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a254:	f7f6 f9d0 	bl	80005f8 <__aeabi_dmul>
 800a258:	4b65      	ldr	r3, [pc, #404]	@ (800a3f0 <_dtoa_r+0x590>)
 800a25a:	2200      	movs	r2, #0
 800a25c:	f7f6 f816 	bl	800028c <__adddf3>
 800a260:	4605      	mov	r5, r0
 800a262:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a266:	2c00      	cmp	r4, #0
 800a268:	d16a      	bne.n	800a340 <_dtoa_r+0x4e0>
 800a26a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a26e:	4b61      	ldr	r3, [pc, #388]	@ (800a3f4 <_dtoa_r+0x594>)
 800a270:	2200      	movs	r2, #0
 800a272:	f7f6 f809 	bl	8000288 <__aeabi_dsub>
 800a276:	4602      	mov	r2, r0
 800a278:	460b      	mov	r3, r1
 800a27a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a27e:	462a      	mov	r2, r5
 800a280:	4633      	mov	r3, r6
 800a282:	f7f6 fc49 	bl	8000b18 <__aeabi_dcmpgt>
 800a286:	2800      	cmp	r0, #0
 800a288:	f040 8298 	bne.w	800a7bc <_dtoa_r+0x95c>
 800a28c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a290:	462a      	mov	r2, r5
 800a292:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a296:	f7f6 fc21 	bl	8000adc <__aeabi_dcmplt>
 800a29a:	bb38      	cbnz	r0, 800a2ec <_dtoa_r+0x48c>
 800a29c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a2a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a2a4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	f2c0 8157 	blt.w	800a55a <_dtoa_r+0x6fa>
 800a2ac:	2f0e      	cmp	r7, #14
 800a2ae:	f300 8154 	bgt.w	800a55a <_dtoa_r+0x6fa>
 800a2b2:	4b4b      	ldr	r3, [pc, #300]	@ (800a3e0 <_dtoa_r+0x580>)
 800a2b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a2b8:	ed93 7b00 	vldr	d7, [r3]
 800a2bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	ed8d 7b00 	vstr	d7, [sp]
 800a2c4:	f280 80e5 	bge.w	800a492 <_dtoa_r+0x632>
 800a2c8:	9b03      	ldr	r3, [sp, #12]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	f300 80e1 	bgt.w	800a492 <_dtoa_r+0x632>
 800a2d0:	d10c      	bne.n	800a2ec <_dtoa_r+0x48c>
 800a2d2:	4b48      	ldr	r3, [pc, #288]	@ (800a3f4 <_dtoa_r+0x594>)
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	ec51 0b17 	vmov	r0, r1, d7
 800a2da:	f7f6 f98d 	bl	80005f8 <__aeabi_dmul>
 800a2de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2e2:	f7f6 fc0f 	bl	8000b04 <__aeabi_dcmpge>
 800a2e6:	2800      	cmp	r0, #0
 800a2e8:	f000 8266 	beq.w	800a7b8 <_dtoa_r+0x958>
 800a2ec:	2400      	movs	r4, #0
 800a2ee:	4625      	mov	r5, r4
 800a2f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a2f2:	4656      	mov	r6, sl
 800a2f4:	ea6f 0803 	mvn.w	r8, r3
 800a2f8:	2700      	movs	r7, #0
 800a2fa:	4621      	mov	r1, r4
 800a2fc:	4648      	mov	r0, r9
 800a2fe:	f000 fcbf 	bl	800ac80 <_Bfree>
 800a302:	2d00      	cmp	r5, #0
 800a304:	f000 80bd 	beq.w	800a482 <_dtoa_r+0x622>
 800a308:	b12f      	cbz	r7, 800a316 <_dtoa_r+0x4b6>
 800a30a:	42af      	cmp	r7, r5
 800a30c:	d003      	beq.n	800a316 <_dtoa_r+0x4b6>
 800a30e:	4639      	mov	r1, r7
 800a310:	4648      	mov	r0, r9
 800a312:	f000 fcb5 	bl	800ac80 <_Bfree>
 800a316:	4629      	mov	r1, r5
 800a318:	4648      	mov	r0, r9
 800a31a:	f000 fcb1 	bl	800ac80 <_Bfree>
 800a31e:	e0b0      	b.n	800a482 <_dtoa_r+0x622>
 800a320:	07e2      	lsls	r2, r4, #31
 800a322:	d505      	bpl.n	800a330 <_dtoa_r+0x4d0>
 800a324:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a328:	f7f6 f966 	bl	80005f8 <__aeabi_dmul>
 800a32c:	3601      	adds	r6, #1
 800a32e:	2301      	movs	r3, #1
 800a330:	1064      	asrs	r4, r4, #1
 800a332:	3508      	adds	r5, #8
 800a334:	e762      	b.n	800a1fc <_dtoa_r+0x39c>
 800a336:	2602      	movs	r6, #2
 800a338:	e765      	b.n	800a206 <_dtoa_r+0x3a6>
 800a33a:	9c03      	ldr	r4, [sp, #12]
 800a33c:	46b8      	mov	r8, r7
 800a33e:	e784      	b.n	800a24a <_dtoa_r+0x3ea>
 800a340:	4b27      	ldr	r3, [pc, #156]	@ (800a3e0 <_dtoa_r+0x580>)
 800a342:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a344:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a348:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a34c:	4454      	add	r4, sl
 800a34e:	2900      	cmp	r1, #0
 800a350:	d054      	beq.n	800a3fc <_dtoa_r+0x59c>
 800a352:	4929      	ldr	r1, [pc, #164]	@ (800a3f8 <_dtoa_r+0x598>)
 800a354:	2000      	movs	r0, #0
 800a356:	f7f6 fa79 	bl	800084c <__aeabi_ddiv>
 800a35a:	4633      	mov	r3, r6
 800a35c:	462a      	mov	r2, r5
 800a35e:	f7f5 ff93 	bl	8000288 <__aeabi_dsub>
 800a362:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a366:	4656      	mov	r6, sl
 800a368:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a36c:	f7f6 fbf4 	bl	8000b58 <__aeabi_d2iz>
 800a370:	4605      	mov	r5, r0
 800a372:	f7f6 f8d7 	bl	8000524 <__aeabi_i2d>
 800a376:	4602      	mov	r2, r0
 800a378:	460b      	mov	r3, r1
 800a37a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a37e:	f7f5 ff83 	bl	8000288 <__aeabi_dsub>
 800a382:	3530      	adds	r5, #48	@ 0x30
 800a384:	4602      	mov	r2, r0
 800a386:	460b      	mov	r3, r1
 800a388:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a38c:	f806 5b01 	strb.w	r5, [r6], #1
 800a390:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a394:	f7f6 fba2 	bl	8000adc <__aeabi_dcmplt>
 800a398:	2800      	cmp	r0, #0
 800a39a:	d172      	bne.n	800a482 <_dtoa_r+0x622>
 800a39c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3a0:	4911      	ldr	r1, [pc, #68]	@ (800a3e8 <_dtoa_r+0x588>)
 800a3a2:	2000      	movs	r0, #0
 800a3a4:	f7f5 ff70 	bl	8000288 <__aeabi_dsub>
 800a3a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a3ac:	f7f6 fb96 	bl	8000adc <__aeabi_dcmplt>
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	f040 80b4 	bne.w	800a51e <_dtoa_r+0x6be>
 800a3b6:	42a6      	cmp	r6, r4
 800a3b8:	f43f af70 	beq.w	800a29c <_dtoa_r+0x43c>
 800a3bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a3c0:	4b0a      	ldr	r3, [pc, #40]	@ (800a3ec <_dtoa_r+0x58c>)
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	f7f6 f918 	bl	80005f8 <__aeabi_dmul>
 800a3c8:	4b08      	ldr	r3, [pc, #32]	@ (800a3ec <_dtoa_r+0x58c>)
 800a3ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3d4:	f7f6 f910 	bl	80005f8 <__aeabi_dmul>
 800a3d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a3dc:	e7c4      	b.n	800a368 <_dtoa_r+0x508>
 800a3de:	bf00      	nop
 800a3e0:	0800d780 	.word	0x0800d780
 800a3e4:	0800d758 	.word	0x0800d758
 800a3e8:	3ff00000 	.word	0x3ff00000
 800a3ec:	40240000 	.word	0x40240000
 800a3f0:	401c0000 	.word	0x401c0000
 800a3f4:	40140000 	.word	0x40140000
 800a3f8:	3fe00000 	.word	0x3fe00000
 800a3fc:	4631      	mov	r1, r6
 800a3fe:	4628      	mov	r0, r5
 800a400:	f7f6 f8fa 	bl	80005f8 <__aeabi_dmul>
 800a404:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a408:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a40a:	4656      	mov	r6, sl
 800a40c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a410:	f7f6 fba2 	bl	8000b58 <__aeabi_d2iz>
 800a414:	4605      	mov	r5, r0
 800a416:	f7f6 f885 	bl	8000524 <__aeabi_i2d>
 800a41a:	4602      	mov	r2, r0
 800a41c:	460b      	mov	r3, r1
 800a41e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a422:	f7f5 ff31 	bl	8000288 <__aeabi_dsub>
 800a426:	3530      	adds	r5, #48	@ 0x30
 800a428:	f806 5b01 	strb.w	r5, [r6], #1
 800a42c:	4602      	mov	r2, r0
 800a42e:	460b      	mov	r3, r1
 800a430:	42a6      	cmp	r6, r4
 800a432:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a436:	f04f 0200 	mov.w	r2, #0
 800a43a:	d124      	bne.n	800a486 <_dtoa_r+0x626>
 800a43c:	4baf      	ldr	r3, [pc, #700]	@ (800a6fc <_dtoa_r+0x89c>)
 800a43e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a442:	f7f5 ff23 	bl	800028c <__adddf3>
 800a446:	4602      	mov	r2, r0
 800a448:	460b      	mov	r3, r1
 800a44a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a44e:	f7f6 fb63 	bl	8000b18 <__aeabi_dcmpgt>
 800a452:	2800      	cmp	r0, #0
 800a454:	d163      	bne.n	800a51e <_dtoa_r+0x6be>
 800a456:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a45a:	49a8      	ldr	r1, [pc, #672]	@ (800a6fc <_dtoa_r+0x89c>)
 800a45c:	2000      	movs	r0, #0
 800a45e:	f7f5 ff13 	bl	8000288 <__aeabi_dsub>
 800a462:	4602      	mov	r2, r0
 800a464:	460b      	mov	r3, r1
 800a466:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a46a:	f7f6 fb37 	bl	8000adc <__aeabi_dcmplt>
 800a46e:	2800      	cmp	r0, #0
 800a470:	f43f af14 	beq.w	800a29c <_dtoa_r+0x43c>
 800a474:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a476:	1e73      	subs	r3, r6, #1
 800a478:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a47a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a47e:	2b30      	cmp	r3, #48	@ 0x30
 800a480:	d0f8      	beq.n	800a474 <_dtoa_r+0x614>
 800a482:	4647      	mov	r7, r8
 800a484:	e03b      	b.n	800a4fe <_dtoa_r+0x69e>
 800a486:	4b9e      	ldr	r3, [pc, #632]	@ (800a700 <_dtoa_r+0x8a0>)
 800a488:	f7f6 f8b6 	bl	80005f8 <__aeabi_dmul>
 800a48c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a490:	e7bc      	b.n	800a40c <_dtoa_r+0x5ac>
 800a492:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a496:	4656      	mov	r6, sl
 800a498:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a49c:	4620      	mov	r0, r4
 800a49e:	4629      	mov	r1, r5
 800a4a0:	f7f6 f9d4 	bl	800084c <__aeabi_ddiv>
 800a4a4:	f7f6 fb58 	bl	8000b58 <__aeabi_d2iz>
 800a4a8:	4680      	mov	r8, r0
 800a4aa:	f7f6 f83b 	bl	8000524 <__aeabi_i2d>
 800a4ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4b2:	f7f6 f8a1 	bl	80005f8 <__aeabi_dmul>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	460b      	mov	r3, r1
 800a4ba:	4620      	mov	r0, r4
 800a4bc:	4629      	mov	r1, r5
 800a4be:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a4c2:	f7f5 fee1 	bl	8000288 <__aeabi_dsub>
 800a4c6:	f806 4b01 	strb.w	r4, [r6], #1
 800a4ca:	9d03      	ldr	r5, [sp, #12]
 800a4cc:	eba6 040a 	sub.w	r4, r6, sl
 800a4d0:	42a5      	cmp	r5, r4
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	d133      	bne.n	800a540 <_dtoa_r+0x6e0>
 800a4d8:	f7f5 fed8 	bl	800028c <__adddf3>
 800a4dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	460d      	mov	r5, r1
 800a4e4:	f7f6 fb18 	bl	8000b18 <__aeabi_dcmpgt>
 800a4e8:	b9c0      	cbnz	r0, 800a51c <_dtoa_r+0x6bc>
 800a4ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4ee:	4620      	mov	r0, r4
 800a4f0:	4629      	mov	r1, r5
 800a4f2:	f7f6 fae9 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4f6:	b110      	cbz	r0, 800a4fe <_dtoa_r+0x69e>
 800a4f8:	f018 0f01 	tst.w	r8, #1
 800a4fc:	d10e      	bne.n	800a51c <_dtoa_r+0x6bc>
 800a4fe:	9902      	ldr	r1, [sp, #8]
 800a500:	4648      	mov	r0, r9
 800a502:	f000 fbbd 	bl	800ac80 <_Bfree>
 800a506:	2300      	movs	r3, #0
 800a508:	7033      	strb	r3, [r6, #0]
 800a50a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a50c:	3701      	adds	r7, #1
 800a50e:	601f      	str	r7, [r3, #0]
 800a510:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a512:	2b00      	cmp	r3, #0
 800a514:	f000 824b 	beq.w	800a9ae <_dtoa_r+0xb4e>
 800a518:	601e      	str	r6, [r3, #0]
 800a51a:	e248      	b.n	800a9ae <_dtoa_r+0xb4e>
 800a51c:	46b8      	mov	r8, r7
 800a51e:	4633      	mov	r3, r6
 800a520:	461e      	mov	r6, r3
 800a522:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a526:	2a39      	cmp	r2, #57	@ 0x39
 800a528:	d106      	bne.n	800a538 <_dtoa_r+0x6d8>
 800a52a:	459a      	cmp	sl, r3
 800a52c:	d1f8      	bne.n	800a520 <_dtoa_r+0x6c0>
 800a52e:	2230      	movs	r2, #48	@ 0x30
 800a530:	f108 0801 	add.w	r8, r8, #1
 800a534:	f88a 2000 	strb.w	r2, [sl]
 800a538:	781a      	ldrb	r2, [r3, #0]
 800a53a:	3201      	adds	r2, #1
 800a53c:	701a      	strb	r2, [r3, #0]
 800a53e:	e7a0      	b.n	800a482 <_dtoa_r+0x622>
 800a540:	4b6f      	ldr	r3, [pc, #444]	@ (800a700 <_dtoa_r+0x8a0>)
 800a542:	2200      	movs	r2, #0
 800a544:	f7f6 f858 	bl	80005f8 <__aeabi_dmul>
 800a548:	2200      	movs	r2, #0
 800a54a:	2300      	movs	r3, #0
 800a54c:	4604      	mov	r4, r0
 800a54e:	460d      	mov	r5, r1
 800a550:	f7f6 faba 	bl	8000ac8 <__aeabi_dcmpeq>
 800a554:	2800      	cmp	r0, #0
 800a556:	d09f      	beq.n	800a498 <_dtoa_r+0x638>
 800a558:	e7d1      	b.n	800a4fe <_dtoa_r+0x69e>
 800a55a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a55c:	2a00      	cmp	r2, #0
 800a55e:	f000 80ea 	beq.w	800a736 <_dtoa_r+0x8d6>
 800a562:	9a07      	ldr	r2, [sp, #28]
 800a564:	2a01      	cmp	r2, #1
 800a566:	f300 80cd 	bgt.w	800a704 <_dtoa_r+0x8a4>
 800a56a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a56c:	2a00      	cmp	r2, #0
 800a56e:	f000 80c1 	beq.w	800a6f4 <_dtoa_r+0x894>
 800a572:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a576:	9c08      	ldr	r4, [sp, #32]
 800a578:	9e00      	ldr	r6, [sp, #0]
 800a57a:	9a00      	ldr	r2, [sp, #0]
 800a57c:	441a      	add	r2, r3
 800a57e:	9200      	str	r2, [sp, #0]
 800a580:	9a06      	ldr	r2, [sp, #24]
 800a582:	2101      	movs	r1, #1
 800a584:	441a      	add	r2, r3
 800a586:	4648      	mov	r0, r9
 800a588:	9206      	str	r2, [sp, #24]
 800a58a:	f000 fc77 	bl	800ae7c <__i2b>
 800a58e:	4605      	mov	r5, r0
 800a590:	b166      	cbz	r6, 800a5ac <_dtoa_r+0x74c>
 800a592:	9b06      	ldr	r3, [sp, #24]
 800a594:	2b00      	cmp	r3, #0
 800a596:	dd09      	ble.n	800a5ac <_dtoa_r+0x74c>
 800a598:	42b3      	cmp	r3, r6
 800a59a:	9a00      	ldr	r2, [sp, #0]
 800a59c:	bfa8      	it	ge
 800a59e:	4633      	movge	r3, r6
 800a5a0:	1ad2      	subs	r2, r2, r3
 800a5a2:	9200      	str	r2, [sp, #0]
 800a5a4:	9a06      	ldr	r2, [sp, #24]
 800a5a6:	1af6      	subs	r6, r6, r3
 800a5a8:	1ad3      	subs	r3, r2, r3
 800a5aa:	9306      	str	r3, [sp, #24]
 800a5ac:	9b08      	ldr	r3, [sp, #32]
 800a5ae:	b30b      	cbz	r3, 800a5f4 <_dtoa_r+0x794>
 800a5b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	f000 80c6 	beq.w	800a744 <_dtoa_r+0x8e4>
 800a5b8:	2c00      	cmp	r4, #0
 800a5ba:	f000 80c0 	beq.w	800a73e <_dtoa_r+0x8de>
 800a5be:	4629      	mov	r1, r5
 800a5c0:	4622      	mov	r2, r4
 800a5c2:	4648      	mov	r0, r9
 800a5c4:	f000 fd12 	bl	800afec <__pow5mult>
 800a5c8:	9a02      	ldr	r2, [sp, #8]
 800a5ca:	4601      	mov	r1, r0
 800a5cc:	4605      	mov	r5, r0
 800a5ce:	4648      	mov	r0, r9
 800a5d0:	f000 fc6a 	bl	800aea8 <__multiply>
 800a5d4:	9902      	ldr	r1, [sp, #8]
 800a5d6:	4680      	mov	r8, r0
 800a5d8:	4648      	mov	r0, r9
 800a5da:	f000 fb51 	bl	800ac80 <_Bfree>
 800a5de:	9b08      	ldr	r3, [sp, #32]
 800a5e0:	1b1b      	subs	r3, r3, r4
 800a5e2:	9308      	str	r3, [sp, #32]
 800a5e4:	f000 80b1 	beq.w	800a74a <_dtoa_r+0x8ea>
 800a5e8:	9a08      	ldr	r2, [sp, #32]
 800a5ea:	4641      	mov	r1, r8
 800a5ec:	4648      	mov	r0, r9
 800a5ee:	f000 fcfd 	bl	800afec <__pow5mult>
 800a5f2:	9002      	str	r0, [sp, #8]
 800a5f4:	2101      	movs	r1, #1
 800a5f6:	4648      	mov	r0, r9
 800a5f8:	f000 fc40 	bl	800ae7c <__i2b>
 800a5fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a5fe:	4604      	mov	r4, r0
 800a600:	2b00      	cmp	r3, #0
 800a602:	f000 81d8 	beq.w	800a9b6 <_dtoa_r+0xb56>
 800a606:	461a      	mov	r2, r3
 800a608:	4601      	mov	r1, r0
 800a60a:	4648      	mov	r0, r9
 800a60c:	f000 fcee 	bl	800afec <__pow5mult>
 800a610:	9b07      	ldr	r3, [sp, #28]
 800a612:	2b01      	cmp	r3, #1
 800a614:	4604      	mov	r4, r0
 800a616:	f300 809f 	bgt.w	800a758 <_dtoa_r+0x8f8>
 800a61a:	9b04      	ldr	r3, [sp, #16]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	f040 8097 	bne.w	800a750 <_dtoa_r+0x8f0>
 800a622:	9b05      	ldr	r3, [sp, #20]
 800a624:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a628:	2b00      	cmp	r3, #0
 800a62a:	f040 8093 	bne.w	800a754 <_dtoa_r+0x8f4>
 800a62e:	9b05      	ldr	r3, [sp, #20]
 800a630:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a634:	0d1b      	lsrs	r3, r3, #20
 800a636:	051b      	lsls	r3, r3, #20
 800a638:	b133      	cbz	r3, 800a648 <_dtoa_r+0x7e8>
 800a63a:	9b00      	ldr	r3, [sp, #0]
 800a63c:	3301      	adds	r3, #1
 800a63e:	9300      	str	r3, [sp, #0]
 800a640:	9b06      	ldr	r3, [sp, #24]
 800a642:	3301      	adds	r3, #1
 800a644:	9306      	str	r3, [sp, #24]
 800a646:	2301      	movs	r3, #1
 800a648:	9308      	str	r3, [sp, #32]
 800a64a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	f000 81b8 	beq.w	800a9c2 <_dtoa_r+0xb62>
 800a652:	6923      	ldr	r3, [r4, #16]
 800a654:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a658:	6918      	ldr	r0, [r3, #16]
 800a65a:	f000 fbc3 	bl	800ade4 <__hi0bits>
 800a65e:	f1c0 0020 	rsb	r0, r0, #32
 800a662:	9b06      	ldr	r3, [sp, #24]
 800a664:	4418      	add	r0, r3
 800a666:	f010 001f 	ands.w	r0, r0, #31
 800a66a:	f000 8082 	beq.w	800a772 <_dtoa_r+0x912>
 800a66e:	f1c0 0320 	rsb	r3, r0, #32
 800a672:	2b04      	cmp	r3, #4
 800a674:	dd73      	ble.n	800a75e <_dtoa_r+0x8fe>
 800a676:	9b00      	ldr	r3, [sp, #0]
 800a678:	f1c0 001c 	rsb	r0, r0, #28
 800a67c:	4403      	add	r3, r0
 800a67e:	9300      	str	r3, [sp, #0]
 800a680:	9b06      	ldr	r3, [sp, #24]
 800a682:	4403      	add	r3, r0
 800a684:	4406      	add	r6, r0
 800a686:	9306      	str	r3, [sp, #24]
 800a688:	9b00      	ldr	r3, [sp, #0]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	dd05      	ble.n	800a69a <_dtoa_r+0x83a>
 800a68e:	9902      	ldr	r1, [sp, #8]
 800a690:	461a      	mov	r2, r3
 800a692:	4648      	mov	r0, r9
 800a694:	f000 fd04 	bl	800b0a0 <__lshift>
 800a698:	9002      	str	r0, [sp, #8]
 800a69a:	9b06      	ldr	r3, [sp, #24]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	dd05      	ble.n	800a6ac <_dtoa_r+0x84c>
 800a6a0:	4621      	mov	r1, r4
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	4648      	mov	r0, r9
 800a6a6:	f000 fcfb 	bl	800b0a0 <__lshift>
 800a6aa:	4604      	mov	r4, r0
 800a6ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d061      	beq.n	800a776 <_dtoa_r+0x916>
 800a6b2:	9802      	ldr	r0, [sp, #8]
 800a6b4:	4621      	mov	r1, r4
 800a6b6:	f000 fd5f 	bl	800b178 <__mcmp>
 800a6ba:	2800      	cmp	r0, #0
 800a6bc:	da5b      	bge.n	800a776 <_dtoa_r+0x916>
 800a6be:	2300      	movs	r3, #0
 800a6c0:	9902      	ldr	r1, [sp, #8]
 800a6c2:	220a      	movs	r2, #10
 800a6c4:	4648      	mov	r0, r9
 800a6c6:	f000 fafd 	bl	800acc4 <__multadd>
 800a6ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6cc:	9002      	str	r0, [sp, #8]
 800a6ce:	f107 38ff 	add.w	r8, r7, #4294967295
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	f000 8177 	beq.w	800a9c6 <_dtoa_r+0xb66>
 800a6d8:	4629      	mov	r1, r5
 800a6da:	2300      	movs	r3, #0
 800a6dc:	220a      	movs	r2, #10
 800a6de:	4648      	mov	r0, r9
 800a6e0:	f000 faf0 	bl	800acc4 <__multadd>
 800a6e4:	f1bb 0f00 	cmp.w	fp, #0
 800a6e8:	4605      	mov	r5, r0
 800a6ea:	dc6f      	bgt.n	800a7cc <_dtoa_r+0x96c>
 800a6ec:	9b07      	ldr	r3, [sp, #28]
 800a6ee:	2b02      	cmp	r3, #2
 800a6f0:	dc49      	bgt.n	800a786 <_dtoa_r+0x926>
 800a6f2:	e06b      	b.n	800a7cc <_dtoa_r+0x96c>
 800a6f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a6f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a6fa:	e73c      	b.n	800a576 <_dtoa_r+0x716>
 800a6fc:	3fe00000 	.word	0x3fe00000
 800a700:	40240000 	.word	0x40240000
 800a704:	9b03      	ldr	r3, [sp, #12]
 800a706:	1e5c      	subs	r4, r3, #1
 800a708:	9b08      	ldr	r3, [sp, #32]
 800a70a:	42a3      	cmp	r3, r4
 800a70c:	db09      	blt.n	800a722 <_dtoa_r+0x8c2>
 800a70e:	1b1c      	subs	r4, r3, r4
 800a710:	9b03      	ldr	r3, [sp, #12]
 800a712:	2b00      	cmp	r3, #0
 800a714:	f6bf af30 	bge.w	800a578 <_dtoa_r+0x718>
 800a718:	9b00      	ldr	r3, [sp, #0]
 800a71a:	9a03      	ldr	r2, [sp, #12]
 800a71c:	1a9e      	subs	r6, r3, r2
 800a71e:	2300      	movs	r3, #0
 800a720:	e72b      	b.n	800a57a <_dtoa_r+0x71a>
 800a722:	9b08      	ldr	r3, [sp, #32]
 800a724:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a726:	9408      	str	r4, [sp, #32]
 800a728:	1ae3      	subs	r3, r4, r3
 800a72a:	441a      	add	r2, r3
 800a72c:	9e00      	ldr	r6, [sp, #0]
 800a72e:	9b03      	ldr	r3, [sp, #12]
 800a730:	920d      	str	r2, [sp, #52]	@ 0x34
 800a732:	2400      	movs	r4, #0
 800a734:	e721      	b.n	800a57a <_dtoa_r+0x71a>
 800a736:	9c08      	ldr	r4, [sp, #32]
 800a738:	9e00      	ldr	r6, [sp, #0]
 800a73a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a73c:	e728      	b.n	800a590 <_dtoa_r+0x730>
 800a73e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a742:	e751      	b.n	800a5e8 <_dtoa_r+0x788>
 800a744:	9a08      	ldr	r2, [sp, #32]
 800a746:	9902      	ldr	r1, [sp, #8]
 800a748:	e750      	b.n	800a5ec <_dtoa_r+0x78c>
 800a74a:	f8cd 8008 	str.w	r8, [sp, #8]
 800a74e:	e751      	b.n	800a5f4 <_dtoa_r+0x794>
 800a750:	2300      	movs	r3, #0
 800a752:	e779      	b.n	800a648 <_dtoa_r+0x7e8>
 800a754:	9b04      	ldr	r3, [sp, #16]
 800a756:	e777      	b.n	800a648 <_dtoa_r+0x7e8>
 800a758:	2300      	movs	r3, #0
 800a75a:	9308      	str	r3, [sp, #32]
 800a75c:	e779      	b.n	800a652 <_dtoa_r+0x7f2>
 800a75e:	d093      	beq.n	800a688 <_dtoa_r+0x828>
 800a760:	9a00      	ldr	r2, [sp, #0]
 800a762:	331c      	adds	r3, #28
 800a764:	441a      	add	r2, r3
 800a766:	9200      	str	r2, [sp, #0]
 800a768:	9a06      	ldr	r2, [sp, #24]
 800a76a:	441a      	add	r2, r3
 800a76c:	441e      	add	r6, r3
 800a76e:	9206      	str	r2, [sp, #24]
 800a770:	e78a      	b.n	800a688 <_dtoa_r+0x828>
 800a772:	4603      	mov	r3, r0
 800a774:	e7f4      	b.n	800a760 <_dtoa_r+0x900>
 800a776:	9b03      	ldr	r3, [sp, #12]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	46b8      	mov	r8, r7
 800a77c:	dc20      	bgt.n	800a7c0 <_dtoa_r+0x960>
 800a77e:	469b      	mov	fp, r3
 800a780:	9b07      	ldr	r3, [sp, #28]
 800a782:	2b02      	cmp	r3, #2
 800a784:	dd1e      	ble.n	800a7c4 <_dtoa_r+0x964>
 800a786:	f1bb 0f00 	cmp.w	fp, #0
 800a78a:	f47f adb1 	bne.w	800a2f0 <_dtoa_r+0x490>
 800a78e:	4621      	mov	r1, r4
 800a790:	465b      	mov	r3, fp
 800a792:	2205      	movs	r2, #5
 800a794:	4648      	mov	r0, r9
 800a796:	f000 fa95 	bl	800acc4 <__multadd>
 800a79a:	4601      	mov	r1, r0
 800a79c:	4604      	mov	r4, r0
 800a79e:	9802      	ldr	r0, [sp, #8]
 800a7a0:	f000 fcea 	bl	800b178 <__mcmp>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	f77f ada3 	ble.w	800a2f0 <_dtoa_r+0x490>
 800a7aa:	4656      	mov	r6, sl
 800a7ac:	2331      	movs	r3, #49	@ 0x31
 800a7ae:	f806 3b01 	strb.w	r3, [r6], #1
 800a7b2:	f108 0801 	add.w	r8, r8, #1
 800a7b6:	e59f      	b.n	800a2f8 <_dtoa_r+0x498>
 800a7b8:	9c03      	ldr	r4, [sp, #12]
 800a7ba:	46b8      	mov	r8, r7
 800a7bc:	4625      	mov	r5, r4
 800a7be:	e7f4      	b.n	800a7aa <_dtoa_r+0x94a>
 800a7c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a7c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	f000 8101 	beq.w	800a9ce <_dtoa_r+0xb6e>
 800a7cc:	2e00      	cmp	r6, #0
 800a7ce:	dd05      	ble.n	800a7dc <_dtoa_r+0x97c>
 800a7d0:	4629      	mov	r1, r5
 800a7d2:	4632      	mov	r2, r6
 800a7d4:	4648      	mov	r0, r9
 800a7d6:	f000 fc63 	bl	800b0a0 <__lshift>
 800a7da:	4605      	mov	r5, r0
 800a7dc:	9b08      	ldr	r3, [sp, #32]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d05c      	beq.n	800a89c <_dtoa_r+0xa3c>
 800a7e2:	6869      	ldr	r1, [r5, #4]
 800a7e4:	4648      	mov	r0, r9
 800a7e6:	f000 fa0b 	bl	800ac00 <_Balloc>
 800a7ea:	4606      	mov	r6, r0
 800a7ec:	b928      	cbnz	r0, 800a7fa <_dtoa_r+0x99a>
 800a7ee:	4b82      	ldr	r3, [pc, #520]	@ (800a9f8 <_dtoa_r+0xb98>)
 800a7f0:	4602      	mov	r2, r0
 800a7f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a7f6:	f7ff bb4a 	b.w	8009e8e <_dtoa_r+0x2e>
 800a7fa:	692a      	ldr	r2, [r5, #16]
 800a7fc:	3202      	adds	r2, #2
 800a7fe:	0092      	lsls	r2, r2, #2
 800a800:	f105 010c 	add.w	r1, r5, #12
 800a804:	300c      	adds	r0, #12
 800a806:	f7ff fa8e 	bl	8009d26 <memcpy>
 800a80a:	2201      	movs	r2, #1
 800a80c:	4631      	mov	r1, r6
 800a80e:	4648      	mov	r0, r9
 800a810:	f000 fc46 	bl	800b0a0 <__lshift>
 800a814:	f10a 0301 	add.w	r3, sl, #1
 800a818:	9300      	str	r3, [sp, #0]
 800a81a:	eb0a 030b 	add.w	r3, sl, fp
 800a81e:	9308      	str	r3, [sp, #32]
 800a820:	9b04      	ldr	r3, [sp, #16]
 800a822:	f003 0301 	and.w	r3, r3, #1
 800a826:	462f      	mov	r7, r5
 800a828:	9306      	str	r3, [sp, #24]
 800a82a:	4605      	mov	r5, r0
 800a82c:	9b00      	ldr	r3, [sp, #0]
 800a82e:	9802      	ldr	r0, [sp, #8]
 800a830:	4621      	mov	r1, r4
 800a832:	f103 3bff 	add.w	fp, r3, #4294967295
 800a836:	f7ff fa8b 	bl	8009d50 <quorem>
 800a83a:	4603      	mov	r3, r0
 800a83c:	3330      	adds	r3, #48	@ 0x30
 800a83e:	9003      	str	r0, [sp, #12]
 800a840:	4639      	mov	r1, r7
 800a842:	9802      	ldr	r0, [sp, #8]
 800a844:	9309      	str	r3, [sp, #36]	@ 0x24
 800a846:	f000 fc97 	bl	800b178 <__mcmp>
 800a84a:	462a      	mov	r2, r5
 800a84c:	9004      	str	r0, [sp, #16]
 800a84e:	4621      	mov	r1, r4
 800a850:	4648      	mov	r0, r9
 800a852:	f000 fcad 	bl	800b1b0 <__mdiff>
 800a856:	68c2      	ldr	r2, [r0, #12]
 800a858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a85a:	4606      	mov	r6, r0
 800a85c:	bb02      	cbnz	r2, 800a8a0 <_dtoa_r+0xa40>
 800a85e:	4601      	mov	r1, r0
 800a860:	9802      	ldr	r0, [sp, #8]
 800a862:	f000 fc89 	bl	800b178 <__mcmp>
 800a866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a868:	4602      	mov	r2, r0
 800a86a:	4631      	mov	r1, r6
 800a86c:	4648      	mov	r0, r9
 800a86e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a870:	9309      	str	r3, [sp, #36]	@ 0x24
 800a872:	f000 fa05 	bl	800ac80 <_Bfree>
 800a876:	9b07      	ldr	r3, [sp, #28]
 800a878:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a87a:	9e00      	ldr	r6, [sp, #0]
 800a87c:	ea42 0103 	orr.w	r1, r2, r3
 800a880:	9b06      	ldr	r3, [sp, #24]
 800a882:	4319      	orrs	r1, r3
 800a884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a886:	d10d      	bne.n	800a8a4 <_dtoa_r+0xa44>
 800a888:	2b39      	cmp	r3, #57	@ 0x39
 800a88a:	d027      	beq.n	800a8dc <_dtoa_r+0xa7c>
 800a88c:	9a04      	ldr	r2, [sp, #16]
 800a88e:	2a00      	cmp	r2, #0
 800a890:	dd01      	ble.n	800a896 <_dtoa_r+0xa36>
 800a892:	9b03      	ldr	r3, [sp, #12]
 800a894:	3331      	adds	r3, #49	@ 0x31
 800a896:	f88b 3000 	strb.w	r3, [fp]
 800a89a:	e52e      	b.n	800a2fa <_dtoa_r+0x49a>
 800a89c:	4628      	mov	r0, r5
 800a89e:	e7b9      	b.n	800a814 <_dtoa_r+0x9b4>
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	e7e2      	b.n	800a86a <_dtoa_r+0xa0a>
 800a8a4:	9904      	ldr	r1, [sp, #16]
 800a8a6:	2900      	cmp	r1, #0
 800a8a8:	db04      	blt.n	800a8b4 <_dtoa_r+0xa54>
 800a8aa:	9807      	ldr	r0, [sp, #28]
 800a8ac:	4301      	orrs	r1, r0
 800a8ae:	9806      	ldr	r0, [sp, #24]
 800a8b0:	4301      	orrs	r1, r0
 800a8b2:	d120      	bne.n	800a8f6 <_dtoa_r+0xa96>
 800a8b4:	2a00      	cmp	r2, #0
 800a8b6:	ddee      	ble.n	800a896 <_dtoa_r+0xa36>
 800a8b8:	9902      	ldr	r1, [sp, #8]
 800a8ba:	9300      	str	r3, [sp, #0]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	4648      	mov	r0, r9
 800a8c0:	f000 fbee 	bl	800b0a0 <__lshift>
 800a8c4:	4621      	mov	r1, r4
 800a8c6:	9002      	str	r0, [sp, #8]
 800a8c8:	f000 fc56 	bl	800b178 <__mcmp>
 800a8cc:	2800      	cmp	r0, #0
 800a8ce:	9b00      	ldr	r3, [sp, #0]
 800a8d0:	dc02      	bgt.n	800a8d8 <_dtoa_r+0xa78>
 800a8d2:	d1e0      	bne.n	800a896 <_dtoa_r+0xa36>
 800a8d4:	07da      	lsls	r2, r3, #31
 800a8d6:	d5de      	bpl.n	800a896 <_dtoa_r+0xa36>
 800a8d8:	2b39      	cmp	r3, #57	@ 0x39
 800a8da:	d1da      	bne.n	800a892 <_dtoa_r+0xa32>
 800a8dc:	2339      	movs	r3, #57	@ 0x39
 800a8de:	f88b 3000 	strb.w	r3, [fp]
 800a8e2:	4633      	mov	r3, r6
 800a8e4:	461e      	mov	r6, r3
 800a8e6:	3b01      	subs	r3, #1
 800a8e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a8ec:	2a39      	cmp	r2, #57	@ 0x39
 800a8ee:	d04e      	beq.n	800a98e <_dtoa_r+0xb2e>
 800a8f0:	3201      	adds	r2, #1
 800a8f2:	701a      	strb	r2, [r3, #0]
 800a8f4:	e501      	b.n	800a2fa <_dtoa_r+0x49a>
 800a8f6:	2a00      	cmp	r2, #0
 800a8f8:	dd03      	ble.n	800a902 <_dtoa_r+0xaa2>
 800a8fa:	2b39      	cmp	r3, #57	@ 0x39
 800a8fc:	d0ee      	beq.n	800a8dc <_dtoa_r+0xa7c>
 800a8fe:	3301      	adds	r3, #1
 800a900:	e7c9      	b.n	800a896 <_dtoa_r+0xa36>
 800a902:	9a00      	ldr	r2, [sp, #0]
 800a904:	9908      	ldr	r1, [sp, #32]
 800a906:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a90a:	428a      	cmp	r2, r1
 800a90c:	d028      	beq.n	800a960 <_dtoa_r+0xb00>
 800a90e:	9902      	ldr	r1, [sp, #8]
 800a910:	2300      	movs	r3, #0
 800a912:	220a      	movs	r2, #10
 800a914:	4648      	mov	r0, r9
 800a916:	f000 f9d5 	bl	800acc4 <__multadd>
 800a91a:	42af      	cmp	r7, r5
 800a91c:	9002      	str	r0, [sp, #8]
 800a91e:	f04f 0300 	mov.w	r3, #0
 800a922:	f04f 020a 	mov.w	r2, #10
 800a926:	4639      	mov	r1, r7
 800a928:	4648      	mov	r0, r9
 800a92a:	d107      	bne.n	800a93c <_dtoa_r+0xadc>
 800a92c:	f000 f9ca 	bl	800acc4 <__multadd>
 800a930:	4607      	mov	r7, r0
 800a932:	4605      	mov	r5, r0
 800a934:	9b00      	ldr	r3, [sp, #0]
 800a936:	3301      	adds	r3, #1
 800a938:	9300      	str	r3, [sp, #0]
 800a93a:	e777      	b.n	800a82c <_dtoa_r+0x9cc>
 800a93c:	f000 f9c2 	bl	800acc4 <__multadd>
 800a940:	4629      	mov	r1, r5
 800a942:	4607      	mov	r7, r0
 800a944:	2300      	movs	r3, #0
 800a946:	220a      	movs	r2, #10
 800a948:	4648      	mov	r0, r9
 800a94a:	f000 f9bb 	bl	800acc4 <__multadd>
 800a94e:	4605      	mov	r5, r0
 800a950:	e7f0      	b.n	800a934 <_dtoa_r+0xad4>
 800a952:	f1bb 0f00 	cmp.w	fp, #0
 800a956:	bfcc      	ite	gt
 800a958:	465e      	movgt	r6, fp
 800a95a:	2601      	movle	r6, #1
 800a95c:	4456      	add	r6, sl
 800a95e:	2700      	movs	r7, #0
 800a960:	9902      	ldr	r1, [sp, #8]
 800a962:	9300      	str	r3, [sp, #0]
 800a964:	2201      	movs	r2, #1
 800a966:	4648      	mov	r0, r9
 800a968:	f000 fb9a 	bl	800b0a0 <__lshift>
 800a96c:	4621      	mov	r1, r4
 800a96e:	9002      	str	r0, [sp, #8]
 800a970:	f000 fc02 	bl	800b178 <__mcmp>
 800a974:	2800      	cmp	r0, #0
 800a976:	dcb4      	bgt.n	800a8e2 <_dtoa_r+0xa82>
 800a978:	d102      	bne.n	800a980 <_dtoa_r+0xb20>
 800a97a:	9b00      	ldr	r3, [sp, #0]
 800a97c:	07db      	lsls	r3, r3, #31
 800a97e:	d4b0      	bmi.n	800a8e2 <_dtoa_r+0xa82>
 800a980:	4633      	mov	r3, r6
 800a982:	461e      	mov	r6, r3
 800a984:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a988:	2a30      	cmp	r2, #48	@ 0x30
 800a98a:	d0fa      	beq.n	800a982 <_dtoa_r+0xb22>
 800a98c:	e4b5      	b.n	800a2fa <_dtoa_r+0x49a>
 800a98e:	459a      	cmp	sl, r3
 800a990:	d1a8      	bne.n	800a8e4 <_dtoa_r+0xa84>
 800a992:	2331      	movs	r3, #49	@ 0x31
 800a994:	f108 0801 	add.w	r8, r8, #1
 800a998:	f88a 3000 	strb.w	r3, [sl]
 800a99c:	e4ad      	b.n	800a2fa <_dtoa_r+0x49a>
 800a99e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a9a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a9fc <_dtoa_r+0xb9c>
 800a9a4:	b11b      	cbz	r3, 800a9ae <_dtoa_r+0xb4e>
 800a9a6:	f10a 0308 	add.w	r3, sl, #8
 800a9aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a9ac:	6013      	str	r3, [r2, #0]
 800a9ae:	4650      	mov	r0, sl
 800a9b0:	b017      	add	sp, #92	@ 0x5c
 800a9b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9b6:	9b07      	ldr	r3, [sp, #28]
 800a9b8:	2b01      	cmp	r3, #1
 800a9ba:	f77f ae2e 	ble.w	800a61a <_dtoa_r+0x7ba>
 800a9be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a9c0:	9308      	str	r3, [sp, #32]
 800a9c2:	2001      	movs	r0, #1
 800a9c4:	e64d      	b.n	800a662 <_dtoa_r+0x802>
 800a9c6:	f1bb 0f00 	cmp.w	fp, #0
 800a9ca:	f77f aed9 	ble.w	800a780 <_dtoa_r+0x920>
 800a9ce:	4656      	mov	r6, sl
 800a9d0:	9802      	ldr	r0, [sp, #8]
 800a9d2:	4621      	mov	r1, r4
 800a9d4:	f7ff f9bc 	bl	8009d50 <quorem>
 800a9d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a9dc:	f806 3b01 	strb.w	r3, [r6], #1
 800a9e0:	eba6 020a 	sub.w	r2, r6, sl
 800a9e4:	4593      	cmp	fp, r2
 800a9e6:	ddb4      	ble.n	800a952 <_dtoa_r+0xaf2>
 800a9e8:	9902      	ldr	r1, [sp, #8]
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	220a      	movs	r2, #10
 800a9ee:	4648      	mov	r0, r9
 800a9f0:	f000 f968 	bl	800acc4 <__multadd>
 800a9f4:	9002      	str	r0, [sp, #8]
 800a9f6:	e7eb      	b.n	800a9d0 <_dtoa_r+0xb70>
 800a9f8:	0800d629 	.word	0x0800d629
 800a9fc:	0800d5ad 	.word	0x0800d5ad

0800aa00 <_free_r>:
 800aa00:	b538      	push	{r3, r4, r5, lr}
 800aa02:	4605      	mov	r5, r0
 800aa04:	2900      	cmp	r1, #0
 800aa06:	d041      	beq.n	800aa8c <_free_r+0x8c>
 800aa08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa0c:	1f0c      	subs	r4, r1, #4
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	bfb8      	it	lt
 800aa12:	18e4      	addlt	r4, r4, r3
 800aa14:	f000 f8e8 	bl	800abe8 <__malloc_lock>
 800aa18:	4a1d      	ldr	r2, [pc, #116]	@ (800aa90 <_free_r+0x90>)
 800aa1a:	6813      	ldr	r3, [r2, #0]
 800aa1c:	b933      	cbnz	r3, 800aa2c <_free_r+0x2c>
 800aa1e:	6063      	str	r3, [r4, #4]
 800aa20:	6014      	str	r4, [r2, #0]
 800aa22:	4628      	mov	r0, r5
 800aa24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa28:	f000 b8e4 	b.w	800abf4 <__malloc_unlock>
 800aa2c:	42a3      	cmp	r3, r4
 800aa2e:	d908      	bls.n	800aa42 <_free_r+0x42>
 800aa30:	6820      	ldr	r0, [r4, #0]
 800aa32:	1821      	adds	r1, r4, r0
 800aa34:	428b      	cmp	r3, r1
 800aa36:	bf01      	itttt	eq
 800aa38:	6819      	ldreq	r1, [r3, #0]
 800aa3a:	685b      	ldreq	r3, [r3, #4]
 800aa3c:	1809      	addeq	r1, r1, r0
 800aa3e:	6021      	streq	r1, [r4, #0]
 800aa40:	e7ed      	b.n	800aa1e <_free_r+0x1e>
 800aa42:	461a      	mov	r2, r3
 800aa44:	685b      	ldr	r3, [r3, #4]
 800aa46:	b10b      	cbz	r3, 800aa4c <_free_r+0x4c>
 800aa48:	42a3      	cmp	r3, r4
 800aa4a:	d9fa      	bls.n	800aa42 <_free_r+0x42>
 800aa4c:	6811      	ldr	r1, [r2, #0]
 800aa4e:	1850      	adds	r0, r2, r1
 800aa50:	42a0      	cmp	r0, r4
 800aa52:	d10b      	bne.n	800aa6c <_free_r+0x6c>
 800aa54:	6820      	ldr	r0, [r4, #0]
 800aa56:	4401      	add	r1, r0
 800aa58:	1850      	adds	r0, r2, r1
 800aa5a:	4283      	cmp	r3, r0
 800aa5c:	6011      	str	r1, [r2, #0]
 800aa5e:	d1e0      	bne.n	800aa22 <_free_r+0x22>
 800aa60:	6818      	ldr	r0, [r3, #0]
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	6053      	str	r3, [r2, #4]
 800aa66:	4408      	add	r0, r1
 800aa68:	6010      	str	r0, [r2, #0]
 800aa6a:	e7da      	b.n	800aa22 <_free_r+0x22>
 800aa6c:	d902      	bls.n	800aa74 <_free_r+0x74>
 800aa6e:	230c      	movs	r3, #12
 800aa70:	602b      	str	r3, [r5, #0]
 800aa72:	e7d6      	b.n	800aa22 <_free_r+0x22>
 800aa74:	6820      	ldr	r0, [r4, #0]
 800aa76:	1821      	adds	r1, r4, r0
 800aa78:	428b      	cmp	r3, r1
 800aa7a:	bf04      	itt	eq
 800aa7c:	6819      	ldreq	r1, [r3, #0]
 800aa7e:	685b      	ldreq	r3, [r3, #4]
 800aa80:	6063      	str	r3, [r4, #4]
 800aa82:	bf04      	itt	eq
 800aa84:	1809      	addeq	r1, r1, r0
 800aa86:	6021      	streq	r1, [r4, #0]
 800aa88:	6054      	str	r4, [r2, #4]
 800aa8a:	e7ca      	b.n	800aa22 <_free_r+0x22>
 800aa8c:	bd38      	pop	{r3, r4, r5, pc}
 800aa8e:	bf00      	nop
 800aa90:	20000d20 	.word	0x20000d20

0800aa94 <malloc>:
 800aa94:	4b02      	ldr	r3, [pc, #8]	@ (800aaa0 <malloc+0xc>)
 800aa96:	4601      	mov	r1, r0
 800aa98:	6818      	ldr	r0, [r3, #0]
 800aa9a:	f000 b825 	b.w	800aae8 <_malloc_r>
 800aa9e:	bf00      	nop
 800aaa0:	20000050 	.word	0x20000050

0800aaa4 <sbrk_aligned>:
 800aaa4:	b570      	push	{r4, r5, r6, lr}
 800aaa6:	4e0f      	ldr	r6, [pc, #60]	@ (800aae4 <sbrk_aligned+0x40>)
 800aaa8:	460c      	mov	r4, r1
 800aaaa:	6831      	ldr	r1, [r6, #0]
 800aaac:	4605      	mov	r5, r0
 800aaae:	b911      	cbnz	r1, 800aab6 <sbrk_aligned+0x12>
 800aab0:	f001 fe76 	bl	800c7a0 <_sbrk_r>
 800aab4:	6030      	str	r0, [r6, #0]
 800aab6:	4621      	mov	r1, r4
 800aab8:	4628      	mov	r0, r5
 800aaba:	f001 fe71 	bl	800c7a0 <_sbrk_r>
 800aabe:	1c43      	adds	r3, r0, #1
 800aac0:	d103      	bne.n	800aaca <sbrk_aligned+0x26>
 800aac2:	f04f 34ff 	mov.w	r4, #4294967295
 800aac6:	4620      	mov	r0, r4
 800aac8:	bd70      	pop	{r4, r5, r6, pc}
 800aaca:	1cc4      	adds	r4, r0, #3
 800aacc:	f024 0403 	bic.w	r4, r4, #3
 800aad0:	42a0      	cmp	r0, r4
 800aad2:	d0f8      	beq.n	800aac6 <sbrk_aligned+0x22>
 800aad4:	1a21      	subs	r1, r4, r0
 800aad6:	4628      	mov	r0, r5
 800aad8:	f001 fe62 	bl	800c7a0 <_sbrk_r>
 800aadc:	3001      	adds	r0, #1
 800aade:	d1f2      	bne.n	800aac6 <sbrk_aligned+0x22>
 800aae0:	e7ef      	b.n	800aac2 <sbrk_aligned+0x1e>
 800aae2:	bf00      	nop
 800aae4:	20000d1c 	.word	0x20000d1c

0800aae8 <_malloc_r>:
 800aae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaec:	1ccd      	adds	r5, r1, #3
 800aaee:	f025 0503 	bic.w	r5, r5, #3
 800aaf2:	3508      	adds	r5, #8
 800aaf4:	2d0c      	cmp	r5, #12
 800aaf6:	bf38      	it	cc
 800aaf8:	250c      	movcc	r5, #12
 800aafa:	2d00      	cmp	r5, #0
 800aafc:	4606      	mov	r6, r0
 800aafe:	db01      	blt.n	800ab04 <_malloc_r+0x1c>
 800ab00:	42a9      	cmp	r1, r5
 800ab02:	d904      	bls.n	800ab0e <_malloc_r+0x26>
 800ab04:	230c      	movs	r3, #12
 800ab06:	6033      	str	r3, [r6, #0]
 800ab08:	2000      	movs	r0, #0
 800ab0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800abe4 <_malloc_r+0xfc>
 800ab12:	f000 f869 	bl	800abe8 <__malloc_lock>
 800ab16:	f8d8 3000 	ldr.w	r3, [r8]
 800ab1a:	461c      	mov	r4, r3
 800ab1c:	bb44      	cbnz	r4, 800ab70 <_malloc_r+0x88>
 800ab1e:	4629      	mov	r1, r5
 800ab20:	4630      	mov	r0, r6
 800ab22:	f7ff ffbf 	bl	800aaa4 <sbrk_aligned>
 800ab26:	1c43      	adds	r3, r0, #1
 800ab28:	4604      	mov	r4, r0
 800ab2a:	d158      	bne.n	800abde <_malloc_r+0xf6>
 800ab2c:	f8d8 4000 	ldr.w	r4, [r8]
 800ab30:	4627      	mov	r7, r4
 800ab32:	2f00      	cmp	r7, #0
 800ab34:	d143      	bne.n	800abbe <_malloc_r+0xd6>
 800ab36:	2c00      	cmp	r4, #0
 800ab38:	d04b      	beq.n	800abd2 <_malloc_r+0xea>
 800ab3a:	6823      	ldr	r3, [r4, #0]
 800ab3c:	4639      	mov	r1, r7
 800ab3e:	4630      	mov	r0, r6
 800ab40:	eb04 0903 	add.w	r9, r4, r3
 800ab44:	f001 fe2c 	bl	800c7a0 <_sbrk_r>
 800ab48:	4581      	cmp	r9, r0
 800ab4a:	d142      	bne.n	800abd2 <_malloc_r+0xea>
 800ab4c:	6821      	ldr	r1, [r4, #0]
 800ab4e:	1a6d      	subs	r5, r5, r1
 800ab50:	4629      	mov	r1, r5
 800ab52:	4630      	mov	r0, r6
 800ab54:	f7ff ffa6 	bl	800aaa4 <sbrk_aligned>
 800ab58:	3001      	adds	r0, #1
 800ab5a:	d03a      	beq.n	800abd2 <_malloc_r+0xea>
 800ab5c:	6823      	ldr	r3, [r4, #0]
 800ab5e:	442b      	add	r3, r5
 800ab60:	6023      	str	r3, [r4, #0]
 800ab62:	f8d8 3000 	ldr.w	r3, [r8]
 800ab66:	685a      	ldr	r2, [r3, #4]
 800ab68:	bb62      	cbnz	r2, 800abc4 <_malloc_r+0xdc>
 800ab6a:	f8c8 7000 	str.w	r7, [r8]
 800ab6e:	e00f      	b.n	800ab90 <_malloc_r+0xa8>
 800ab70:	6822      	ldr	r2, [r4, #0]
 800ab72:	1b52      	subs	r2, r2, r5
 800ab74:	d420      	bmi.n	800abb8 <_malloc_r+0xd0>
 800ab76:	2a0b      	cmp	r2, #11
 800ab78:	d917      	bls.n	800abaa <_malloc_r+0xc2>
 800ab7a:	1961      	adds	r1, r4, r5
 800ab7c:	42a3      	cmp	r3, r4
 800ab7e:	6025      	str	r5, [r4, #0]
 800ab80:	bf18      	it	ne
 800ab82:	6059      	strne	r1, [r3, #4]
 800ab84:	6863      	ldr	r3, [r4, #4]
 800ab86:	bf08      	it	eq
 800ab88:	f8c8 1000 	streq.w	r1, [r8]
 800ab8c:	5162      	str	r2, [r4, r5]
 800ab8e:	604b      	str	r3, [r1, #4]
 800ab90:	4630      	mov	r0, r6
 800ab92:	f000 f82f 	bl	800abf4 <__malloc_unlock>
 800ab96:	f104 000b 	add.w	r0, r4, #11
 800ab9a:	1d23      	adds	r3, r4, #4
 800ab9c:	f020 0007 	bic.w	r0, r0, #7
 800aba0:	1ac2      	subs	r2, r0, r3
 800aba2:	bf1c      	itt	ne
 800aba4:	1a1b      	subne	r3, r3, r0
 800aba6:	50a3      	strne	r3, [r4, r2]
 800aba8:	e7af      	b.n	800ab0a <_malloc_r+0x22>
 800abaa:	6862      	ldr	r2, [r4, #4]
 800abac:	42a3      	cmp	r3, r4
 800abae:	bf0c      	ite	eq
 800abb0:	f8c8 2000 	streq.w	r2, [r8]
 800abb4:	605a      	strne	r2, [r3, #4]
 800abb6:	e7eb      	b.n	800ab90 <_malloc_r+0xa8>
 800abb8:	4623      	mov	r3, r4
 800abba:	6864      	ldr	r4, [r4, #4]
 800abbc:	e7ae      	b.n	800ab1c <_malloc_r+0x34>
 800abbe:	463c      	mov	r4, r7
 800abc0:	687f      	ldr	r7, [r7, #4]
 800abc2:	e7b6      	b.n	800ab32 <_malloc_r+0x4a>
 800abc4:	461a      	mov	r2, r3
 800abc6:	685b      	ldr	r3, [r3, #4]
 800abc8:	42a3      	cmp	r3, r4
 800abca:	d1fb      	bne.n	800abc4 <_malloc_r+0xdc>
 800abcc:	2300      	movs	r3, #0
 800abce:	6053      	str	r3, [r2, #4]
 800abd0:	e7de      	b.n	800ab90 <_malloc_r+0xa8>
 800abd2:	230c      	movs	r3, #12
 800abd4:	6033      	str	r3, [r6, #0]
 800abd6:	4630      	mov	r0, r6
 800abd8:	f000 f80c 	bl	800abf4 <__malloc_unlock>
 800abdc:	e794      	b.n	800ab08 <_malloc_r+0x20>
 800abde:	6005      	str	r5, [r0, #0]
 800abe0:	e7d6      	b.n	800ab90 <_malloc_r+0xa8>
 800abe2:	bf00      	nop
 800abe4:	20000d20 	.word	0x20000d20

0800abe8 <__malloc_lock>:
 800abe8:	4801      	ldr	r0, [pc, #4]	@ (800abf0 <__malloc_lock+0x8>)
 800abea:	f7ff b892 	b.w	8009d12 <__retarget_lock_acquire_recursive>
 800abee:	bf00      	nop
 800abf0:	20000d18 	.word	0x20000d18

0800abf4 <__malloc_unlock>:
 800abf4:	4801      	ldr	r0, [pc, #4]	@ (800abfc <__malloc_unlock+0x8>)
 800abf6:	f7ff b88d 	b.w	8009d14 <__retarget_lock_release_recursive>
 800abfa:	bf00      	nop
 800abfc:	20000d18 	.word	0x20000d18

0800ac00 <_Balloc>:
 800ac00:	b570      	push	{r4, r5, r6, lr}
 800ac02:	69c6      	ldr	r6, [r0, #28]
 800ac04:	4604      	mov	r4, r0
 800ac06:	460d      	mov	r5, r1
 800ac08:	b976      	cbnz	r6, 800ac28 <_Balloc+0x28>
 800ac0a:	2010      	movs	r0, #16
 800ac0c:	f7ff ff42 	bl	800aa94 <malloc>
 800ac10:	4602      	mov	r2, r0
 800ac12:	61e0      	str	r0, [r4, #28]
 800ac14:	b920      	cbnz	r0, 800ac20 <_Balloc+0x20>
 800ac16:	4b18      	ldr	r3, [pc, #96]	@ (800ac78 <_Balloc+0x78>)
 800ac18:	4818      	ldr	r0, [pc, #96]	@ (800ac7c <_Balloc+0x7c>)
 800ac1a:	216b      	movs	r1, #107	@ 0x6b
 800ac1c:	f001 fdd8 	bl	800c7d0 <__assert_func>
 800ac20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac24:	6006      	str	r6, [r0, #0]
 800ac26:	60c6      	str	r6, [r0, #12]
 800ac28:	69e6      	ldr	r6, [r4, #28]
 800ac2a:	68f3      	ldr	r3, [r6, #12]
 800ac2c:	b183      	cbz	r3, 800ac50 <_Balloc+0x50>
 800ac2e:	69e3      	ldr	r3, [r4, #28]
 800ac30:	68db      	ldr	r3, [r3, #12]
 800ac32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac36:	b9b8      	cbnz	r0, 800ac68 <_Balloc+0x68>
 800ac38:	2101      	movs	r1, #1
 800ac3a:	fa01 f605 	lsl.w	r6, r1, r5
 800ac3e:	1d72      	adds	r2, r6, #5
 800ac40:	0092      	lsls	r2, r2, #2
 800ac42:	4620      	mov	r0, r4
 800ac44:	f001 fde2 	bl	800c80c <_calloc_r>
 800ac48:	b160      	cbz	r0, 800ac64 <_Balloc+0x64>
 800ac4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ac4e:	e00e      	b.n	800ac6e <_Balloc+0x6e>
 800ac50:	2221      	movs	r2, #33	@ 0x21
 800ac52:	2104      	movs	r1, #4
 800ac54:	4620      	mov	r0, r4
 800ac56:	f001 fdd9 	bl	800c80c <_calloc_r>
 800ac5a:	69e3      	ldr	r3, [r4, #28]
 800ac5c:	60f0      	str	r0, [r6, #12]
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d1e4      	bne.n	800ac2e <_Balloc+0x2e>
 800ac64:	2000      	movs	r0, #0
 800ac66:	bd70      	pop	{r4, r5, r6, pc}
 800ac68:	6802      	ldr	r2, [r0, #0]
 800ac6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ac6e:	2300      	movs	r3, #0
 800ac70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ac74:	e7f7      	b.n	800ac66 <_Balloc+0x66>
 800ac76:	bf00      	nop
 800ac78:	0800d5ba 	.word	0x0800d5ba
 800ac7c:	0800d63a 	.word	0x0800d63a

0800ac80 <_Bfree>:
 800ac80:	b570      	push	{r4, r5, r6, lr}
 800ac82:	69c6      	ldr	r6, [r0, #28]
 800ac84:	4605      	mov	r5, r0
 800ac86:	460c      	mov	r4, r1
 800ac88:	b976      	cbnz	r6, 800aca8 <_Bfree+0x28>
 800ac8a:	2010      	movs	r0, #16
 800ac8c:	f7ff ff02 	bl	800aa94 <malloc>
 800ac90:	4602      	mov	r2, r0
 800ac92:	61e8      	str	r0, [r5, #28]
 800ac94:	b920      	cbnz	r0, 800aca0 <_Bfree+0x20>
 800ac96:	4b09      	ldr	r3, [pc, #36]	@ (800acbc <_Bfree+0x3c>)
 800ac98:	4809      	ldr	r0, [pc, #36]	@ (800acc0 <_Bfree+0x40>)
 800ac9a:	218f      	movs	r1, #143	@ 0x8f
 800ac9c:	f001 fd98 	bl	800c7d0 <__assert_func>
 800aca0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aca4:	6006      	str	r6, [r0, #0]
 800aca6:	60c6      	str	r6, [r0, #12]
 800aca8:	b13c      	cbz	r4, 800acba <_Bfree+0x3a>
 800acaa:	69eb      	ldr	r3, [r5, #28]
 800acac:	6862      	ldr	r2, [r4, #4]
 800acae:	68db      	ldr	r3, [r3, #12]
 800acb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800acb4:	6021      	str	r1, [r4, #0]
 800acb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800acba:	bd70      	pop	{r4, r5, r6, pc}
 800acbc:	0800d5ba 	.word	0x0800d5ba
 800acc0:	0800d63a 	.word	0x0800d63a

0800acc4 <__multadd>:
 800acc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acc8:	690d      	ldr	r5, [r1, #16]
 800acca:	4607      	mov	r7, r0
 800accc:	460c      	mov	r4, r1
 800acce:	461e      	mov	r6, r3
 800acd0:	f101 0c14 	add.w	ip, r1, #20
 800acd4:	2000      	movs	r0, #0
 800acd6:	f8dc 3000 	ldr.w	r3, [ip]
 800acda:	b299      	uxth	r1, r3
 800acdc:	fb02 6101 	mla	r1, r2, r1, r6
 800ace0:	0c1e      	lsrs	r6, r3, #16
 800ace2:	0c0b      	lsrs	r3, r1, #16
 800ace4:	fb02 3306 	mla	r3, r2, r6, r3
 800ace8:	b289      	uxth	r1, r1
 800acea:	3001      	adds	r0, #1
 800acec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800acf0:	4285      	cmp	r5, r0
 800acf2:	f84c 1b04 	str.w	r1, [ip], #4
 800acf6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800acfa:	dcec      	bgt.n	800acd6 <__multadd+0x12>
 800acfc:	b30e      	cbz	r6, 800ad42 <__multadd+0x7e>
 800acfe:	68a3      	ldr	r3, [r4, #8]
 800ad00:	42ab      	cmp	r3, r5
 800ad02:	dc19      	bgt.n	800ad38 <__multadd+0x74>
 800ad04:	6861      	ldr	r1, [r4, #4]
 800ad06:	4638      	mov	r0, r7
 800ad08:	3101      	adds	r1, #1
 800ad0a:	f7ff ff79 	bl	800ac00 <_Balloc>
 800ad0e:	4680      	mov	r8, r0
 800ad10:	b928      	cbnz	r0, 800ad1e <__multadd+0x5a>
 800ad12:	4602      	mov	r2, r0
 800ad14:	4b0c      	ldr	r3, [pc, #48]	@ (800ad48 <__multadd+0x84>)
 800ad16:	480d      	ldr	r0, [pc, #52]	@ (800ad4c <__multadd+0x88>)
 800ad18:	21ba      	movs	r1, #186	@ 0xba
 800ad1a:	f001 fd59 	bl	800c7d0 <__assert_func>
 800ad1e:	6922      	ldr	r2, [r4, #16]
 800ad20:	3202      	adds	r2, #2
 800ad22:	f104 010c 	add.w	r1, r4, #12
 800ad26:	0092      	lsls	r2, r2, #2
 800ad28:	300c      	adds	r0, #12
 800ad2a:	f7fe fffc 	bl	8009d26 <memcpy>
 800ad2e:	4621      	mov	r1, r4
 800ad30:	4638      	mov	r0, r7
 800ad32:	f7ff ffa5 	bl	800ac80 <_Bfree>
 800ad36:	4644      	mov	r4, r8
 800ad38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad3c:	3501      	adds	r5, #1
 800ad3e:	615e      	str	r6, [r3, #20]
 800ad40:	6125      	str	r5, [r4, #16]
 800ad42:	4620      	mov	r0, r4
 800ad44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad48:	0800d629 	.word	0x0800d629
 800ad4c:	0800d63a 	.word	0x0800d63a

0800ad50 <__s2b>:
 800ad50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad54:	460c      	mov	r4, r1
 800ad56:	4615      	mov	r5, r2
 800ad58:	461f      	mov	r7, r3
 800ad5a:	2209      	movs	r2, #9
 800ad5c:	3308      	adds	r3, #8
 800ad5e:	4606      	mov	r6, r0
 800ad60:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad64:	2100      	movs	r1, #0
 800ad66:	2201      	movs	r2, #1
 800ad68:	429a      	cmp	r2, r3
 800ad6a:	db09      	blt.n	800ad80 <__s2b+0x30>
 800ad6c:	4630      	mov	r0, r6
 800ad6e:	f7ff ff47 	bl	800ac00 <_Balloc>
 800ad72:	b940      	cbnz	r0, 800ad86 <__s2b+0x36>
 800ad74:	4602      	mov	r2, r0
 800ad76:	4b19      	ldr	r3, [pc, #100]	@ (800addc <__s2b+0x8c>)
 800ad78:	4819      	ldr	r0, [pc, #100]	@ (800ade0 <__s2b+0x90>)
 800ad7a:	21d3      	movs	r1, #211	@ 0xd3
 800ad7c:	f001 fd28 	bl	800c7d0 <__assert_func>
 800ad80:	0052      	lsls	r2, r2, #1
 800ad82:	3101      	adds	r1, #1
 800ad84:	e7f0      	b.n	800ad68 <__s2b+0x18>
 800ad86:	9b08      	ldr	r3, [sp, #32]
 800ad88:	6143      	str	r3, [r0, #20]
 800ad8a:	2d09      	cmp	r5, #9
 800ad8c:	f04f 0301 	mov.w	r3, #1
 800ad90:	6103      	str	r3, [r0, #16]
 800ad92:	dd16      	ble.n	800adc2 <__s2b+0x72>
 800ad94:	f104 0909 	add.w	r9, r4, #9
 800ad98:	46c8      	mov	r8, r9
 800ad9a:	442c      	add	r4, r5
 800ad9c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ada0:	4601      	mov	r1, r0
 800ada2:	3b30      	subs	r3, #48	@ 0x30
 800ada4:	220a      	movs	r2, #10
 800ada6:	4630      	mov	r0, r6
 800ada8:	f7ff ff8c 	bl	800acc4 <__multadd>
 800adac:	45a0      	cmp	r8, r4
 800adae:	d1f5      	bne.n	800ad9c <__s2b+0x4c>
 800adb0:	f1a5 0408 	sub.w	r4, r5, #8
 800adb4:	444c      	add	r4, r9
 800adb6:	1b2d      	subs	r5, r5, r4
 800adb8:	1963      	adds	r3, r4, r5
 800adba:	42bb      	cmp	r3, r7
 800adbc:	db04      	blt.n	800adc8 <__s2b+0x78>
 800adbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adc2:	340a      	adds	r4, #10
 800adc4:	2509      	movs	r5, #9
 800adc6:	e7f6      	b.n	800adb6 <__s2b+0x66>
 800adc8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800adcc:	4601      	mov	r1, r0
 800adce:	3b30      	subs	r3, #48	@ 0x30
 800add0:	220a      	movs	r2, #10
 800add2:	4630      	mov	r0, r6
 800add4:	f7ff ff76 	bl	800acc4 <__multadd>
 800add8:	e7ee      	b.n	800adb8 <__s2b+0x68>
 800adda:	bf00      	nop
 800addc:	0800d629 	.word	0x0800d629
 800ade0:	0800d63a 	.word	0x0800d63a

0800ade4 <__hi0bits>:
 800ade4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ade8:	4603      	mov	r3, r0
 800adea:	bf36      	itet	cc
 800adec:	0403      	lslcc	r3, r0, #16
 800adee:	2000      	movcs	r0, #0
 800adf0:	2010      	movcc	r0, #16
 800adf2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800adf6:	bf3c      	itt	cc
 800adf8:	021b      	lslcc	r3, r3, #8
 800adfa:	3008      	addcc	r0, #8
 800adfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae00:	bf3c      	itt	cc
 800ae02:	011b      	lslcc	r3, r3, #4
 800ae04:	3004      	addcc	r0, #4
 800ae06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae0a:	bf3c      	itt	cc
 800ae0c:	009b      	lslcc	r3, r3, #2
 800ae0e:	3002      	addcc	r0, #2
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	db05      	blt.n	800ae20 <__hi0bits+0x3c>
 800ae14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ae18:	f100 0001 	add.w	r0, r0, #1
 800ae1c:	bf08      	it	eq
 800ae1e:	2020      	moveq	r0, #32
 800ae20:	4770      	bx	lr

0800ae22 <__lo0bits>:
 800ae22:	6803      	ldr	r3, [r0, #0]
 800ae24:	4602      	mov	r2, r0
 800ae26:	f013 0007 	ands.w	r0, r3, #7
 800ae2a:	d00b      	beq.n	800ae44 <__lo0bits+0x22>
 800ae2c:	07d9      	lsls	r1, r3, #31
 800ae2e:	d421      	bmi.n	800ae74 <__lo0bits+0x52>
 800ae30:	0798      	lsls	r0, r3, #30
 800ae32:	bf49      	itett	mi
 800ae34:	085b      	lsrmi	r3, r3, #1
 800ae36:	089b      	lsrpl	r3, r3, #2
 800ae38:	2001      	movmi	r0, #1
 800ae3a:	6013      	strmi	r3, [r2, #0]
 800ae3c:	bf5c      	itt	pl
 800ae3e:	6013      	strpl	r3, [r2, #0]
 800ae40:	2002      	movpl	r0, #2
 800ae42:	4770      	bx	lr
 800ae44:	b299      	uxth	r1, r3
 800ae46:	b909      	cbnz	r1, 800ae4c <__lo0bits+0x2a>
 800ae48:	0c1b      	lsrs	r3, r3, #16
 800ae4a:	2010      	movs	r0, #16
 800ae4c:	b2d9      	uxtb	r1, r3
 800ae4e:	b909      	cbnz	r1, 800ae54 <__lo0bits+0x32>
 800ae50:	3008      	adds	r0, #8
 800ae52:	0a1b      	lsrs	r3, r3, #8
 800ae54:	0719      	lsls	r1, r3, #28
 800ae56:	bf04      	itt	eq
 800ae58:	091b      	lsreq	r3, r3, #4
 800ae5a:	3004      	addeq	r0, #4
 800ae5c:	0799      	lsls	r1, r3, #30
 800ae5e:	bf04      	itt	eq
 800ae60:	089b      	lsreq	r3, r3, #2
 800ae62:	3002      	addeq	r0, #2
 800ae64:	07d9      	lsls	r1, r3, #31
 800ae66:	d403      	bmi.n	800ae70 <__lo0bits+0x4e>
 800ae68:	085b      	lsrs	r3, r3, #1
 800ae6a:	f100 0001 	add.w	r0, r0, #1
 800ae6e:	d003      	beq.n	800ae78 <__lo0bits+0x56>
 800ae70:	6013      	str	r3, [r2, #0]
 800ae72:	4770      	bx	lr
 800ae74:	2000      	movs	r0, #0
 800ae76:	4770      	bx	lr
 800ae78:	2020      	movs	r0, #32
 800ae7a:	4770      	bx	lr

0800ae7c <__i2b>:
 800ae7c:	b510      	push	{r4, lr}
 800ae7e:	460c      	mov	r4, r1
 800ae80:	2101      	movs	r1, #1
 800ae82:	f7ff febd 	bl	800ac00 <_Balloc>
 800ae86:	4602      	mov	r2, r0
 800ae88:	b928      	cbnz	r0, 800ae96 <__i2b+0x1a>
 800ae8a:	4b05      	ldr	r3, [pc, #20]	@ (800aea0 <__i2b+0x24>)
 800ae8c:	4805      	ldr	r0, [pc, #20]	@ (800aea4 <__i2b+0x28>)
 800ae8e:	f240 1145 	movw	r1, #325	@ 0x145
 800ae92:	f001 fc9d 	bl	800c7d0 <__assert_func>
 800ae96:	2301      	movs	r3, #1
 800ae98:	6144      	str	r4, [r0, #20]
 800ae9a:	6103      	str	r3, [r0, #16]
 800ae9c:	bd10      	pop	{r4, pc}
 800ae9e:	bf00      	nop
 800aea0:	0800d629 	.word	0x0800d629
 800aea4:	0800d63a 	.word	0x0800d63a

0800aea8 <__multiply>:
 800aea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeac:	4617      	mov	r7, r2
 800aeae:	690a      	ldr	r2, [r1, #16]
 800aeb0:	693b      	ldr	r3, [r7, #16]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	bfa8      	it	ge
 800aeb6:	463b      	movge	r3, r7
 800aeb8:	4689      	mov	r9, r1
 800aeba:	bfa4      	itt	ge
 800aebc:	460f      	movge	r7, r1
 800aebe:	4699      	movge	r9, r3
 800aec0:	693d      	ldr	r5, [r7, #16]
 800aec2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	6879      	ldr	r1, [r7, #4]
 800aeca:	eb05 060a 	add.w	r6, r5, sl
 800aece:	42b3      	cmp	r3, r6
 800aed0:	b085      	sub	sp, #20
 800aed2:	bfb8      	it	lt
 800aed4:	3101      	addlt	r1, #1
 800aed6:	f7ff fe93 	bl	800ac00 <_Balloc>
 800aeda:	b930      	cbnz	r0, 800aeea <__multiply+0x42>
 800aedc:	4602      	mov	r2, r0
 800aede:	4b41      	ldr	r3, [pc, #260]	@ (800afe4 <__multiply+0x13c>)
 800aee0:	4841      	ldr	r0, [pc, #260]	@ (800afe8 <__multiply+0x140>)
 800aee2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aee6:	f001 fc73 	bl	800c7d0 <__assert_func>
 800aeea:	f100 0414 	add.w	r4, r0, #20
 800aeee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800aef2:	4623      	mov	r3, r4
 800aef4:	2200      	movs	r2, #0
 800aef6:	4573      	cmp	r3, lr
 800aef8:	d320      	bcc.n	800af3c <__multiply+0x94>
 800aefa:	f107 0814 	add.w	r8, r7, #20
 800aefe:	f109 0114 	add.w	r1, r9, #20
 800af02:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800af06:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800af0a:	9302      	str	r3, [sp, #8]
 800af0c:	1beb      	subs	r3, r5, r7
 800af0e:	3b15      	subs	r3, #21
 800af10:	f023 0303 	bic.w	r3, r3, #3
 800af14:	3304      	adds	r3, #4
 800af16:	3715      	adds	r7, #21
 800af18:	42bd      	cmp	r5, r7
 800af1a:	bf38      	it	cc
 800af1c:	2304      	movcc	r3, #4
 800af1e:	9301      	str	r3, [sp, #4]
 800af20:	9b02      	ldr	r3, [sp, #8]
 800af22:	9103      	str	r1, [sp, #12]
 800af24:	428b      	cmp	r3, r1
 800af26:	d80c      	bhi.n	800af42 <__multiply+0x9a>
 800af28:	2e00      	cmp	r6, #0
 800af2a:	dd03      	ble.n	800af34 <__multiply+0x8c>
 800af2c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800af30:	2b00      	cmp	r3, #0
 800af32:	d055      	beq.n	800afe0 <__multiply+0x138>
 800af34:	6106      	str	r6, [r0, #16]
 800af36:	b005      	add	sp, #20
 800af38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af3c:	f843 2b04 	str.w	r2, [r3], #4
 800af40:	e7d9      	b.n	800aef6 <__multiply+0x4e>
 800af42:	f8b1 a000 	ldrh.w	sl, [r1]
 800af46:	f1ba 0f00 	cmp.w	sl, #0
 800af4a:	d01f      	beq.n	800af8c <__multiply+0xe4>
 800af4c:	46c4      	mov	ip, r8
 800af4e:	46a1      	mov	r9, r4
 800af50:	2700      	movs	r7, #0
 800af52:	f85c 2b04 	ldr.w	r2, [ip], #4
 800af56:	f8d9 3000 	ldr.w	r3, [r9]
 800af5a:	fa1f fb82 	uxth.w	fp, r2
 800af5e:	b29b      	uxth	r3, r3
 800af60:	fb0a 330b 	mla	r3, sl, fp, r3
 800af64:	443b      	add	r3, r7
 800af66:	f8d9 7000 	ldr.w	r7, [r9]
 800af6a:	0c12      	lsrs	r2, r2, #16
 800af6c:	0c3f      	lsrs	r7, r7, #16
 800af6e:	fb0a 7202 	mla	r2, sl, r2, r7
 800af72:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800af76:	b29b      	uxth	r3, r3
 800af78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af7c:	4565      	cmp	r5, ip
 800af7e:	f849 3b04 	str.w	r3, [r9], #4
 800af82:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800af86:	d8e4      	bhi.n	800af52 <__multiply+0xaa>
 800af88:	9b01      	ldr	r3, [sp, #4]
 800af8a:	50e7      	str	r7, [r4, r3]
 800af8c:	9b03      	ldr	r3, [sp, #12]
 800af8e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800af92:	3104      	adds	r1, #4
 800af94:	f1b9 0f00 	cmp.w	r9, #0
 800af98:	d020      	beq.n	800afdc <__multiply+0x134>
 800af9a:	6823      	ldr	r3, [r4, #0]
 800af9c:	4647      	mov	r7, r8
 800af9e:	46a4      	mov	ip, r4
 800afa0:	f04f 0a00 	mov.w	sl, #0
 800afa4:	f8b7 b000 	ldrh.w	fp, [r7]
 800afa8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800afac:	fb09 220b 	mla	r2, r9, fp, r2
 800afb0:	4452      	add	r2, sl
 800afb2:	b29b      	uxth	r3, r3
 800afb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afb8:	f84c 3b04 	str.w	r3, [ip], #4
 800afbc:	f857 3b04 	ldr.w	r3, [r7], #4
 800afc0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800afc4:	f8bc 3000 	ldrh.w	r3, [ip]
 800afc8:	fb09 330a 	mla	r3, r9, sl, r3
 800afcc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800afd0:	42bd      	cmp	r5, r7
 800afd2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800afd6:	d8e5      	bhi.n	800afa4 <__multiply+0xfc>
 800afd8:	9a01      	ldr	r2, [sp, #4]
 800afda:	50a3      	str	r3, [r4, r2]
 800afdc:	3404      	adds	r4, #4
 800afde:	e79f      	b.n	800af20 <__multiply+0x78>
 800afe0:	3e01      	subs	r6, #1
 800afe2:	e7a1      	b.n	800af28 <__multiply+0x80>
 800afe4:	0800d629 	.word	0x0800d629
 800afe8:	0800d63a 	.word	0x0800d63a

0800afec <__pow5mult>:
 800afec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aff0:	4615      	mov	r5, r2
 800aff2:	f012 0203 	ands.w	r2, r2, #3
 800aff6:	4607      	mov	r7, r0
 800aff8:	460e      	mov	r6, r1
 800affa:	d007      	beq.n	800b00c <__pow5mult+0x20>
 800affc:	4c25      	ldr	r4, [pc, #148]	@ (800b094 <__pow5mult+0xa8>)
 800affe:	3a01      	subs	r2, #1
 800b000:	2300      	movs	r3, #0
 800b002:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b006:	f7ff fe5d 	bl	800acc4 <__multadd>
 800b00a:	4606      	mov	r6, r0
 800b00c:	10ad      	asrs	r5, r5, #2
 800b00e:	d03d      	beq.n	800b08c <__pow5mult+0xa0>
 800b010:	69fc      	ldr	r4, [r7, #28]
 800b012:	b97c      	cbnz	r4, 800b034 <__pow5mult+0x48>
 800b014:	2010      	movs	r0, #16
 800b016:	f7ff fd3d 	bl	800aa94 <malloc>
 800b01a:	4602      	mov	r2, r0
 800b01c:	61f8      	str	r0, [r7, #28]
 800b01e:	b928      	cbnz	r0, 800b02c <__pow5mult+0x40>
 800b020:	4b1d      	ldr	r3, [pc, #116]	@ (800b098 <__pow5mult+0xac>)
 800b022:	481e      	ldr	r0, [pc, #120]	@ (800b09c <__pow5mult+0xb0>)
 800b024:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b028:	f001 fbd2 	bl	800c7d0 <__assert_func>
 800b02c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b030:	6004      	str	r4, [r0, #0]
 800b032:	60c4      	str	r4, [r0, #12]
 800b034:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b038:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b03c:	b94c      	cbnz	r4, 800b052 <__pow5mult+0x66>
 800b03e:	f240 2171 	movw	r1, #625	@ 0x271
 800b042:	4638      	mov	r0, r7
 800b044:	f7ff ff1a 	bl	800ae7c <__i2b>
 800b048:	2300      	movs	r3, #0
 800b04a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b04e:	4604      	mov	r4, r0
 800b050:	6003      	str	r3, [r0, #0]
 800b052:	f04f 0900 	mov.w	r9, #0
 800b056:	07eb      	lsls	r3, r5, #31
 800b058:	d50a      	bpl.n	800b070 <__pow5mult+0x84>
 800b05a:	4631      	mov	r1, r6
 800b05c:	4622      	mov	r2, r4
 800b05e:	4638      	mov	r0, r7
 800b060:	f7ff ff22 	bl	800aea8 <__multiply>
 800b064:	4631      	mov	r1, r6
 800b066:	4680      	mov	r8, r0
 800b068:	4638      	mov	r0, r7
 800b06a:	f7ff fe09 	bl	800ac80 <_Bfree>
 800b06e:	4646      	mov	r6, r8
 800b070:	106d      	asrs	r5, r5, #1
 800b072:	d00b      	beq.n	800b08c <__pow5mult+0xa0>
 800b074:	6820      	ldr	r0, [r4, #0]
 800b076:	b938      	cbnz	r0, 800b088 <__pow5mult+0x9c>
 800b078:	4622      	mov	r2, r4
 800b07a:	4621      	mov	r1, r4
 800b07c:	4638      	mov	r0, r7
 800b07e:	f7ff ff13 	bl	800aea8 <__multiply>
 800b082:	6020      	str	r0, [r4, #0]
 800b084:	f8c0 9000 	str.w	r9, [r0]
 800b088:	4604      	mov	r4, r0
 800b08a:	e7e4      	b.n	800b056 <__pow5mult+0x6a>
 800b08c:	4630      	mov	r0, r6
 800b08e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b092:	bf00      	nop
 800b094:	0800d74c 	.word	0x0800d74c
 800b098:	0800d5ba 	.word	0x0800d5ba
 800b09c:	0800d63a 	.word	0x0800d63a

0800b0a0 <__lshift>:
 800b0a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0a4:	460c      	mov	r4, r1
 800b0a6:	6849      	ldr	r1, [r1, #4]
 800b0a8:	6923      	ldr	r3, [r4, #16]
 800b0aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b0ae:	68a3      	ldr	r3, [r4, #8]
 800b0b0:	4607      	mov	r7, r0
 800b0b2:	4691      	mov	r9, r2
 800b0b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b0b8:	f108 0601 	add.w	r6, r8, #1
 800b0bc:	42b3      	cmp	r3, r6
 800b0be:	db0b      	blt.n	800b0d8 <__lshift+0x38>
 800b0c0:	4638      	mov	r0, r7
 800b0c2:	f7ff fd9d 	bl	800ac00 <_Balloc>
 800b0c6:	4605      	mov	r5, r0
 800b0c8:	b948      	cbnz	r0, 800b0de <__lshift+0x3e>
 800b0ca:	4602      	mov	r2, r0
 800b0cc:	4b28      	ldr	r3, [pc, #160]	@ (800b170 <__lshift+0xd0>)
 800b0ce:	4829      	ldr	r0, [pc, #164]	@ (800b174 <__lshift+0xd4>)
 800b0d0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b0d4:	f001 fb7c 	bl	800c7d0 <__assert_func>
 800b0d8:	3101      	adds	r1, #1
 800b0da:	005b      	lsls	r3, r3, #1
 800b0dc:	e7ee      	b.n	800b0bc <__lshift+0x1c>
 800b0de:	2300      	movs	r3, #0
 800b0e0:	f100 0114 	add.w	r1, r0, #20
 800b0e4:	f100 0210 	add.w	r2, r0, #16
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	4553      	cmp	r3, sl
 800b0ec:	db33      	blt.n	800b156 <__lshift+0xb6>
 800b0ee:	6920      	ldr	r0, [r4, #16]
 800b0f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b0f4:	f104 0314 	add.w	r3, r4, #20
 800b0f8:	f019 091f 	ands.w	r9, r9, #31
 800b0fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b100:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b104:	d02b      	beq.n	800b15e <__lshift+0xbe>
 800b106:	f1c9 0e20 	rsb	lr, r9, #32
 800b10a:	468a      	mov	sl, r1
 800b10c:	2200      	movs	r2, #0
 800b10e:	6818      	ldr	r0, [r3, #0]
 800b110:	fa00 f009 	lsl.w	r0, r0, r9
 800b114:	4310      	orrs	r0, r2
 800b116:	f84a 0b04 	str.w	r0, [sl], #4
 800b11a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b11e:	459c      	cmp	ip, r3
 800b120:	fa22 f20e 	lsr.w	r2, r2, lr
 800b124:	d8f3      	bhi.n	800b10e <__lshift+0x6e>
 800b126:	ebac 0304 	sub.w	r3, ip, r4
 800b12a:	3b15      	subs	r3, #21
 800b12c:	f023 0303 	bic.w	r3, r3, #3
 800b130:	3304      	adds	r3, #4
 800b132:	f104 0015 	add.w	r0, r4, #21
 800b136:	4560      	cmp	r0, ip
 800b138:	bf88      	it	hi
 800b13a:	2304      	movhi	r3, #4
 800b13c:	50ca      	str	r2, [r1, r3]
 800b13e:	b10a      	cbz	r2, 800b144 <__lshift+0xa4>
 800b140:	f108 0602 	add.w	r6, r8, #2
 800b144:	3e01      	subs	r6, #1
 800b146:	4638      	mov	r0, r7
 800b148:	612e      	str	r6, [r5, #16]
 800b14a:	4621      	mov	r1, r4
 800b14c:	f7ff fd98 	bl	800ac80 <_Bfree>
 800b150:	4628      	mov	r0, r5
 800b152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b156:	f842 0f04 	str.w	r0, [r2, #4]!
 800b15a:	3301      	adds	r3, #1
 800b15c:	e7c5      	b.n	800b0ea <__lshift+0x4a>
 800b15e:	3904      	subs	r1, #4
 800b160:	f853 2b04 	ldr.w	r2, [r3], #4
 800b164:	f841 2f04 	str.w	r2, [r1, #4]!
 800b168:	459c      	cmp	ip, r3
 800b16a:	d8f9      	bhi.n	800b160 <__lshift+0xc0>
 800b16c:	e7ea      	b.n	800b144 <__lshift+0xa4>
 800b16e:	bf00      	nop
 800b170:	0800d629 	.word	0x0800d629
 800b174:	0800d63a 	.word	0x0800d63a

0800b178 <__mcmp>:
 800b178:	690a      	ldr	r2, [r1, #16]
 800b17a:	4603      	mov	r3, r0
 800b17c:	6900      	ldr	r0, [r0, #16]
 800b17e:	1a80      	subs	r0, r0, r2
 800b180:	b530      	push	{r4, r5, lr}
 800b182:	d10e      	bne.n	800b1a2 <__mcmp+0x2a>
 800b184:	3314      	adds	r3, #20
 800b186:	3114      	adds	r1, #20
 800b188:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b18c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b190:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b194:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b198:	4295      	cmp	r5, r2
 800b19a:	d003      	beq.n	800b1a4 <__mcmp+0x2c>
 800b19c:	d205      	bcs.n	800b1aa <__mcmp+0x32>
 800b19e:	f04f 30ff 	mov.w	r0, #4294967295
 800b1a2:	bd30      	pop	{r4, r5, pc}
 800b1a4:	42a3      	cmp	r3, r4
 800b1a6:	d3f3      	bcc.n	800b190 <__mcmp+0x18>
 800b1a8:	e7fb      	b.n	800b1a2 <__mcmp+0x2a>
 800b1aa:	2001      	movs	r0, #1
 800b1ac:	e7f9      	b.n	800b1a2 <__mcmp+0x2a>
	...

0800b1b0 <__mdiff>:
 800b1b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1b4:	4689      	mov	r9, r1
 800b1b6:	4606      	mov	r6, r0
 800b1b8:	4611      	mov	r1, r2
 800b1ba:	4648      	mov	r0, r9
 800b1bc:	4614      	mov	r4, r2
 800b1be:	f7ff ffdb 	bl	800b178 <__mcmp>
 800b1c2:	1e05      	subs	r5, r0, #0
 800b1c4:	d112      	bne.n	800b1ec <__mdiff+0x3c>
 800b1c6:	4629      	mov	r1, r5
 800b1c8:	4630      	mov	r0, r6
 800b1ca:	f7ff fd19 	bl	800ac00 <_Balloc>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	b928      	cbnz	r0, 800b1de <__mdiff+0x2e>
 800b1d2:	4b3f      	ldr	r3, [pc, #252]	@ (800b2d0 <__mdiff+0x120>)
 800b1d4:	f240 2137 	movw	r1, #567	@ 0x237
 800b1d8:	483e      	ldr	r0, [pc, #248]	@ (800b2d4 <__mdiff+0x124>)
 800b1da:	f001 faf9 	bl	800c7d0 <__assert_func>
 800b1de:	2301      	movs	r3, #1
 800b1e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b1e4:	4610      	mov	r0, r2
 800b1e6:	b003      	add	sp, #12
 800b1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ec:	bfbc      	itt	lt
 800b1ee:	464b      	movlt	r3, r9
 800b1f0:	46a1      	movlt	r9, r4
 800b1f2:	4630      	mov	r0, r6
 800b1f4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b1f8:	bfba      	itte	lt
 800b1fa:	461c      	movlt	r4, r3
 800b1fc:	2501      	movlt	r5, #1
 800b1fe:	2500      	movge	r5, #0
 800b200:	f7ff fcfe 	bl	800ac00 <_Balloc>
 800b204:	4602      	mov	r2, r0
 800b206:	b918      	cbnz	r0, 800b210 <__mdiff+0x60>
 800b208:	4b31      	ldr	r3, [pc, #196]	@ (800b2d0 <__mdiff+0x120>)
 800b20a:	f240 2145 	movw	r1, #581	@ 0x245
 800b20e:	e7e3      	b.n	800b1d8 <__mdiff+0x28>
 800b210:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b214:	6926      	ldr	r6, [r4, #16]
 800b216:	60c5      	str	r5, [r0, #12]
 800b218:	f109 0310 	add.w	r3, r9, #16
 800b21c:	f109 0514 	add.w	r5, r9, #20
 800b220:	f104 0e14 	add.w	lr, r4, #20
 800b224:	f100 0b14 	add.w	fp, r0, #20
 800b228:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b22c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b230:	9301      	str	r3, [sp, #4]
 800b232:	46d9      	mov	r9, fp
 800b234:	f04f 0c00 	mov.w	ip, #0
 800b238:	9b01      	ldr	r3, [sp, #4]
 800b23a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b23e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b242:	9301      	str	r3, [sp, #4]
 800b244:	fa1f f38a 	uxth.w	r3, sl
 800b248:	4619      	mov	r1, r3
 800b24a:	b283      	uxth	r3, r0
 800b24c:	1acb      	subs	r3, r1, r3
 800b24e:	0c00      	lsrs	r0, r0, #16
 800b250:	4463      	add	r3, ip
 800b252:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b256:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b260:	4576      	cmp	r6, lr
 800b262:	f849 3b04 	str.w	r3, [r9], #4
 800b266:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b26a:	d8e5      	bhi.n	800b238 <__mdiff+0x88>
 800b26c:	1b33      	subs	r3, r6, r4
 800b26e:	3b15      	subs	r3, #21
 800b270:	f023 0303 	bic.w	r3, r3, #3
 800b274:	3415      	adds	r4, #21
 800b276:	3304      	adds	r3, #4
 800b278:	42a6      	cmp	r6, r4
 800b27a:	bf38      	it	cc
 800b27c:	2304      	movcc	r3, #4
 800b27e:	441d      	add	r5, r3
 800b280:	445b      	add	r3, fp
 800b282:	461e      	mov	r6, r3
 800b284:	462c      	mov	r4, r5
 800b286:	4544      	cmp	r4, r8
 800b288:	d30e      	bcc.n	800b2a8 <__mdiff+0xf8>
 800b28a:	f108 0103 	add.w	r1, r8, #3
 800b28e:	1b49      	subs	r1, r1, r5
 800b290:	f021 0103 	bic.w	r1, r1, #3
 800b294:	3d03      	subs	r5, #3
 800b296:	45a8      	cmp	r8, r5
 800b298:	bf38      	it	cc
 800b29a:	2100      	movcc	r1, #0
 800b29c:	440b      	add	r3, r1
 800b29e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b2a2:	b191      	cbz	r1, 800b2ca <__mdiff+0x11a>
 800b2a4:	6117      	str	r7, [r2, #16]
 800b2a6:	e79d      	b.n	800b1e4 <__mdiff+0x34>
 800b2a8:	f854 1b04 	ldr.w	r1, [r4], #4
 800b2ac:	46e6      	mov	lr, ip
 800b2ae:	0c08      	lsrs	r0, r1, #16
 800b2b0:	fa1c fc81 	uxtah	ip, ip, r1
 800b2b4:	4471      	add	r1, lr
 800b2b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b2ba:	b289      	uxth	r1, r1
 800b2bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b2c0:	f846 1b04 	str.w	r1, [r6], #4
 800b2c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b2c8:	e7dd      	b.n	800b286 <__mdiff+0xd6>
 800b2ca:	3f01      	subs	r7, #1
 800b2cc:	e7e7      	b.n	800b29e <__mdiff+0xee>
 800b2ce:	bf00      	nop
 800b2d0:	0800d629 	.word	0x0800d629
 800b2d4:	0800d63a 	.word	0x0800d63a

0800b2d8 <__ulp>:
 800b2d8:	b082      	sub	sp, #8
 800b2da:	ed8d 0b00 	vstr	d0, [sp]
 800b2de:	9a01      	ldr	r2, [sp, #4]
 800b2e0:	4b0f      	ldr	r3, [pc, #60]	@ (800b320 <__ulp+0x48>)
 800b2e2:	4013      	ands	r3, r2
 800b2e4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	dc08      	bgt.n	800b2fe <__ulp+0x26>
 800b2ec:	425b      	negs	r3, r3
 800b2ee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b2f2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b2f6:	da04      	bge.n	800b302 <__ulp+0x2a>
 800b2f8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b2fc:	4113      	asrs	r3, r2
 800b2fe:	2200      	movs	r2, #0
 800b300:	e008      	b.n	800b314 <__ulp+0x3c>
 800b302:	f1a2 0314 	sub.w	r3, r2, #20
 800b306:	2b1e      	cmp	r3, #30
 800b308:	bfda      	itte	le
 800b30a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b30e:	40da      	lsrle	r2, r3
 800b310:	2201      	movgt	r2, #1
 800b312:	2300      	movs	r3, #0
 800b314:	4619      	mov	r1, r3
 800b316:	4610      	mov	r0, r2
 800b318:	ec41 0b10 	vmov	d0, r0, r1
 800b31c:	b002      	add	sp, #8
 800b31e:	4770      	bx	lr
 800b320:	7ff00000 	.word	0x7ff00000

0800b324 <__b2d>:
 800b324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b328:	6906      	ldr	r6, [r0, #16]
 800b32a:	f100 0814 	add.w	r8, r0, #20
 800b32e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b332:	1f37      	subs	r7, r6, #4
 800b334:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b338:	4610      	mov	r0, r2
 800b33a:	f7ff fd53 	bl	800ade4 <__hi0bits>
 800b33e:	f1c0 0320 	rsb	r3, r0, #32
 800b342:	280a      	cmp	r0, #10
 800b344:	600b      	str	r3, [r1, #0]
 800b346:	491b      	ldr	r1, [pc, #108]	@ (800b3b4 <__b2d+0x90>)
 800b348:	dc15      	bgt.n	800b376 <__b2d+0x52>
 800b34a:	f1c0 0c0b 	rsb	ip, r0, #11
 800b34e:	fa22 f30c 	lsr.w	r3, r2, ip
 800b352:	45b8      	cmp	r8, r7
 800b354:	ea43 0501 	orr.w	r5, r3, r1
 800b358:	bf34      	ite	cc
 800b35a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b35e:	2300      	movcs	r3, #0
 800b360:	3015      	adds	r0, #21
 800b362:	fa02 f000 	lsl.w	r0, r2, r0
 800b366:	fa23 f30c 	lsr.w	r3, r3, ip
 800b36a:	4303      	orrs	r3, r0
 800b36c:	461c      	mov	r4, r3
 800b36e:	ec45 4b10 	vmov	d0, r4, r5
 800b372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b376:	45b8      	cmp	r8, r7
 800b378:	bf3a      	itte	cc
 800b37a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b37e:	f1a6 0708 	subcc.w	r7, r6, #8
 800b382:	2300      	movcs	r3, #0
 800b384:	380b      	subs	r0, #11
 800b386:	d012      	beq.n	800b3ae <__b2d+0x8a>
 800b388:	f1c0 0120 	rsb	r1, r0, #32
 800b38c:	fa23 f401 	lsr.w	r4, r3, r1
 800b390:	4082      	lsls	r2, r0
 800b392:	4322      	orrs	r2, r4
 800b394:	4547      	cmp	r7, r8
 800b396:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b39a:	bf8c      	ite	hi
 800b39c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b3a0:	2200      	movls	r2, #0
 800b3a2:	4083      	lsls	r3, r0
 800b3a4:	40ca      	lsrs	r2, r1
 800b3a6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b3aa:	4313      	orrs	r3, r2
 800b3ac:	e7de      	b.n	800b36c <__b2d+0x48>
 800b3ae:	ea42 0501 	orr.w	r5, r2, r1
 800b3b2:	e7db      	b.n	800b36c <__b2d+0x48>
 800b3b4:	3ff00000 	.word	0x3ff00000

0800b3b8 <__d2b>:
 800b3b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b3bc:	460f      	mov	r7, r1
 800b3be:	2101      	movs	r1, #1
 800b3c0:	ec59 8b10 	vmov	r8, r9, d0
 800b3c4:	4616      	mov	r6, r2
 800b3c6:	f7ff fc1b 	bl	800ac00 <_Balloc>
 800b3ca:	4604      	mov	r4, r0
 800b3cc:	b930      	cbnz	r0, 800b3dc <__d2b+0x24>
 800b3ce:	4602      	mov	r2, r0
 800b3d0:	4b23      	ldr	r3, [pc, #140]	@ (800b460 <__d2b+0xa8>)
 800b3d2:	4824      	ldr	r0, [pc, #144]	@ (800b464 <__d2b+0xac>)
 800b3d4:	f240 310f 	movw	r1, #783	@ 0x30f
 800b3d8:	f001 f9fa 	bl	800c7d0 <__assert_func>
 800b3dc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b3e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b3e4:	b10d      	cbz	r5, 800b3ea <__d2b+0x32>
 800b3e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b3ea:	9301      	str	r3, [sp, #4]
 800b3ec:	f1b8 0300 	subs.w	r3, r8, #0
 800b3f0:	d023      	beq.n	800b43a <__d2b+0x82>
 800b3f2:	4668      	mov	r0, sp
 800b3f4:	9300      	str	r3, [sp, #0]
 800b3f6:	f7ff fd14 	bl	800ae22 <__lo0bits>
 800b3fa:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b3fe:	b1d0      	cbz	r0, 800b436 <__d2b+0x7e>
 800b400:	f1c0 0320 	rsb	r3, r0, #32
 800b404:	fa02 f303 	lsl.w	r3, r2, r3
 800b408:	430b      	orrs	r3, r1
 800b40a:	40c2      	lsrs	r2, r0
 800b40c:	6163      	str	r3, [r4, #20]
 800b40e:	9201      	str	r2, [sp, #4]
 800b410:	9b01      	ldr	r3, [sp, #4]
 800b412:	61a3      	str	r3, [r4, #24]
 800b414:	2b00      	cmp	r3, #0
 800b416:	bf0c      	ite	eq
 800b418:	2201      	moveq	r2, #1
 800b41a:	2202      	movne	r2, #2
 800b41c:	6122      	str	r2, [r4, #16]
 800b41e:	b1a5      	cbz	r5, 800b44a <__d2b+0x92>
 800b420:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b424:	4405      	add	r5, r0
 800b426:	603d      	str	r5, [r7, #0]
 800b428:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b42c:	6030      	str	r0, [r6, #0]
 800b42e:	4620      	mov	r0, r4
 800b430:	b003      	add	sp, #12
 800b432:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b436:	6161      	str	r1, [r4, #20]
 800b438:	e7ea      	b.n	800b410 <__d2b+0x58>
 800b43a:	a801      	add	r0, sp, #4
 800b43c:	f7ff fcf1 	bl	800ae22 <__lo0bits>
 800b440:	9b01      	ldr	r3, [sp, #4]
 800b442:	6163      	str	r3, [r4, #20]
 800b444:	3020      	adds	r0, #32
 800b446:	2201      	movs	r2, #1
 800b448:	e7e8      	b.n	800b41c <__d2b+0x64>
 800b44a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b44e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b452:	6038      	str	r0, [r7, #0]
 800b454:	6918      	ldr	r0, [r3, #16]
 800b456:	f7ff fcc5 	bl	800ade4 <__hi0bits>
 800b45a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b45e:	e7e5      	b.n	800b42c <__d2b+0x74>
 800b460:	0800d629 	.word	0x0800d629
 800b464:	0800d63a 	.word	0x0800d63a

0800b468 <__ratio>:
 800b468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b46c:	b085      	sub	sp, #20
 800b46e:	e9cd 1000 	strd	r1, r0, [sp]
 800b472:	a902      	add	r1, sp, #8
 800b474:	f7ff ff56 	bl	800b324 <__b2d>
 800b478:	9800      	ldr	r0, [sp, #0]
 800b47a:	a903      	add	r1, sp, #12
 800b47c:	ec55 4b10 	vmov	r4, r5, d0
 800b480:	f7ff ff50 	bl	800b324 <__b2d>
 800b484:	9b01      	ldr	r3, [sp, #4]
 800b486:	6919      	ldr	r1, [r3, #16]
 800b488:	9b00      	ldr	r3, [sp, #0]
 800b48a:	691b      	ldr	r3, [r3, #16]
 800b48c:	1ac9      	subs	r1, r1, r3
 800b48e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b492:	1a9b      	subs	r3, r3, r2
 800b494:	ec5b ab10 	vmov	sl, fp, d0
 800b498:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	bfce      	itee	gt
 800b4a0:	462a      	movgt	r2, r5
 800b4a2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b4a6:	465a      	movle	r2, fp
 800b4a8:	462f      	mov	r7, r5
 800b4aa:	46d9      	mov	r9, fp
 800b4ac:	bfcc      	ite	gt
 800b4ae:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b4b2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b4b6:	464b      	mov	r3, r9
 800b4b8:	4652      	mov	r2, sl
 800b4ba:	4620      	mov	r0, r4
 800b4bc:	4639      	mov	r1, r7
 800b4be:	f7f5 f9c5 	bl	800084c <__aeabi_ddiv>
 800b4c2:	ec41 0b10 	vmov	d0, r0, r1
 800b4c6:	b005      	add	sp, #20
 800b4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b4cc <__copybits>:
 800b4cc:	3901      	subs	r1, #1
 800b4ce:	b570      	push	{r4, r5, r6, lr}
 800b4d0:	1149      	asrs	r1, r1, #5
 800b4d2:	6914      	ldr	r4, [r2, #16]
 800b4d4:	3101      	adds	r1, #1
 800b4d6:	f102 0314 	add.w	r3, r2, #20
 800b4da:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b4de:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b4e2:	1f05      	subs	r5, r0, #4
 800b4e4:	42a3      	cmp	r3, r4
 800b4e6:	d30c      	bcc.n	800b502 <__copybits+0x36>
 800b4e8:	1aa3      	subs	r3, r4, r2
 800b4ea:	3b11      	subs	r3, #17
 800b4ec:	f023 0303 	bic.w	r3, r3, #3
 800b4f0:	3211      	adds	r2, #17
 800b4f2:	42a2      	cmp	r2, r4
 800b4f4:	bf88      	it	hi
 800b4f6:	2300      	movhi	r3, #0
 800b4f8:	4418      	add	r0, r3
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	4288      	cmp	r0, r1
 800b4fe:	d305      	bcc.n	800b50c <__copybits+0x40>
 800b500:	bd70      	pop	{r4, r5, r6, pc}
 800b502:	f853 6b04 	ldr.w	r6, [r3], #4
 800b506:	f845 6f04 	str.w	r6, [r5, #4]!
 800b50a:	e7eb      	b.n	800b4e4 <__copybits+0x18>
 800b50c:	f840 3b04 	str.w	r3, [r0], #4
 800b510:	e7f4      	b.n	800b4fc <__copybits+0x30>

0800b512 <__any_on>:
 800b512:	f100 0214 	add.w	r2, r0, #20
 800b516:	6900      	ldr	r0, [r0, #16]
 800b518:	114b      	asrs	r3, r1, #5
 800b51a:	4298      	cmp	r0, r3
 800b51c:	b510      	push	{r4, lr}
 800b51e:	db11      	blt.n	800b544 <__any_on+0x32>
 800b520:	dd0a      	ble.n	800b538 <__any_on+0x26>
 800b522:	f011 011f 	ands.w	r1, r1, #31
 800b526:	d007      	beq.n	800b538 <__any_on+0x26>
 800b528:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b52c:	fa24 f001 	lsr.w	r0, r4, r1
 800b530:	fa00 f101 	lsl.w	r1, r0, r1
 800b534:	428c      	cmp	r4, r1
 800b536:	d10b      	bne.n	800b550 <__any_on+0x3e>
 800b538:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d803      	bhi.n	800b548 <__any_on+0x36>
 800b540:	2000      	movs	r0, #0
 800b542:	bd10      	pop	{r4, pc}
 800b544:	4603      	mov	r3, r0
 800b546:	e7f7      	b.n	800b538 <__any_on+0x26>
 800b548:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b54c:	2900      	cmp	r1, #0
 800b54e:	d0f5      	beq.n	800b53c <__any_on+0x2a>
 800b550:	2001      	movs	r0, #1
 800b552:	e7f6      	b.n	800b542 <__any_on+0x30>

0800b554 <sulp>:
 800b554:	b570      	push	{r4, r5, r6, lr}
 800b556:	4604      	mov	r4, r0
 800b558:	460d      	mov	r5, r1
 800b55a:	ec45 4b10 	vmov	d0, r4, r5
 800b55e:	4616      	mov	r6, r2
 800b560:	f7ff feba 	bl	800b2d8 <__ulp>
 800b564:	ec51 0b10 	vmov	r0, r1, d0
 800b568:	b17e      	cbz	r6, 800b58a <sulp+0x36>
 800b56a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b56e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b572:	2b00      	cmp	r3, #0
 800b574:	dd09      	ble.n	800b58a <sulp+0x36>
 800b576:	051b      	lsls	r3, r3, #20
 800b578:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b57c:	2400      	movs	r4, #0
 800b57e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b582:	4622      	mov	r2, r4
 800b584:	462b      	mov	r3, r5
 800b586:	f7f5 f837 	bl	80005f8 <__aeabi_dmul>
 800b58a:	ec41 0b10 	vmov	d0, r0, r1
 800b58e:	bd70      	pop	{r4, r5, r6, pc}

0800b590 <_strtod_l>:
 800b590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b594:	b09f      	sub	sp, #124	@ 0x7c
 800b596:	460c      	mov	r4, r1
 800b598:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b59a:	2200      	movs	r2, #0
 800b59c:	921a      	str	r2, [sp, #104]	@ 0x68
 800b59e:	9005      	str	r0, [sp, #20]
 800b5a0:	f04f 0a00 	mov.w	sl, #0
 800b5a4:	f04f 0b00 	mov.w	fp, #0
 800b5a8:	460a      	mov	r2, r1
 800b5aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800b5ac:	7811      	ldrb	r1, [r2, #0]
 800b5ae:	292b      	cmp	r1, #43	@ 0x2b
 800b5b0:	d04a      	beq.n	800b648 <_strtod_l+0xb8>
 800b5b2:	d838      	bhi.n	800b626 <_strtod_l+0x96>
 800b5b4:	290d      	cmp	r1, #13
 800b5b6:	d832      	bhi.n	800b61e <_strtod_l+0x8e>
 800b5b8:	2908      	cmp	r1, #8
 800b5ba:	d832      	bhi.n	800b622 <_strtod_l+0x92>
 800b5bc:	2900      	cmp	r1, #0
 800b5be:	d03b      	beq.n	800b638 <_strtod_l+0xa8>
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	920e      	str	r2, [sp, #56]	@ 0x38
 800b5c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b5c6:	782a      	ldrb	r2, [r5, #0]
 800b5c8:	2a30      	cmp	r2, #48	@ 0x30
 800b5ca:	f040 80b2 	bne.w	800b732 <_strtod_l+0x1a2>
 800b5ce:	786a      	ldrb	r2, [r5, #1]
 800b5d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b5d4:	2a58      	cmp	r2, #88	@ 0x58
 800b5d6:	d16e      	bne.n	800b6b6 <_strtod_l+0x126>
 800b5d8:	9302      	str	r3, [sp, #8]
 800b5da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5dc:	9301      	str	r3, [sp, #4]
 800b5de:	ab1a      	add	r3, sp, #104	@ 0x68
 800b5e0:	9300      	str	r3, [sp, #0]
 800b5e2:	4a8f      	ldr	r2, [pc, #572]	@ (800b820 <_strtod_l+0x290>)
 800b5e4:	9805      	ldr	r0, [sp, #20]
 800b5e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b5e8:	a919      	add	r1, sp, #100	@ 0x64
 800b5ea:	f001 f98b 	bl	800c904 <__gethex>
 800b5ee:	f010 060f 	ands.w	r6, r0, #15
 800b5f2:	4604      	mov	r4, r0
 800b5f4:	d005      	beq.n	800b602 <_strtod_l+0x72>
 800b5f6:	2e06      	cmp	r6, #6
 800b5f8:	d128      	bne.n	800b64c <_strtod_l+0xbc>
 800b5fa:	3501      	adds	r5, #1
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	9519      	str	r5, [sp, #100]	@ 0x64
 800b600:	930e      	str	r3, [sp, #56]	@ 0x38
 800b602:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b604:	2b00      	cmp	r3, #0
 800b606:	f040 858e 	bne.w	800c126 <_strtod_l+0xb96>
 800b60a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b60c:	b1cb      	cbz	r3, 800b642 <_strtod_l+0xb2>
 800b60e:	4652      	mov	r2, sl
 800b610:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b614:	ec43 2b10 	vmov	d0, r2, r3
 800b618:	b01f      	add	sp, #124	@ 0x7c
 800b61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b61e:	2920      	cmp	r1, #32
 800b620:	d1ce      	bne.n	800b5c0 <_strtod_l+0x30>
 800b622:	3201      	adds	r2, #1
 800b624:	e7c1      	b.n	800b5aa <_strtod_l+0x1a>
 800b626:	292d      	cmp	r1, #45	@ 0x2d
 800b628:	d1ca      	bne.n	800b5c0 <_strtod_l+0x30>
 800b62a:	2101      	movs	r1, #1
 800b62c:	910e      	str	r1, [sp, #56]	@ 0x38
 800b62e:	1c51      	adds	r1, r2, #1
 800b630:	9119      	str	r1, [sp, #100]	@ 0x64
 800b632:	7852      	ldrb	r2, [r2, #1]
 800b634:	2a00      	cmp	r2, #0
 800b636:	d1c5      	bne.n	800b5c4 <_strtod_l+0x34>
 800b638:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b63a:	9419      	str	r4, [sp, #100]	@ 0x64
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	f040 8570 	bne.w	800c122 <_strtod_l+0xb92>
 800b642:	4652      	mov	r2, sl
 800b644:	465b      	mov	r3, fp
 800b646:	e7e5      	b.n	800b614 <_strtod_l+0x84>
 800b648:	2100      	movs	r1, #0
 800b64a:	e7ef      	b.n	800b62c <_strtod_l+0x9c>
 800b64c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b64e:	b13a      	cbz	r2, 800b660 <_strtod_l+0xd0>
 800b650:	2135      	movs	r1, #53	@ 0x35
 800b652:	a81c      	add	r0, sp, #112	@ 0x70
 800b654:	f7ff ff3a 	bl	800b4cc <__copybits>
 800b658:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b65a:	9805      	ldr	r0, [sp, #20]
 800b65c:	f7ff fb10 	bl	800ac80 <_Bfree>
 800b660:	3e01      	subs	r6, #1
 800b662:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b664:	2e04      	cmp	r6, #4
 800b666:	d806      	bhi.n	800b676 <_strtod_l+0xe6>
 800b668:	e8df f006 	tbb	[pc, r6]
 800b66c:	201d0314 	.word	0x201d0314
 800b670:	14          	.byte	0x14
 800b671:	00          	.byte	0x00
 800b672:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b676:	05e1      	lsls	r1, r4, #23
 800b678:	bf48      	it	mi
 800b67a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b67e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b682:	0d1b      	lsrs	r3, r3, #20
 800b684:	051b      	lsls	r3, r3, #20
 800b686:	2b00      	cmp	r3, #0
 800b688:	d1bb      	bne.n	800b602 <_strtod_l+0x72>
 800b68a:	f7fe fb17 	bl	8009cbc <__errno>
 800b68e:	2322      	movs	r3, #34	@ 0x22
 800b690:	6003      	str	r3, [r0, #0]
 800b692:	e7b6      	b.n	800b602 <_strtod_l+0x72>
 800b694:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b698:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b69c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b6a0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b6a4:	e7e7      	b.n	800b676 <_strtod_l+0xe6>
 800b6a6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800b828 <_strtod_l+0x298>
 800b6aa:	e7e4      	b.n	800b676 <_strtod_l+0xe6>
 800b6ac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b6b0:	f04f 3aff 	mov.w	sl, #4294967295
 800b6b4:	e7df      	b.n	800b676 <_strtod_l+0xe6>
 800b6b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6b8:	1c5a      	adds	r2, r3, #1
 800b6ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800b6bc:	785b      	ldrb	r3, [r3, #1]
 800b6be:	2b30      	cmp	r3, #48	@ 0x30
 800b6c0:	d0f9      	beq.n	800b6b6 <_strtod_l+0x126>
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d09d      	beq.n	800b602 <_strtod_l+0x72>
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	2700      	movs	r7, #0
 800b6ca:	9308      	str	r3, [sp, #32]
 800b6cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6ce:	930c      	str	r3, [sp, #48]	@ 0x30
 800b6d0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b6d2:	46b9      	mov	r9, r7
 800b6d4:	220a      	movs	r2, #10
 800b6d6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b6d8:	7805      	ldrb	r5, [r0, #0]
 800b6da:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b6de:	b2d9      	uxtb	r1, r3
 800b6e0:	2909      	cmp	r1, #9
 800b6e2:	d928      	bls.n	800b736 <_strtod_l+0x1a6>
 800b6e4:	494f      	ldr	r1, [pc, #316]	@ (800b824 <_strtod_l+0x294>)
 800b6e6:	2201      	movs	r2, #1
 800b6e8:	f7fe fa63 	bl	8009bb2 <strncmp>
 800b6ec:	2800      	cmp	r0, #0
 800b6ee:	d032      	beq.n	800b756 <_strtod_l+0x1c6>
 800b6f0:	2000      	movs	r0, #0
 800b6f2:	462a      	mov	r2, r5
 800b6f4:	900a      	str	r0, [sp, #40]	@ 0x28
 800b6f6:	464d      	mov	r5, r9
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	2a65      	cmp	r2, #101	@ 0x65
 800b6fc:	d001      	beq.n	800b702 <_strtod_l+0x172>
 800b6fe:	2a45      	cmp	r2, #69	@ 0x45
 800b700:	d114      	bne.n	800b72c <_strtod_l+0x19c>
 800b702:	b91d      	cbnz	r5, 800b70c <_strtod_l+0x17c>
 800b704:	9a08      	ldr	r2, [sp, #32]
 800b706:	4302      	orrs	r2, r0
 800b708:	d096      	beq.n	800b638 <_strtod_l+0xa8>
 800b70a:	2500      	movs	r5, #0
 800b70c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b70e:	1c62      	adds	r2, r4, #1
 800b710:	9219      	str	r2, [sp, #100]	@ 0x64
 800b712:	7862      	ldrb	r2, [r4, #1]
 800b714:	2a2b      	cmp	r2, #43	@ 0x2b
 800b716:	d07a      	beq.n	800b80e <_strtod_l+0x27e>
 800b718:	2a2d      	cmp	r2, #45	@ 0x2d
 800b71a:	d07e      	beq.n	800b81a <_strtod_l+0x28a>
 800b71c:	f04f 0c00 	mov.w	ip, #0
 800b720:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b724:	2909      	cmp	r1, #9
 800b726:	f240 8085 	bls.w	800b834 <_strtod_l+0x2a4>
 800b72a:	9419      	str	r4, [sp, #100]	@ 0x64
 800b72c:	f04f 0800 	mov.w	r8, #0
 800b730:	e0a5      	b.n	800b87e <_strtod_l+0x2ee>
 800b732:	2300      	movs	r3, #0
 800b734:	e7c8      	b.n	800b6c8 <_strtod_l+0x138>
 800b736:	f1b9 0f08 	cmp.w	r9, #8
 800b73a:	bfd8      	it	le
 800b73c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b73e:	f100 0001 	add.w	r0, r0, #1
 800b742:	bfda      	itte	le
 800b744:	fb02 3301 	mlale	r3, r2, r1, r3
 800b748:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b74a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b74e:	f109 0901 	add.w	r9, r9, #1
 800b752:	9019      	str	r0, [sp, #100]	@ 0x64
 800b754:	e7bf      	b.n	800b6d6 <_strtod_l+0x146>
 800b756:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b758:	1c5a      	adds	r2, r3, #1
 800b75a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b75c:	785a      	ldrb	r2, [r3, #1]
 800b75e:	f1b9 0f00 	cmp.w	r9, #0
 800b762:	d03b      	beq.n	800b7dc <_strtod_l+0x24c>
 800b764:	900a      	str	r0, [sp, #40]	@ 0x28
 800b766:	464d      	mov	r5, r9
 800b768:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b76c:	2b09      	cmp	r3, #9
 800b76e:	d912      	bls.n	800b796 <_strtod_l+0x206>
 800b770:	2301      	movs	r3, #1
 800b772:	e7c2      	b.n	800b6fa <_strtod_l+0x16a>
 800b774:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b776:	1c5a      	adds	r2, r3, #1
 800b778:	9219      	str	r2, [sp, #100]	@ 0x64
 800b77a:	785a      	ldrb	r2, [r3, #1]
 800b77c:	3001      	adds	r0, #1
 800b77e:	2a30      	cmp	r2, #48	@ 0x30
 800b780:	d0f8      	beq.n	800b774 <_strtod_l+0x1e4>
 800b782:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b786:	2b08      	cmp	r3, #8
 800b788:	f200 84d2 	bhi.w	800c130 <_strtod_l+0xba0>
 800b78c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b78e:	900a      	str	r0, [sp, #40]	@ 0x28
 800b790:	2000      	movs	r0, #0
 800b792:	930c      	str	r3, [sp, #48]	@ 0x30
 800b794:	4605      	mov	r5, r0
 800b796:	3a30      	subs	r2, #48	@ 0x30
 800b798:	f100 0301 	add.w	r3, r0, #1
 800b79c:	d018      	beq.n	800b7d0 <_strtod_l+0x240>
 800b79e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b7a0:	4419      	add	r1, r3
 800b7a2:	910a      	str	r1, [sp, #40]	@ 0x28
 800b7a4:	462e      	mov	r6, r5
 800b7a6:	f04f 0e0a 	mov.w	lr, #10
 800b7aa:	1c71      	adds	r1, r6, #1
 800b7ac:	eba1 0c05 	sub.w	ip, r1, r5
 800b7b0:	4563      	cmp	r3, ip
 800b7b2:	dc15      	bgt.n	800b7e0 <_strtod_l+0x250>
 800b7b4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b7b8:	182b      	adds	r3, r5, r0
 800b7ba:	2b08      	cmp	r3, #8
 800b7bc:	f105 0501 	add.w	r5, r5, #1
 800b7c0:	4405      	add	r5, r0
 800b7c2:	dc1a      	bgt.n	800b7fa <_strtod_l+0x26a>
 800b7c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b7c6:	230a      	movs	r3, #10
 800b7c8:	fb03 2301 	mla	r3, r3, r1, r2
 800b7cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b7d2:	1c51      	adds	r1, r2, #1
 800b7d4:	9119      	str	r1, [sp, #100]	@ 0x64
 800b7d6:	7852      	ldrb	r2, [r2, #1]
 800b7d8:	4618      	mov	r0, r3
 800b7da:	e7c5      	b.n	800b768 <_strtod_l+0x1d8>
 800b7dc:	4648      	mov	r0, r9
 800b7de:	e7ce      	b.n	800b77e <_strtod_l+0x1ee>
 800b7e0:	2e08      	cmp	r6, #8
 800b7e2:	dc05      	bgt.n	800b7f0 <_strtod_l+0x260>
 800b7e4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b7e6:	fb0e f606 	mul.w	r6, lr, r6
 800b7ea:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b7ec:	460e      	mov	r6, r1
 800b7ee:	e7dc      	b.n	800b7aa <_strtod_l+0x21a>
 800b7f0:	2910      	cmp	r1, #16
 800b7f2:	bfd8      	it	le
 800b7f4:	fb0e f707 	mulle.w	r7, lr, r7
 800b7f8:	e7f8      	b.n	800b7ec <_strtod_l+0x25c>
 800b7fa:	2b0f      	cmp	r3, #15
 800b7fc:	bfdc      	itt	le
 800b7fe:	230a      	movle	r3, #10
 800b800:	fb03 2707 	mlale	r7, r3, r7, r2
 800b804:	e7e3      	b.n	800b7ce <_strtod_l+0x23e>
 800b806:	2300      	movs	r3, #0
 800b808:	930a      	str	r3, [sp, #40]	@ 0x28
 800b80a:	2301      	movs	r3, #1
 800b80c:	e77a      	b.n	800b704 <_strtod_l+0x174>
 800b80e:	f04f 0c00 	mov.w	ip, #0
 800b812:	1ca2      	adds	r2, r4, #2
 800b814:	9219      	str	r2, [sp, #100]	@ 0x64
 800b816:	78a2      	ldrb	r2, [r4, #2]
 800b818:	e782      	b.n	800b720 <_strtod_l+0x190>
 800b81a:	f04f 0c01 	mov.w	ip, #1
 800b81e:	e7f8      	b.n	800b812 <_strtod_l+0x282>
 800b820:	0800d85c 	.word	0x0800d85c
 800b824:	0800d693 	.word	0x0800d693
 800b828:	7ff00000 	.word	0x7ff00000
 800b82c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b82e:	1c51      	adds	r1, r2, #1
 800b830:	9119      	str	r1, [sp, #100]	@ 0x64
 800b832:	7852      	ldrb	r2, [r2, #1]
 800b834:	2a30      	cmp	r2, #48	@ 0x30
 800b836:	d0f9      	beq.n	800b82c <_strtod_l+0x29c>
 800b838:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b83c:	2908      	cmp	r1, #8
 800b83e:	f63f af75 	bhi.w	800b72c <_strtod_l+0x19c>
 800b842:	3a30      	subs	r2, #48	@ 0x30
 800b844:	9209      	str	r2, [sp, #36]	@ 0x24
 800b846:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b848:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b84a:	f04f 080a 	mov.w	r8, #10
 800b84e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b850:	1c56      	adds	r6, r2, #1
 800b852:	9619      	str	r6, [sp, #100]	@ 0x64
 800b854:	7852      	ldrb	r2, [r2, #1]
 800b856:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b85a:	f1be 0f09 	cmp.w	lr, #9
 800b85e:	d939      	bls.n	800b8d4 <_strtod_l+0x344>
 800b860:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b862:	1a76      	subs	r6, r6, r1
 800b864:	2e08      	cmp	r6, #8
 800b866:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b86a:	dc03      	bgt.n	800b874 <_strtod_l+0x2e4>
 800b86c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b86e:	4588      	cmp	r8, r1
 800b870:	bfa8      	it	ge
 800b872:	4688      	movge	r8, r1
 800b874:	f1bc 0f00 	cmp.w	ip, #0
 800b878:	d001      	beq.n	800b87e <_strtod_l+0x2ee>
 800b87a:	f1c8 0800 	rsb	r8, r8, #0
 800b87e:	2d00      	cmp	r5, #0
 800b880:	d14e      	bne.n	800b920 <_strtod_l+0x390>
 800b882:	9908      	ldr	r1, [sp, #32]
 800b884:	4308      	orrs	r0, r1
 800b886:	f47f aebc 	bne.w	800b602 <_strtod_l+0x72>
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	f47f aed4 	bne.w	800b638 <_strtod_l+0xa8>
 800b890:	2a69      	cmp	r2, #105	@ 0x69
 800b892:	d028      	beq.n	800b8e6 <_strtod_l+0x356>
 800b894:	dc25      	bgt.n	800b8e2 <_strtod_l+0x352>
 800b896:	2a49      	cmp	r2, #73	@ 0x49
 800b898:	d025      	beq.n	800b8e6 <_strtod_l+0x356>
 800b89a:	2a4e      	cmp	r2, #78	@ 0x4e
 800b89c:	f47f aecc 	bne.w	800b638 <_strtod_l+0xa8>
 800b8a0:	499a      	ldr	r1, [pc, #616]	@ (800bb0c <_strtod_l+0x57c>)
 800b8a2:	a819      	add	r0, sp, #100	@ 0x64
 800b8a4:	f001 fa50 	bl	800cd48 <__match>
 800b8a8:	2800      	cmp	r0, #0
 800b8aa:	f43f aec5 	beq.w	800b638 <_strtod_l+0xa8>
 800b8ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8b0:	781b      	ldrb	r3, [r3, #0]
 800b8b2:	2b28      	cmp	r3, #40	@ 0x28
 800b8b4:	d12e      	bne.n	800b914 <_strtod_l+0x384>
 800b8b6:	4996      	ldr	r1, [pc, #600]	@ (800bb10 <_strtod_l+0x580>)
 800b8b8:	aa1c      	add	r2, sp, #112	@ 0x70
 800b8ba:	a819      	add	r0, sp, #100	@ 0x64
 800b8bc:	f001 fa58 	bl	800cd70 <__hexnan>
 800b8c0:	2805      	cmp	r0, #5
 800b8c2:	d127      	bne.n	800b914 <_strtod_l+0x384>
 800b8c4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b8c6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b8ca:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b8ce:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b8d2:	e696      	b.n	800b602 <_strtod_l+0x72>
 800b8d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8d6:	fb08 2101 	mla	r1, r8, r1, r2
 800b8da:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b8de:	9209      	str	r2, [sp, #36]	@ 0x24
 800b8e0:	e7b5      	b.n	800b84e <_strtod_l+0x2be>
 800b8e2:	2a6e      	cmp	r2, #110	@ 0x6e
 800b8e4:	e7da      	b.n	800b89c <_strtod_l+0x30c>
 800b8e6:	498b      	ldr	r1, [pc, #556]	@ (800bb14 <_strtod_l+0x584>)
 800b8e8:	a819      	add	r0, sp, #100	@ 0x64
 800b8ea:	f001 fa2d 	bl	800cd48 <__match>
 800b8ee:	2800      	cmp	r0, #0
 800b8f0:	f43f aea2 	beq.w	800b638 <_strtod_l+0xa8>
 800b8f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8f6:	4988      	ldr	r1, [pc, #544]	@ (800bb18 <_strtod_l+0x588>)
 800b8f8:	3b01      	subs	r3, #1
 800b8fa:	a819      	add	r0, sp, #100	@ 0x64
 800b8fc:	9319      	str	r3, [sp, #100]	@ 0x64
 800b8fe:	f001 fa23 	bl	800cd48 <__match>
 800b902:	b910      	cbnz	r0, 800b90a <_strtod_l+0x37a>
 800b904:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b906:	3301      	adds	r3, #1
 800b908:	9319      	str	r3, [sp, #100]	@ 0x64
 800b90a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800bb28 <_strtod_l+0x598>
 800b90e:	f04f 0a00 	mov.w	sl, #0
 800b912:	e676      	b.n	800b602 <_strtod_l+0x72>
 800b914:	4881      	ldr	r0, [pc, #516]	@ (800bb1c <_strtod_l+0x58c>)
 800b916:	f000 ff53 	bl	800c7c0 <nan>
 800b91a:	ec5b ab10 	vmov	sl, fp, d0
 800b91e:	e670      	b.n	800b602 <_strtod_l+0x72>
 800b920:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b922:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b924:	eba8 0303 	sub.w	r3, r8, r3
 800b928:	f1b9 0f00 	cmp.w	r9, #0
 800b92c:	bf08      	it	eq
 800b92e:	46a9      	moveq	r9, r5
 800b930:	2d10      	cmp	r5, #16
 800b932:	9309      	str	r3, [sp, #36]	@ 0x24
 800b934:	462c      	mov	r4, r5
 800b936:	bfa8      	it	ge
 800b938:	2410      	movge	r4, #16
 800b93a:	f7f4 fde3 	bl	8000504 <__aeabi_ui2d>
 800b93e:	2d09      	cmp	r5, #9
 800b940:	4682      	mov	sl, r0
 800b942:	468b      	mov	fp, r1
 800b944:	dc13      	bgt.n	800b96e <_strtod_l+0x3de>
 800b946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b948:	2b00      	cmp	r3, #0
 800b94a:	f43f ae5a 	beq.w	800b602 <_strtod_l+0x72>
 800b94e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b950:	dd78      	ble.n	800ba44 <_strtod_l+0x4b4>
 800b952:	2b16      	cmp	r3, #22
 800b954:	dc5f      	bgt.n	800ba16 <_strtod_l+0x486>
 800b956:	4972      	ldr	r1, [pc, #456]	@ (800bb20 <_strtod_l+0x590>)
 800b958:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b95c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b960:	4652      	mov	r2, sl
 800b962:	465b      	mov	r3, fp
 800b964:	f7f4 fe48 	bl	80005f8 <__aeabi_dmul>
 800b968:	4682      	mov	sl, r0
 800b96a:	468b      	mov	fp, r1
 800b96c:	e649      	b.n	800b602 <_strtod_l+0x72>
 800b96e:	4b6c      	ldr	r3, [pc, #432]	@ (800bb20 <_strtod_l+0x590>)
 800b970:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b974:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b978:	f7f4 fe3e 	bl	80005f8 <__aeabi_dmul>
 800b97c:	4682      	mov	sl, r0
 800b97e:	4638      	mov	r0, r7
 800b980:	468b      	mov	fp, r1
 800b982:	f7f4 fdbf 	bl	8000504 <__aeabi_ui2d>
 800b986:	4602      	mov	r2, r0
 800b988:	460b      	mov	r3, r1
 800b98a:	4650      	mov	r0, sl
 800b98c:	4659      	mov	r1, fp
 800b98e:	f7f4 fc7d 	bl	800028c <__adddf3>
 800b992:	2d0f      	cmp	r5, #15
 800b994:	4682      	mov	sl, r0
 800b996:	468b      	mov	fp, r1
 800b998:	ddd5      	ble.n	800b946 <_strtod_l+0x3b6>
 800b99a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b99c:	1b2c      	subs	r4, r5, r4
 800b99e:	441c      	add	r4, r3
 800b9a0:	2c00      	cmp	r4, #0
 800b9a2:	f340 8093 	ble.w	800bacc <_strtod_l+0x53c>
 800b9a6:	f014 030f 	ands.w	r3, r4, #15
 800b9aa:	d00a      	beq.n	800b9c2 <_strtod_l+0x432>
 800b9ac:	495c      	ldr	r1, [pc, #368]	@ (800bb20 <_strtod_l+0x590>)
 800b9ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b9b2:	4652      	mov	r2, sl
 800b9b4:	465b      	mov	r3, fp
 800b9b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9ba:	f7f4 fe1d 	bl	80005f8 <__aeabi_dmul>
 800b9be:	4682      	mov	sl, r0
 800b9c0:	468b      	mov	fp, r1
 800b9c2:	f034 040f 	bics.w	r4, r4, #15
 800b9c6:	d073      	beq.n	800bab0 <_strtod_l+0x520>
 800b9c8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b9cc:	dd49      	ble.n	800ba62 <_strtod_l+0x4d2>
 800b9ce:	2400      	movs	r4, #0
 800b9d0:	46a0      	mov	r8, r4
 800b9d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b9d4:	46a1      	mov	r9, r4
 800b9d6:	9a05      	ldr	r2, [sp, #20]
 800b9d8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800bb28 <_strtod_l+0x598>
 800b9dc:	2322      	movs	r3, #34	@ 0x22
 800b9de:	6013      	str	r3, [r2, #0]
 800b9e0:	f04f 0a00 	mov.w	sl, #0
 800b9e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	f43f ae0b 	beq.w	800b602 <_strtod_l+0x72>
 800b9ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b9ee:	9805      	ldr	r0, [sp, #20]
 800b9f0:	f7ff f946 	bl	800ac80 <_Bfree>
 800b9f4:	9805      	ldr	r0, [sp, #20]
 800b9f6:	4649      	mov	r1, r9
 800b9f8:	f7ff f942 	bl	800ac80 <_Bfree>
 800b9fc:	9805      	ldr	r0, [sp, #20]
 800b9fe:	4641      	mov	r1, r8
 800ba00:	f7ff f93e 	bl	800ac80 <_Bfree>
 800ba04:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ba06:	9805      	ldr	r0, [sp, #20]
 800ba08:	f7ff f93a 	bl	800ac80 <_Bfree>
 800ba0c:	9805      	ldr	r0, [sp, #20]
 800ba0e:	4621      	mov	r1, r4
 800ba10:	f7ff f936 	bl	800ac80 <_Bfree>
 800ba14:	e5f5      	b.n	800b602 <_strtod_l+0x72>
 800ba16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba18:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ba1c:	4293      	cmp	r3, r2
 800ba1e:	dbbc      	blt.n	800b99a <_strtod_l+0x40a>
 800ba20:	4c3f      	ldr	r4, [pc, #252]	@ (800bb20 <_strtod_l+0x590>)
 800ba22:	f1c5 050f 	rsb	r5, r5, #15
 800ba26:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ba2a:	4652      	mov	r2, sl
 800ba2c:	465b      	mov	r3, fp
 800ba2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba32:	f7f4 fde1 	bl	80005f8 <__aeabi_dmul>
 800ba36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba38:	1b5d      	subs	r5, r3, r5
 800ba3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ba3e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ba42:	e78f      	b.n	800b964 <_strtod_l+0x3d4>
 800ba44:	3316      	adds	r3, #22
 800ba46:	dba8      	blt.n	800b99a <_strtod_l+0x40a>
 800ba48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba4a:	eba3 0808 	sub.w	r8, r3, r8
 800ba4e:	4b34      	ldr	r3, [pc, #208]	@ (800bb20 <_strtod_l+0x590>)
 800ba50:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ba54:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ba58:	4650      	mov	r0, sl
 800ba5a:	4659      	mov	r1, fp
 800ba5c:	f7f4 fef6 	bl	800084c <__aeabi_ddiv>
 800ba60:	e782      	b.n	800b968 <_strtod_l+0x3d8>
 800ba62:	2300      	movs	r3, #0
 800ba64:	4f2f      	ldr	r7, [pc, #188]	@ (800bb24 <_strtod_l+0x594>)
 800ba66:	1124      	asrs	r4, r4, #4
 800ba68:	4650      	mov	r0, sl
 800ba6a:	4659      	mov	r1, fp
 800ba6c:	461e      	mov	r6, r3
 800ba6e:	2c01      	cmp	r4, #1
 800ba70:	dc21      	bgt.n	800bab6 <_strtod_l+0x526>
 800ba72:	b10b      	cbz	r3, 800ba78 <_strtod_l+0x4e8>
 800ba74:	4682      	mov	sl, r0
 800ba76:	468b      	mov	fp, r1
 800ba78:	492a      	ldr	r1, [pc, #168]	@ (800bb24 <_strtod_l+0x594>)
 800ba7a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ba7e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ba82:	4652      	mov	r2, sl
 800ba84:	465b      	mov	r3, fp
 800ba86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba8a:	f7f4 fdb5 	bl	80005f8 <__aeabi_dmul>
 800ba8e:	4b26      	ldr	r3, [pc, #152]	@ (800bb28 <_strtod_l+0x598>)
 800ba90:	460a      	mov	r2, r1
 800ba92:	400b      	ands	r3, r1
 800ba94:	4925      	ldr	r1, [pc, #148]	@ (800bb2c <_strtod_l+0x59c>)
 800ba96:	428b      	cmp	r3, r1
 800ba98:	4682      	mov	sl, r0
 800ba9a:	d898      	bhi.n	800b9ce <_strtod_l+0x43e>
 800ba9c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800baa0:	428b      	cmp	r3, r1
 800baa2:	bf86      	itte	hi
 800baa4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800bb30 <_strtod_l+0x5a0>
 800baa8:	f04f 3aff 	movhi.w	sl, #4294967295
 800baac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bab0:	2300      	movs	r3, #0
 800bab2:	9308      	str	r3, [sp, #32]
 800bab4:	e076      	b.n	800bba4 <_strtod_l+0x614>
 800bab6:	07e2      	lsls	r2, r4, #31
 800bab8:	d504      	bpl.n	800bac4 <_strtod_l+0x534>
 800baba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800babe:	f7f4 fd9b 	bl	80005f8 <__aeabi_dmul>
 800bac2:	2301      	movs	r3, #1
 800bac4:	3601      	adds	r6, #1
 800bac6:	1064      	asrs	r4, r4, #1
 800bac8:	3708      	adds	r7, #8
 800baca:	e7d0      	b.n	800ba6e <_strtod_l+0x4de>
 800bacc:	d0f0      	beq.n	800bab0 <_strtod_l+0x520>
 800bace:	4264      	negs	r4, r4
 800bad0:	f014 020f 	ands.w	r2, r4, #15
 800bad4:	d00a      	beq.n	800baec <_strtod_l+0x55c>
 800bad6:	4b12      	ldr	r3, [pc, #72]	@ (800bb20 <_strtod_l+0x590>)
 800bad8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800badc:	4650      	mov	r0, sl
 800bade:	4659      	mov	r1, fp
 800bae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae4:	f7f4 feb2 	bl	800084c <__aeabi_ddiv>
 800bae8:	4682      	mov	sl, r0
 800baea:	468b      	mov	fp, r1
 800baec:	1124      	asrs	r4, r4, #4
 800baee:	d0df      	beq.n	800bab0 <_strtod_l+0x520>
 800baf0:	2c1f      	cmp	r4, #31
 800baf2:	dd1f      	ble.n	800bb34 <_strtod_l+0x5a4>
 800baf4:	2400      	movs	r4, #0
 800baf6:	46a0      	mov	r8, r4
 800baf8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bafa:	46a1      	mov	r9, r4
 800bafc:	9a05      	ldr	r2, [sp, #20]
 800bafe:	2322      	movs	r3, #34	@ 0x22
 800bb00:	f04f 0a00 	mov.w	sl, #0
 800bb04:	f04f 0b00 	mov.w	fp, #0
 800bb08:	6013      	str	r3, [r2, #0]
 800bb0a:	e76b      	b.n	800b9e4 <_strtod_l+0x454>
 800bb0c:	0800d581 	.word	0x0800d581
 800bb10:	0800d848 	.word	0x0800d848
 800bb14:	0800d579 	.word	0x0800d579
 800bb18:	0800d5b0 	.word	0x0800d5b0
 800bb1c:	0800d6e9 	.word	0x0800d6e9
 800bb20:	0800d780 	.word	0x0800d780
 800bb24:	0800d758 	.word	0x0800d758
 800bb28:	7ff00000 	.word	0x7ff00000
 800bb2c:	7ca00000 	.word	0x7ca00000
 800bb30:	7fefffff 	.word	0x7fefffff
 800bb34:	f014 0310 	ands.w	r3, r4, #16
 800bb38:	bf18      	it	ne
 800bb3a:	236a      	movne	r3, #106	@ 0x6a
 800bb3c:	4ea9      	ldr	r6, [pc, #676]	@ (800bde4 <_strtod_l+0x854>)
 800bb3e:	9308      	str	r3, [sp, #32]
 800bb40:	4650      	mov	r0, sl
 800bb42:	4659      	mov	r1, fp
 800bb44:	2300      	movs	r3, #0
 800bb46:	07e7      	lsls	r7, r4, #31
 800bb48:	d504      	bpl.n	800bb54 <_strtod_l+0x5c4>
 800bb4a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bb4e:	f7f4 fd53 	bl	80005f8 <__aeabi_dmul>
 800bb52:	2301      	movs	r3, #1
 800bb54:	1064      	asrs	r4, r4, #1
 800bb56:	f106 0608 	add.w	r6, r6, #8
 800bb5a:	d1f4      	bne.n	800bb46 <_strtod_l+0x5b6>
 800bb5c:	b10b      	cbz	r3, 800bb62 <_strtod_l+0x5d2>
 800bb5e:	4682      	mov	sl, r0
 800bb60:	468b      	mov	fp, r1
 800bb62:	9b08      	ldr	r3, [sp, #32]
 800bb64:	b1b3      	cbz	r3, 800bb94 <_strtod_l+0x604>
 800bb66:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bb6a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	4659      	mov	r1, fp
 800bb72:	dd0f      	ble.n	800bb94 <_strtod_l+0x604>
 800bb74:	2b1f      	cmp	r3, #31
 800bb76:	dd56      	ble.n	800bc26 <_strtod_l+0x696>
 800bb78:	2b34      	cmp	r3, #52	@ 0x34
 800bb7a:	bfde      	ittt	le
 800bb7c:	f04f 33ff 	movle.w	r3, #4294967295
 800bb80:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800bb84:	4093      	lslle	r3, r2
 800bb86:	f04f 0a00 	mov.w	sl, #0
 800bb8a:	bfcc      	ite	gt
 800bb8c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800bb90:	ea03 0b01 	andle.w	fp, r3, r1
 800bb94:	2200      	movs	r2, #0
 800bb96:	2300      	movs	r3, #0
 800bb98:	4650      	mov	r0, sl
 800bb9a:	4659      	mov	r1, fp
 800bb9c:	f7f4 ff94 	bl	8000ac8 <__aeabi_dcmpeq>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d1a7      	bne.n	800baf4 <_strtod_l+0x564>
 800bba4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bba6:	9300      	str	r3, [sp, #0]
 800bba8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800bbaa:	9805      	ldr	r0, [sp, #20]
 800bbac:	462b      	mov	r3, r5
 800bbae:	464a      	mov	r2, r9
 800bbb0:	f7ff f8ce 	bl	800ad50 <__s2b>
 800bbb4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	f43f af09 	beq.w	800b9ce <_strtod_l+0x43e>
 800bbbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bbc0:	2a00      	cmp	r2, #0
 800bbc2:	eba3 0308 	sub.w	r3, r3, r8
 800bbc6:	bfa8      	it	ge
 800bbc8:	2300      	movge	r3, #0
 800bbca:	9312      	str	r3, [sp, #72]	@ 0x48
 800bbcc:	2400      	movs	r4, #0
 800bbce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bbd2:	9316      	str	r3, [sp, #88]	@ 0x58
 800bbd4:	46a0      	mov	r8, r4
 800bbd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bbd8:	9805      	ldr	r0, [sp, #20]
 800bbda:	6859      	ldr	r1, [r3, #4]
 800bbdc:	f7ff f810 	bl	800ac00 <_Balloc>
 800bbe0:	4681      	mov	r9, r0
 800bbe2:	2800      	cmp	r0, #0
 800bbe4:	f43f aef7 	beq.w	800b9d6 <_strtod_l+0x446>
 800bbe8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bbea:	691a      	ldr	r2, [r3, #16]
 800bbec:	3202      	adds	r2, #2
 800bbee:	f103 010c 	add.w	r1, r3, #12
 800bbf2:	0092      	lsls	r2, r2, #2
 800bbf4:	300c      	adds	r0, #12
 800bbf6:	f7fe f896 	bl	8009d26 <memcpy>
 800bbfa:	ec4b ab10 	vmov	d0, sl, fp
 800bbfe:	9805      	ldr	r0, [sp, #20]
 800bc00:	aa1c      	add	r2, sp, #112	@ 0x70
 800bc02:	a91b      	add	r1, sp, #108	@ 0x6c
 800bc04:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800bc08:	f7ff fbd6 	bl	800b3b8 <__d2b>
 800bc0c:	901a      	str	r0, [sp, #104]	@ 0x68
 800bc0e:	2800      	cmp	r0, #0
 800bc10:	f43f aee1 	beq.w	800b9d6 <_strtod_l+0x446>
 800bc14:	9805      	ldr	r0, [sp, #20]
 800bc16:	2101      	movs	r1, #1
 800bc18:	f7ff f930 	bl	800ae7c <__i2b>
 800bc1c:	4680      	mov	r8, r0
 800bc1e:	b948      	cbnz	r0, 800bc34 <_strtod_l+0x6a4>
 800bc20:	f04f 0800 	mov.w	r8, #0
 800bc24:	e6d7      	b.n	800b9d6 <_strtod_l+0x446>
 800bc26:	f04f 32ff 	mov.w	r2, #4294967295
 800bc2a:	fa02 f303 	lsl.w	r3, r2, r3
 800bc2e:	ea03 0a0a 	and.w	sl, r3, sl
 800bc32:	e7af      	b.n	800bb94 <_strtod_l+0x604>
 800bc34:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800bc36:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bc38:	2d00      	cmp	r5, #0
 800bc3a:	bfab      	itete	ge
 800bc3c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800bc3e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800bc40:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bc42:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bc44:	bfac      	ite	ge
 800bc46:	18ef      	addge	r7, r5, r3
 800bc48:	1b5e      	sublt	r6, r3, r5
 800bc4a:	9b08      	ldr	r3, [sp, #32]
 800bc4c:	1aed      	subs	r5, r5, r3
 800bc4e:	4415      	add	r5, r2
 800bc50:	4b65      	ldr	r3, [pc, #404]	@ (800bde8 <_strtod_l+0x858>)
 800bc52:	3d01      	subs	r5, #1
 800bc54:	429d      	cmp	r5, r3
 800bc56:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bc5a:	da50      	bge.n	800bcfe <_strtod_l+0x76e>
 800bc5c:	1b5b      	subs	r3, r3, r5
 800bc5e:	2b1f      	cmp	r3, #31
 800bc60:	eba2 0203 	sub.w	r2, r2, r3
 800bc64:	f04f 0101 	mov.w	r1, #1
 800bc68:	dc3d      	bgt.n	800bce6 <_strtod_l+0x756>
 800bc6a:	fa01 f303 	lsl.w	r3, r1, r3
 800bc6e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bc70:	2300      	movs	r3, #0
 800bc72:	9310      	str	r3, [sp, #64]	@ 0x40
 800bc74:	18bd      	adds	r5, r7, r2
 800bc76:	9b08      	ldr	r3, [sp, #32]
 800bc78:	42af      	cmp	r7, r5
 800bc7a:	4416      	add	r6, r2
 800bc7c:	441e      	add	r6, r3
 800bc7e:	463b      	mov	r3, r7
 800bc80:	bfa8      	it	ge
 800bc82:	462b      	movge	r3, r5
 800bc84:	42b3      	cmp	r3, r6
 800bc86:	bfa8      	it	ge
 800bc88:	4633      	movge	r3, r6
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	bfc2      	ittt	gt
 800bc8e:	1aed      	subgt	r5, r5, r3
 800bc90:	1af6      	subgt	r6, r6, r3
 800bc92:	1aff      	subgt	r7, r7, r3
 800bc94:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	dd16      	ble.n	800bcc8 <_strtod_l+0x738>
 800bc9a:	4641      	mov	r1, r8
 800bc9c:	9805      	ldr	r0, [sp, #20]
 800bc9e:	461a      	mov	r2, r3
 800bca0:	f7ff f9a4 	bl	800afec <__pow5mult>
 800bca4:	4680      	mov	r8, r0
 800bca6:	2800      	cmp	r0, #0
 800bca8:	d0ba      	beq.n	800bc20 <_strtod_l+0x690>
 800bcaa:	4601      	mov	r1, r0
 800bcac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bcae:	9805      	ldr	r0, [sp, #20]
 800bcb0:	f7ff f8fa 	bl	800aea8 <__multiply>
 800bcb4:	900a      	str	r0, [sp, #40]	@ 0x28
 800bcb6:	2800      	cmp	r0, #0
 800bcb8:	f43f ae8d 	beq.w	800b9d6 <_strtod_l+0x446>
 800bcbc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bcbe:	9805      	ldr	r0, [sp, #20]
 800bcc0:	f7fe ffde 	bl	800ac80 <_Bfree>
 800bcc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcc6:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcc8:	2d00      	cmp	r5, #0
 800bcca:	dc1d      	bgt.n	800bd08 <_strtod_l+0x778>
 800bccc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	dd23      	ble.n	800bd1a <_strtod_l+0x78a>
 800bcd2:	4649      	mov	r1, r9
 800bcd4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bcd6:	9805      	ldr	r0, [sp, #20]
 800bcd8:	f7ff f988 	bl	800afec <__pow5mult>
 800bcdc:	4681      	mov	r9, r0
 800bcde:	b9e0      	cbnz	r0, 800bd1a <_strtod_l+0x78a>
 800bce0:	f04f 0900 	mov.w	r9, #0
 800bce4:	e677      	b.n	800b9d6 <_strtod_l+0x446>
 800bce6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800bcea:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bcee:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bcf2:	35e2      	adds	r5, #226	@ 0xe2
 800bcf4:	fa01 f305 	lsl.w	r3, r1, r5
 800bcf8:	9310      	str	r3, [sp, #64]	@ 0x40
 800bcfa:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bcfc:	e7ba      	b.n	800bc74 <_strtod_l+0x6e4>
 800bcfe:	2300      	movs	r3, #0
 800bd00:	9310      	str	r3, [sp, #64]	@ 0x40
 800bd02:	2301      	movs	r3, #1
 800bd04:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bd06:	e7b5      	b.n	800bc74 <_strtod_l+0x6e4>
 800bd08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd0a:	9805      	ldr	r0, [sp, #20]
 800bd0c:	462a      	mov	r2, r5
 800bd0e:	f7ff f9c7 	bl	800b0a0 <__lshift>
 800bd12:	901a      	str	r0, [sp, #104]	@ 0x68
 800bd14:	2800      	cmp	r0, #0
 800bd16:	d1d9      	bne.n	800bccc <_strtod_l+0x73c>
 800bd18:	e65d      	b.n	800b9d6 <_strtod_l+0x446>
 800bd1a:	2e00      	cmp	r6, #0
 800bd1c:	dd07      	ble.n	800bd2e <_strtod_l+0x79e>
 800bd1e:	4649      	mov	r1, r9
 800bd20:	9805      	ldr	r0, [sp, #20]
 800bd22:	4632      	mov	r2, r6
 800bd24:	f7ff f9bc 	bl	800b0a0 <__lshift>
 800bd28:	4681      	mov	r9, r0
 800bd2a:	2800      	cmp	r0, #0
 800bd2c:	d0d8      	beq.n	800bce0 <_strtod_l+0x750>
 800bd2e:	2f00      	cmp	r7, #0
 800bd30:	dd08      	ble.n	800bd44 <_strtod_l+0x7b4>
 800bd32:	4641      	mov	r1, r8
 800bd34:	9805      	ldr	r0, [sp, #20]
 800bd36:	463a      	mov	r2, r7
 800bd38:	f7ff f9b2 	bl	800b0a0 <__lshift>
 800bd3c:	4680      	mov	r8, r0
 800bd3e:	2800      	cmp	r0, #0
 800bd40:	f43f ae49 	beq.w	800b9d6 <_strtod_l+0x446>
 800bd44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd46:	9805      	ldr	r0, [sp, #20]
 800bd48:	464a      	mov	r2, r9
 800bd4a:	f7ff fa31 	bl	800b1b0 <__mdiff>
 800bd4e:	4604      	mov	r4, r0
 800bd50:	2800      	cmp	r0, #0
 800bd52:	f43f ae40 	beq.w	800b9d6 <_strtod_l+0x446>
 800bd56:	68c3      	ldr	r3, [r0, #12]
 800bd58:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	60c3      	str	r3, [r0, #12]
 800bd5e:	4641      	mov	r1, r8
 800bd60:	f7ff fa0a 	bl	800b178 <__mcmp>
 800bd64:	2800      	cmp	r0, #0
 800bd66:	da45      	bge.n	800bdf4 <_strtod_l+0x864>
 800bd68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd6a:	ea53 030a 	orrs.w	r3, r3, sl
 800bd6e:	d16b      	bne.n	800be48 <_strtod_l+0x8b8>
 800bd70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d167      	bne.n	800be48 <_strtod_l+0x8b8>
 800bd78:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bd7c:	0d1b      	lsrs	r3, r3, #20
 800bd7e:	051b      	lsls	r3, r3, #20
 800bd80:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bd84:	d960      	bls.n	800be48 <_strtod_l+0x8b8>
 800bd86:	6963      	ldr	r3, [r4, #20]
 800bd88:	b913      	cbnz	r3, 800bd90 <_strtod_l+0x800>
 800bd8a:	6923      	ldr	r3, [r4, #16]
 800bd8c:	2b01      	cmp	r3, #1
 800bd8e:	dd5b      	ble.n	800be48 <_strtod_l+0x8b8>
 800bd90:	4621      	mov	r1, r4
 800bd92:	2201      	movs	r2, #1
 800bd94:	9805      	ldr	r0, [sp, #20]
 800bd96:	f7ff f983 	bl	800b0a0 <__lshift>
 800bd9a:	4641      	mov	r1, r8
 800bd9c:	4604      	mov	r4, r0
 800bd9e:	f7ff f9eb 	bl	800b178 <__mcmp>
 800bda2:	2800      	cmp	r0, #0
 800bda4:	dd50      	ble.n	800be48 <_strtod_l+0x8b8>
 800bda6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bdaa:	9a08      	ldr	r2, [sp, #32]
 800bdac:	0d1b      	lsrs	r3, r3, #20
 800bdae:	051b      	lsls	r3, r3, #20
 800bdb0:	2a00      	cmp	r2, #0
 800bdb2:	d06a      	beq.n	800be8a <_strtod_l+0x8fa>
 800bdb4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bdb8:	d867      	bhi.n	800be8a <_strtod_l+0x8fa>
 800bdba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bdbe:	f67f ae9d 	bls.w	800bafc <_strtod_l+0x56c>
 800bdc2:	4b0a      	ldr	r3, [pc, #40]	@ (800bdec <_strtod_l+0x85c>)
 800bdc4:	4650      	mov	r0, sl
 800bdc6:	4659      	mov	r1, fp
 800bdc8:	2200      	movs	r2, #0
 800bdca:	f7f4 fc15 	bl	80005f8 <__aeabi_dmul>
 800bdce:	4b08      	ldr	r3, [pc, #32]	@ (800bdf0 <_strtod_l+0x860>)
 800bdd0:	400b      	ands	r3, r1
 800bdd2:	4682      	mov	sl, r0
 800bdd4:	468b      	mov	fp, r1
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	f47f ae08 	bne.w	800b9ec <_strtod_l+0x45c>
 800bddc:	9a05      	ldr	r2, [sp, #20]
 800bdde:	2322      	movs	r3, #34	@ 0x22
 800bde0:	6013      	str	r3, [r2, #0]
 800bde2:	e603      	b.n	800b9ec <_strtod_l+0x45c>
 800bde4:	0800d870 	.word	0x0800d870
 800bde8:	fffffc02 	.word	0xfffffc02
 800bdec:	39500000 	.word	0x39500000
 800bdf0:	7ff00000 	.word	0x7ff00000
 800bdf4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800bdf8:	d165      	bne.n	800bec6 <_strtod_l+0x936>
 800bdfa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bdfc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800be00:	b35a      	cbz	r2, 800be5a <_strtod_l+0x8ca>
 800be02:	4a9f      	ldr	r2, [pc, #636]	@ (800c080 <_strtod_l+0xaf0>)
 800be04:	4293      	cmp	r3, r2
 800be06:	d12b      	bne.n	800be60 <_strtod_l+0x8d0>
 800be08:	9b08      	ldr	r3, [sp, #32]
 800be0a:	4651      	mov	r1, sl
 800be0c:	b303      	cbz	r3, 800be50 <_strtod_l+0x8c0>
 800be0e:	4b9d      	ldr	r3, [pc, #628]	@ (800c084 <_strtod_l+0xaf4>)
 800be10:	465a      	mov	r2, fp
 800be12:	4013      	ands	r3, r2
 800be14:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800be18:	f04f 32ff 	mov.w	r2, #4294967295
 800be1c:	d81b      	bhi.n	800be56 <_strtod_l+0x8c6>
 800be1e:	0d1b      	lsrs	r3, r3, #20
 800be20:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800be24:	fa02 f303 	lsl.w	r3, r2, r3
 800be28:	4299      	cmp	r1, r3
 800be2a:	d119      	bne.n	800be60 <_strtod_l+0x8d0>
 800be2c:	4b96      	ldr	r3, [pc, #600]	@ (800c088 <_strtod_l+0xaf8>)
 800be2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be30:	429a      	cmp	r2, r3
 800be32:	d102      	bne.n	800be3a <_strtod_l+0x8aa>
 800be34:	3101      	adds	r1, #1
 800be36:	f43f adce 	beq.w	800b9d6 <_strtod_l+0x446>
 800be3a:	4b92      	ldr	r3, [pc, #584]	@ (800c084 <_strtod_l+0xaf4>)
 800be3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be3e:	401a      	ands	r2, r3
 800be40:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800be44:	f04f 0a00 	mov.w	sl, #0
 800be48:	9b08      	ldr	r3, [sp, #32]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d1b9      	bne.n	800bdc2 <_strtod_l+0x832>
 800be4e:	e5cd      	b.n	800b9ec <_strtod_l+0x45c>
 800be50:	f04f 33ff 	mov.w	r3, #4294967295
 800be54:	e7e8      	b.n	800be28 <_strtod_l+0x898>
 800be56:	4613      	mov	r3, r2
 800be58:	e7e6      	b.n	800be28 <_strtod_l+0x898>
 800be5a:	ea53 030a 	orrs.w	r3, r3, sl
 800be5e:	d0a2      	beq.n	800bda6 <_strtod_l+0x816>
 800be60:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800be62:	b1db      	cbz	r3, 800be9c <_strtod_l+0x90c>
 800be64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be66:	4213      	tst	r3, r2
 800be68:	d0ee      	beq.n	800be48 <_strtod_l+0x8b8>
 800be6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be6c:	9a08      	ldr	r2, [sp, #32]
 800be6e:	4650      	mov	r0, sl
 800be70:	4659      	mov	r1, fp
 800be72:	b1bb      	cbz	r3, 800bea4 <_strtod_l+0x914>
 800be74:	f7ff fb6e 	bl	800b554 <sulp>
 800be78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be7c:	ec53 2b10 	vmov	r2, r3, d0
 800be80:	f7f4 fa04 	bl	800028c <__adddf3>
 800be84:	4682      	mov	sl, r0
 800be86:	468b      	mov	fp, r1
 800be88:	e7de      	b.n	800be48 <_strtod_l+0x8b8>
 800be8a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800be8e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800be92:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800be96:	f04f 3aff 	mov.w	sl, #4294967295
 800be9a:	e7d5      	b.n	800be48 <_strtod_l+0x8b8>
 800be9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800be9e:	ea13 0f0a 	tst.w	r3, sl
 800bea2:	e7e1      	b.n	800be68 <_strtod_l+0x8d8>
 800bea4:	f7ff fb56 	bl	800b554 <sulp>
 800bea8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800beac:	ec53 2b10 	vmov	r2, r3, d0
 800beb0:	f7f4 f9ea 	bl	8000288 <__aeabi_dsub>
 800beb4:	2200      	movs	r2, #0
 800beb6:	2300      	movs	r3, #0
 800beb8:	4682      	mov	sl, r0
 800beba:	468b      	mov	fp, r1
 800bebc:	f7f4 fe04 	bl	8000ac8 <__aeabi_dcmpeq>
 800bec0:	2800      	cmp	r0, #0
 800bec2:	d0c1      	beq.n	800be48 <_strtod_l+0x8b8>
 800bec4:	e61a      	b.n	800bafc <_strtod_l+0x56c>
 800bec6:	4641      	mov	r1, r8
 800bec8:	4620      	mov	r0, r4
 800beca:	f7ff facd 	bl	800b468 <__ratio>
 800bece:	ec57 6b10 	vmov	r6, r7, d0
 800bed2:	2200      	movs	r2, #0
 800bed4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bed8:	4630      	mov	r0, r6
 800beda:	4639      	mov	r1, r7
 800bedc:	f7f4 fe08 	bl	8000af0 <__aeabi_dcmple>
 800bee0:	2800      	cmp	r0, #0
 800bee2:	d06f      	beq.n	800bfc4 <_strtod_l+0xa34>
 800bee4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d17a      	bne.n	800bfe0 <_strtod_l+0xa50>
 800beea:	f1ba 0f00 	cmp.w	sl, #0
 800beee:	d158      	bne.n	800bfa2 <_strtod_l+0xa12>
 800bef0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bef2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d15a      	bne.n	800bfb0 <_strtod_l+0xa20>
 800befa:	4b64      	ldr	r3, [pc, #400]	@ (800c08c <_strtod_l+0xafc>)
 800befc:	2200      	movs	r2, #0
 800befe:	4630      	mov	r0, r6
 800bf00:	4639      	mov	r1, r7
 800bf02:	f7f4 fdeb 	bl	8000adc <__aeabi_dcmplt>
 800bf06:	2800      	cmp	r0, #0
 800bf08:	d159      	bne.n	800bfbe <_strtod_l+0xa2e>
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	4639      	mov	r1, r7
 800bf0e:	4b60      	ldr	r3, [pc, #384]	@ (800c090 <_strtod_l+0xb00>)
 800bf10:	2200      	movs	r2, #0
 800bf12:	f7f4 fb71 	bl	80005f8 <__aeabi_dmul>
 800bf16:	4606      	mov	r6, r0
 800bf18:	460f      	mov	r7, r1
 800bf1a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bf1e:	9606      	str	r6, [sp, #24]
 800bf20:	9307      	str	r3, [sp, #28]
 800bf22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf26:	4d57      	ldr	r5, [pc, #348]	@ (800c084 <_strtod_l+0xaf4>)
 800bf28:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bf2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf2e:	401d      	ands	r5, r3
 800bf30:	4b58      	ldr	r3, [pc, #352]	@ (800c094 <_strtod_l+0xb04>)
 800bf32:	429d      	cmp	r5, r3
 800bf34:	f040 80b2 	bne.w	800c09c <_strtod_l+0xb0c>
 800bf38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf3a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bf3e:	ec4b ab10 	vmov	d0, sl, fp
 800bf42:	f7ff f9c9 	bl	800b2d8 <__ulp>
 800bf46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf4a:	ec51 0b10 	vmov	r0, r1, d0
 800bf4e:	f7f4 fb53 	bl	80005f8 <__aeabi_dmul>
 800bf52:	4652      	mov	r2, sl
 800bf54:	465b      	mov	r3, fp
 800bf56:	f7f4 f999 	bl	800028c <__adddf3>
 800bf5a:	460b      	mov	r3, r1
 800bf5c:	4949      	ldr	r1, [pc, #292]	@ (800c084 <_strtod_l+0xaf4>)
 800bf5e:	4a4e      	ldr	r2, [pc, #312]	@ (800c098 <_strtod_l+0xb08>)
 800bf60:	4019      	ands	r1, r3
 800bf62:	4291      	cmp	r1, r2
 800bf64:	4682      	mov	sl, r0
 800bf66:	d942      	bls.n	800bfee <_strtod_l+0xa5e>
 800bf68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bf6a:	4b47      	ldr	r3, [pc, #284]	@ (800c088 <_strtod_l+0xaf8>)
 800bf6c:	429a      	cmp	r2, r3
 800bf6e:	d103      	bne.n	800bf78 <_strtod_l+0x9e8>
 800bf70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf72:	3301      	adds	r3, #1
 800bf74:	f43f ad2f 	beq.w	800b9d6 <_strtod_l+0x446>
 800bf78:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c088 <_strtod_l+0xaf8>
 800bf7c:	f04f 3aff 	mov.w	sl, #4294967295
 800bf80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bf82:	9805      	ldr	r0, [sp, #20]
 800bf84:	f7fe fe7c 	bl	800ac80 <_Bfree>
 800bf88:	9805      	ldr	r0, [sp, #20]
 800bf8a:	4649      	mov	r1, r9
 800bf8c:	f7fe fe78 	bl	800ac80 <_Bfree>
 800bf90:	9805      	ldr	r0, [sp, #20]
 800bf92:	4641      	mov	r1, r8
 800bf94:	f7fe fe74 	bl	800ac80 <_Bfree>
 800bf98:	9805      	ldr	r0, [sp, #20]
 800bf9a:	4621      	mov	r1, r4
 800bf9c:	f7fe fe70 	bl	800ac80 <_Bfree>
 800bfa0:	e619      	b.n	800bbd6 <_strtod_l+0x646>
 800bfa2:	f1ba 0f01 	cmp.w	sl, #1
 800bfa6:	d103      	bne.n	800bfb0 <_strtod_l+0xa20>
 800bfa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	f43f ada6 	beq.w	800bafc <_strtod_l+0x56c>
 800bfb0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c060 <_strtod_l+0xad0>
 800bfb4:	4f35      	ldr	r7, [pc, #212]	@ (800c08c <_strtod_l+0xafc>)
 800bfb6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bfba:	2600      	movs	r6, #0
 800bfbc:	e7b1      	b.n	800bf22 <_strtod_l+0x992>
 800bfbe:	4f34      	ldr	r7, [pc, #208]	@ (800c090 <_strtod_l+0xb00>)
 800bfc0:	2600      	movs	r6, #0
 800bfc2:	e7aa      	b.n	800bf1a <_strtod_l+0x98a>
 800bfc4:	4b32      	ldr	r3, [pc, #200]	@ (800c090 <_strtod_l+0xb00>)
 800bfc6:	4630      	mov	r0, r6
 800bfc8:	4639      	mov	r1, r7
 800bfca:	2200      	movs	r2, #0
 800bfcc:	f7f4 fb14 	bl	80005f8 <__aeabi_dmul>
 800bfd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bfd2:	4606      	mov	r6, r0
 800bfd4:	460f      	mov	r7, r1
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d09f      	beq.n	800bf1a <_strtod_l+0x98a>
 800bfda:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bfde:	e7a0      	b.n	800bf22 <_strtod_l+0x992>
 800bfe0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c068 <_strtod_l+0xad8>
 800bfe4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bfe8:	ec57 6b17 	vmov	r6, r7, d7
 800bfec:	e799      	b.n	800bf22 <_strtod_l+0x992>
 800bfee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800bff2:	9b08      	ldr	r3, [sp, #32]
 800bff4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d1c1      	bne.n	800bf80 <_strtod_l+0x9f0>
 800bffc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c000:	0d1b      	lsrs	r3, r3, #20
 800c002:	051b      	lsls	r3, r3, #20
 800c004:	429d      	cmp	r5, r3
 800c006:	d1bb      	bne.n	800bf80 <_strtod_l+0x9f0>
 800c008:	4630      	mov	r0, r6
 800c00a:	4639      	mov	r1, r7
 800c00c:	f7f4 fe54 	bl	8000cb8 <__aeabi_d2lz>
 800c010:	f7f4 fac4 	bl	800059c <__aeabi_l2d>
 800c014:	4602      	mov	r2, r0
 800c016:	460b      	mov	r3, r1
 800c018:	4630      	mov	r0, r6
 800c01a:	4639      	mov	r1, r7
 800c01c:	f7f4 f934 	bl	8000288 <__aeabi_dsub>
 800c020:	460b      	mov	r3, r1
 800c022:	4602      	mov	r2, r0
 800c024:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c028:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c02c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c02e:	ea46 060a 	orr.w	r6, r6, sl
 800c032:	431e      	orrs	r6, r3
 800c034:	d06f      	beq.n	800c116 <_strtod_l+0xb86>
 800c036:	a30e      	add	r3, pc, #56	@ (adr r3, 800c070 <_strtod_l+0xae0>)
 800c038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c03c:	f7f4 fd4e 	bl	8000adc <__aeabi_dcmplt>
 800c040:	2800      	cmp	r0, #0
 800c042:	f47f acd3 	bne.w	800b9ec <_strtod_l+0x45c>
 800c046:	a30c      	add	r3, pc, #48	@ (adr r3, 800c078 <_strtod_l+0xae8>)
 800c048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c050:	f7f4 fd62 	bl	8000b18 <__aeabi_dcmpgt>
 800c054:	2800      	cmp	r0, #0
 800c056:	d093      	beq.n	800bf80 <_strtod_l+0x9f0>
 800c058:	e4c8      	b.n	800b9ec <_strtod_l+0x45c>
 800c05a:	bf00      	nop
 800c05c:	f3af 8000 	nop.w
 800c060:	00000000 	.word	0x00000000
 800c064:	bff00000 	.word	0xbff00000
 800c068:	00000000 	.word	0x00000000
 800c06c:	3ff00000 	.word	0x3ff00000
 800c070:	94a03595 	.word	0x94a03595
 800c074:	3fdfffff 	.word	0x3fdfffff
 800c078:	35afe535 	.word	0x35afe535
 800c07c:	3fe00000 	.word	0x3fe00000
 800c080:	000fffff 	.word	0x000fffff
 800c084:	7ff00000 	.word	0x7ff00000
 800c088:	7fefffff 	.word	0x7fefffff
 800c08c:	3ff00000 	.word	0x3ff00000
 800c090:	3fe00000 	.word	0x3fe00000
 800c094:	7fe00000 	.word	0x7fe00000
 800c098:	7c9fffff 	.word	0x7c9fffff
 800c09c:	9b08      	ldr	r3, [sp, #32]
 800c09e:	b323      	cbz	r3, 800c0ea <_strtod_l+0xb5a>
 800c0a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c0a4:	d821      	bhi.n	800c0ea <_strtod_l+0xb5a>
 800c0a6:	a328      	add	r3, pc, #160	@ (adr r3, 800c148 <_strtod_l+0xbb8>)
 800c0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ac:	4630      	mov	r0, r6
 800c0ae:	4639      	mov	r1, r7
 800c0b0:	f7f4 fd1e 	bl	8000af0 <__aeabi_dcmple>
 800c0b4:	b1a0      	cbz	r0, 800c0e0 <_strtod_l+0xb50>
 800c0b6:	4639      	mov	r1, r7
 800c0b8:	4630      	mov	r0, r6
 800c0ba:	f7f4 fd75 	bl	8000ba8 <__aeabi_d2uiz>
 800c0be:	2801      	cmp	r0, #1
 800c0c0:	bf38      	it	cc
 800c0c2:	2001      	movcc	r0, #1
 800c0c4:	f7f4 fa1e 	bl	8000504 <__aeabi_ui2d>
 800c0c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0ca:	4606      	mov	r6, r0
 800c0cc:	460f      	mov	r7, r1
 800c0ce:	b9fb      	cbnz	r3, 800c110 <_strtod_l+0xb80>
 800c0d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c0d4:	9014      	str	r0, [sp, #80]	@ 0x50
 800c0d6:	9315      	str	r3, [sp, #84]	@ 0x54
 800c0d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c0dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c0e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c0e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c0e6:	1b5b      	subs	r3, r3, r5
 800c0e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c0ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c0ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c0f2:	f7ff f8f1 	bl	800b2d8 <__ulp>
 800c0f6:	4650      	mov	r0, sl
 800c0f8:	ec53 2b10 	vmov	r2, r3, d0
 800c0fc:	4659      	mov	r1, fp
 800c0fe:	f7f4 fa7b 	bl	80005f8 <__aeabi_dmul>
 800c102:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c106:	f7f4 f8c1 	bl	800028c <__adddf3>
 800c10a:	4682      	mov	sl, r0
 800c10c:	468b      	mov	fp, r1
 800c10e:	e770      	b.n	800bff2 <_strtod_l+0xa62>
 800c110:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c114:	e7e0      	b.n	800c0d8 <_strtod_l+0xb48>
 800c116:	a30e      	add	r3, pc, #56	@ (adr r3, 800c150 <_strtod_l+0xbc0>)
 800c118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11c:	f7f4 fcde 	bl	8000adc <__aeabi_dcmplt>
 800c120:	e798      	b.n	800c054 <_strtod_l+0xac4>
 800c122:	2300      	movs	r3, #0
 800c124:	930e      	str	r3, [sp, #56]	@ 0x38
 800c126:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c128:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c12a:	6013      	str	r3, [r2, #0]
 800c12c:	f7ff ba6d 	b.w	800b60a <_strtod_l+0x7a>
 800c130:	2a65      	cmp	r2, #101	@ 0x65
 800c132:	f43f ab68 	beq.w	800b806 <_strtod_l+0x276>
 800c136:	2a45      	cmp	r2, #69	@ 0x45
 800c138:	f43f ab65 	beq.w	800b806 <_strtod_l+0x276>
 800c13c:	2301      	movs	r3, #1
 800c13e:	f7ff bba0 	b.w	800b882 <_strtod_l+0x2f2>
 800c142:	bf00      	nop
 800c144:	f3af 8000 	nop.w
 800c148:	ffc00000 	.word	0xffc00000
 800c14c:	41dfffff 	.word	0x41dfffff
 800c150:	94a03595 	.word	0x94a03595
 800c154:	3fcfffff 	.word	0x3fcfffff

0800c158 <_strtod_r>:
 800c158:	4b01      	ldr	r3, [pc, #4]	@ (800c160 <_strtod_r+0x8>)
 800c15a:	f7ff ba19 	b.w	800b590 <_strtod_l>
 800c15e:	bf00      	nop
 800c160:	200000a0 	.word	0x200000a0

0800c164 <_strtol_l.isra.0>:
 800c164:	2b24      	cmp	r3, #36	@ 0x24
 800c166:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c16a:	4686      	mov	lr, r0
 800c16c:	4690      	mov	r8, r2
 800c16e:	d801      	bhi.n	800c174 <_strtol_l.isra.0+0x10>
 800c170:	2b01      	cmp	r3, #1
 800c172:	d106      	bne.n	800c182 <_strtol_l.isra.0+0x1e>
 800c174:	f7fd fda2 	bl	8009cbc <__errno>
 800c178:	2316      	movs	r3, #22
 800c17a:	6003      	str	r3, [r0, #0]
 800c17c:	2000      	movs	r0, #0
 800c17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c182:	4834      	ldr	r0, [pc, #208]	@ (800c254 <_strtol_l.isra.0+0xf0>)
 800c184:	460d      	mov	r5, r1
 800c186:	462a      	mov	r2, r5
 800c188:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c18c:	5d06      	ldrb	r6, [r0, r4]
 800c18e:	f016 0608 	ands.w	r6, r6, #8
 800c192:	d1f8      	bne.n	800c186 <_strtol_l.isra.0+0x22>
 800c194:	2c2d      	cmp	r4, #45	@ 0x2d
 800c196:	d110      	bne.n	800c1ba <_strtol_l.isra.0+0x56>
 800c198:	782c      	ldrb	r4, [r5, #0]
 800c19a:	2601      	movs	r6, #1
 800c19c:	1c95      	adds	r5, r2, #2
 800c19e:	f033 0210 	bics.w	r2, r3, #16
 800c1a2:	d115      	bne.n	800c1d0 <_strtol_l.isra.0+0x6c>
 800c1a4:	2c30      	cmp	r4, #48	@ 0x30
 800c1a6:	d10d      	bne.n	800c1c4 <_strtol_l.isra.0+0x60>
 800c1a8:	782a      	ldrb	r2, [r5, #0]
 800c1aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c1ae:	2a58      	cmp	r2, #88	@ 0x58
 800c1b0:	d108      	bne.n	800c1c4 <_strtol_l.isra.0+0x60>
 800c1b2:	786c      	ldrb	r4, [r5, #1]
 800c1b4:	3502      	adds	r5, #2
 800c1b6:	2310      	movs	r3, #16
 800c1b8:	e00a      	b.n	800c1d0 <_strtol_l.isra.0+0x6c>
 800c1ba:	2c2b      	cmp	r4, #43	@ 0x2b
 800c1bc:	bf04      	itt	eq
 800c1be:	782c      	ldrbeq	r4, [r5, #0]
 800c1c0:	1c95      	addeq	r5, r2, #2
 800c1c2:	e7ec      	b.n	800c19e <_strtol_l.isra.0+0x3a>
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d1f6      	bne.n	800c1b6 <_strtol_l.isra.0+0x52>
 800c1c8:	2c30      	cmp	r4, #48	@ 0x30
 800c1ca:	bf14      	ite	ne
 800c1cc:	230a      	movne	r3, #10
 800c1ce:	2308      	moveq	r3, #8
 800c1d0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c1d4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c1d8:	2200      	movs	r2, #0
 800c1da:	fbbc f9f3 	udiv	r9, ip, r3
 800c1de:	4610      	mov	r0, r2
 800c1e0:	fb03 ca19 	mls	sl, r3, r9, ip
 800c1e4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c1e8:	2f09      	cmp	r7, #9
 800c1ea:	d80f      	bhi.n	800c20c <_strtol_l.isra.0+0xa8>
 800c1ec:	463c      	mov	r4, r7
 800c1ee:	42a3      	cmp	r3, r4
 800c1f0:	dd1b      	ble.n	800c22a <_strtol_l.isra.0+0xc6>
 800c1f2:	1c57      	adds	r7, r2, #1
 800c1f4:	d007      	beq.n	800c206 <_strtol_l.isra.0+0xa2>
 800c1f6:	4581      	cmp	r9, r0
 800c1f8:	d314      	bcc.n	800c224 <_strtol_l.isra.0+0xc0>
 800c1fa:	d101      	bne.n	800c200 <_strtol_l.isra.0+0x9c>
 800c1fc:	45a2      	cmp	sl, r4
 800c1fe:	db11      	blt.n	800c224 <_strtol_l.isra.0+0xc0>
 800c200:	fb00 4003 	mla	r0, r0, r3, r4
 800c204:	2201      	movs	r2, #1
 800c206:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c20a:	e7eb      	b.n	800c1e4 <_strtol_l.isra.0+0x80>
 800c20c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c210:	2f19      	cmp	r7, #25
 800c212:	d801      	bhi.n	800c218 <_strtol_l.isra.0+0xb4>
 800c214:	3c37      	subs	r4, #55	@ 0x37
 800c216:	e7ea      	b.n	800c1ee <_strtol_l.isra.0+0x8a>
 800c218:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c21c:	2f19      	cmp	r7, #25
 800c21e:	d804      	bhi.n	800c22a <_strtol_l.isra.0+0xc6>
 800c220:	3c57      	subs	r4, #87	@ 0x57
 800c222:	e7e4      	b.n	800c1ee <_strtol_l.isra.0+0x8a>
 800c224:	f04f 32ff 	mov.w	r2, #4294967295
 800c228:	e7ed      	b.n	800c206 <_strtol_l.isra.0+0xa2>
 800c22a:	1c53      	adds	r3, r2, #1
 800c22c:	d108      	bne.n	800c240 <_strtol_l.isra.0+0xdc>
 800c22e:	2322      	movs	r3, #34	@ 0x22
 800c230:	f8ce 3000 	str.w	r3, [lr]
 800c234:	4660      	mov	r0, ip
 800c236:	f1b8 0f00 	cmp.w	r8, #0
 800c23a:	d0a0      	beq.n	800c17e <_strtol_l.isra.0+0x1a>
 800c23c:	1e69      	subs	r1, r5, #1
 800c23e:	e006      	b.n	800c24e <_strtol_l.isra.0+0xea>
 800c240:	b106      	cbz	r6, 800c244 <_strtol_l.isra.0+0xe0>
 800c242:	4240      	negs	r0, r0
 800c244:	f1b8 0f00 	cmp.w	r8, #0
 800c248:	d099      	beq.n	800c17e <_strtol_l.isra.0+0x1a>
 800c24a:	2a00      	cmp	r2, #0
 800c24c:	d1f6      	bne.n	800c23c <_strtol_l.isra.0+0xd8>
 800c24e:	f8c8 1000 	str.w	r1, [r8]
 800c252:	e794      	b.n	800c17e <_strtol_l.isra.0+0x1a>
 800c254:	0800d899 	.word	0x0800d899

0800c258 <_strtol_r>:
 800c258:	f7ff bf84 	b.w	800c164 <_strtol_l.isra.0>

0800c25c <__ssputs_r>:
 800c25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c260:	688e      	ldr	r6, [r1, #8]
 800c262:	461f      	mov	r7, r3
 800c264:	42be      	cmp	r6, r7
 800c266:	680b      	ldr	r3, [r1, #0]
 800c268:	4682      	mov	sl, r0
 800c26a:	460c      	mov	r4, r1
 800c26c:	4690      	mov	r8, r2
 800c26e:	d82d      	bhi.n	800c2cc <__ssputs_r+0x70>
 800c270:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c274:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c278:	d026      	beq.n	800c2c8 <__ssputs_r+0x6c>
 800c27a:	6965      	ldr	r5, [r4, #20]
 800c27c:	6909      	ldr	r1, [r1, #16]
 800c27e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c282:	eba3 0901 	sub.w	r9, r3, r1
 800c286:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c28a:	1c7b      	adds	r3, r7, #1
 800c28c:	444b      	add	r3, r9
 800c28e:	106d      	asrs	r5, r5, #1
 800c290:	429d      	cmp	r5, r3
 800c292:	bf38      	it	cc
 800c294:	461d      	movcc	r5, r3
 800c296:	0553      	lsls	r3, r2, #21
 800c298:	d527      	bpl.n	800c2ea <__ssputs_r+0x8e>
 800c29a:	4629      	mov	r1, r5
 800c29c:	f7fe fc24 	bl	800aae8 <_malloc_r>
 800c2a0:	4606      	mov	r6, r0
 800c2a2:	b360      	cbz	r0, 800c2fe <__ssputs_r+0xa2>
 800c2a4:	6921      	ldr	r1, [r4, #16]
 800c2a6:	464a      	mov	r2, r9
 800c2a8:	f7fd fd3d 	bl	8009d26 <memcpy>
 800c2ac:	89a3      	ldrh	r3, [r4, #12]
 800c2ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c2b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2b6:	81a3      	strh	r3, [r4, #12]
 800c2b8:	6126      	str	r6, [r4, #16]
 800c2ba:	6165      	str	r5, [r4, #20]
 800c2bc:	444e      	add	r6, r9
 800c2be:	eba5 0509 	sub.w	r5, r5, r9
 800c2c2:	6026      	str	r6, [r4, #0]
 800c2c4:	60a5      	str	r5, [r4, #8]
 800c2c6:	463e      	mov	r6, r7
 800c2c8:	42be      	cmp	r6, r7
 800c2ca:	d900      	bls.n	800c2ce <__ssputs_r+0x72>
 800c2cc:	463e      	mov	r6, r7
 800c2ce:	6820      	ldr	r0, [r4, #0]
 800c2d0:	4632      	mov	r2, r6
 800c2d2:	4641      	mov	r1, r8
 800c2d4:	f000 fa28 	bl	800c728 <memmove>
 800c2d8:	68a3      	ldr	r3, [r4, #8]
 800c2da:	1b9b      	subs	r3, r3, r6
 800c2dc:	60a3      	str	r3, [r4, #8]
 800c2de:	6823      	ldr	r3, [r4, #0]
 800c2e0:	4433      	add	r3, r6
 800c2e2:	6023      	str	r3, [r4, #0]
 800c2e4:	2000      	movs	r0, #0
 800c2e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2ea:	462a      	mov	r2, r5
 800c2ec:	f000 fded 	bl	800ceca <_realloc_r>
 800c2f0:	4606      	mov	r6, r0
 800c2f2:	2800      	cmp	r0, #0
 800c2f4:	d1e0      	bne.n	800c2b8 <__ssputs_r+0x5c>
 800c2f6:	6921      	ldr	r1, [r4, #16]
 800c2f8:	4650      	mov	r0, sl
 800c2fa:	f7fe fb81 	bl	800aa00 <_free_r>
 800c2fe:	230c      	movs	r3, #12
 800c300:	f8ca 3000 	str.w	r3, [sl]
 800c304:	89a3      	ldrh	r3, [r4, #12]
 800c306:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c30a:	81a3      	strh	r3, [r4, #12]
 800c30c:	f04f 30ff 	mov.w	r0, #4294967295
 800c310:	e7e9      	b.n	800c2e6 <__ssputs_r+0x8a>
	...

0800c314 <_svfiprintf_r>:
 800c314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c318:	4698      	mov	r8, r3
 800c31a:	898b      	ldrh	r3, [r1, #12]
 800c31c:	061b      	lsls	r3, r3, #24
 800c31e:	b09d      	sub	sp, #116	@ 0x74
 800c320:	4607      	mov	r7, r0
 800c322:	460d      	mov	r5, r1
 800c324:	4614      	mov	r4, r2
 800c326:	d510      	bpl.n	800c34a <_svfiprintf_r+0x36>
 800c328:	690b      	ldr	r3, [r1, #16]
 800c32a:	b973      	cbnz	r3, 800c34a <_svfiprintf_r+0x36>
 800c32c:	2140      	movs	r1, #64	@ 0x40
 800c32e:	f7fe fbdb 	bl	800aae8 <_malloc_r>
 800c332:	6028      	str	r0, [r5, #0]
 800c334:	6128      	str	r0, [r5, #16]
 800c336:	b930      	cbnz	r0, 800c346 <_svfiprintf_r+0x32>
 800c338:	230c      	movs	r3, #12
 800c33a:	603b      	str	r3, [r7, #0]
 800c33c:	f04f 30ff 	mov.w	r0, #4294967295
 800c340:	b01d      	add	sp, #116	@ 0x74
 800c342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c346:	2340      	movs	r3, #64	@ 0x40
 800c348:	616b      	str	r3, [r5, #20]
 800c34a:	2300      	movs	r3, #0
 800c34c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c34e:	2320      	movs	r3, #32
 800c350:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c354:	f8cd 800c 	str.w	r8, [sp, #12]
 800c358:	2330      	movs	r3, #48	@ 0x30
 800c35a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c4f8 <_svfiprintf_r+0x1e4>
 800c35e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c362:	f04f 0901 	mov.w	r9, #1
 800c366:	4623      	mov	r3, r4
 800c368:	469a      	mov	sl, r3
 800c36a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c36e:	b10a      	cbz	r2, 800c374 <_svfiprintf_r+0x60>
 800c370:	2a25      	cmp	r2, #37	@ 0x25
 800c372:	d1f9      	bne.n	800c368 <_svfiprintf_r+0x54>
 800c374:	ebba 0b04 	subs.w	fp, sl, r4
 800c378:	d00b      	beq.n	800c392 <_svfiprintf_r+0x7e>
 800c37a:	465b      	mov	r3, fp
 800c37c:	4622      	mov	r2, r4
 800c37e:	4629      	mov	r1, r5
 800c380:	4638      	mov	r0, r7
 800c382:	f7ff ff6b 	bl	800c25c <__ssputs_r>
 800c386:	3001      	adds	r0, #1
 800c388:	f000 80a7 	beq.w	800c4da <_svfiprintf_r+0x1c6>
 800c38c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c38e:	445a      	add	r2, fp
 800c390:	9209      	str	r2, [sp, #36]	@ 0x24
 800c392:	f89a 3000 	ldrb.w	r3, [sl]
 800c396:	2b00      	cmp	r3, #0
 800c398:	f000 809f 	beq.w	800c4da <_svfiprintf_r+0x1c6>
 800c39c:	2300      	movs	r3, #0
 800c39e:	f04f 32ff 	mov.w	r2, #4294967295
 800c3a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3a6:	f10a 0a01 	add.w	sl, sl, #1
 800c3aa:	9304      	str	r3, [sp, #16]
 800c3ac:	9307      	str	r3, [sp, #28]
 800c3ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3b4:	4654      	mov	r4, sl
 800c3b6:	2205      	movs	r2, #5
 800c3b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3bc:	484e      	ldr	r0, [pc, #312]	@ (800c4f8 <_svfiprintf_r+0x1e4>)
 800c3be:	f7f3 ff07 	bl	80001d0 <memchr>
 800c3c2:	9a04      	ldr	r2, [sp, #16]
 800c3c4:	b9d8      	cbnz	r0, 800c3fe <_svfiprintf_r+0xea>
 800c3c6:	06d0      	lsls	r0, r2, #27
 800c3c8:	bf44      	itt	mi
 800c3ca:	2320      	movmi	r3, #32
 800c3cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3d0:	0711      	lsls	r1, r2, #28
 800c3d2:	bf44      	itt	mi
 800c3d4:	232b      	movmi	r3, #43	@ 0x2b
 800c3d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3da:	f89a 3000 	ldrb.w	r3, [sl]
 800c3de:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3e0:	d015      	beq.n	800c40e <_svfiprintf_r+0xfa>
 800c3e2:	9a07      	ldr	r2, [sp, #28]
 800c3e4:	4654      	mov	r4, sl
 800c3e6:	2000      	movs	r0, #0
 800c3e8:	f04f 0c0a 	mov.w	ip, #10
 800c3ec:	4621      	mov	r1, r4
 800c3ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3f2:	3b30      	subs	r3, #48	@ 0x30
 800c3f4:	2b09      	cmp	r3, #9
 800c3f6:	d94b      	bls.n	800c490 <_svfiprintf_r+0x17c>
 800c3f8:	b1b0      	cbz	r0, 800c428 <_svfiprintf_r+0x114>
 800c3fa:	9207      	str	r2, [sp, #28]
 800c3fc:	e014      	b.n	800c428 <_svfiprintf_r+0x114>
 800c3fe:	eba0 0308 	sub.w	r3, r0, r8
 800c402:	fa09 f303 	lsl.w	r3, r9, r3
 800c406:	4313      	orrs	r3, r2
 800c408:	9304      	str	r3, [sp, #16]
 800c40a:	46a2      	mov	sl, r4
 800c40c:	e7d2      	b.n	800c3b4 <_svfiprintf_r+0xa0>
 800c40e:	9b03      	ldr	r3, [sp, #12]
 800c410:	1d19      	adds	r1, r3, #4
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	9103      	str	r1, [sp, #12]
 800c416:	2b00      	cmp	r3, #0
 800c418:	bfbb      	ittet	lt
 800c41a:	425b      	neglt	r3, r3
 800c41c:	f042 0202 	orrlt.w	r2, r2, #2
 800c420:	9307      	strge	r3, [sp, #28]
 800c422:	9307      	strlt	r3, [sp, #28]
 800c424:	bfb8      	it	lt
 800c426:	9204      	strlt	r2, [sp, #16]
 800c428:	7823      	ldrb	r3, [r4, #0]
 800c42a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c42c:	d10a      	bne.n	800c444 <_svfiprintf_r+0x130>
 800c42e:	7863      	ldrb	r3, [r4, #1]
 800c430:	2b2a      	cmp	r3, #42	@ 0x2a
 800c432:	d132      	bne.n	800c49a <_svfiprintf_r+0x186>
 800c434:	9b03      	ldr	r3, [sp, #12]
 800c436:	1d1a      	adds	r2, r3, #4
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	9203      	str	r2, [sp, #12]
 800c43c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c440:	3402      	adds	r4, #2
 800c442:	9305      	str	r3, [sp, #20]
 800c444:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c508 <_svfiprintf_r+0x1f4>
 800c448:	7821      	ldrb	r1, [r4, #0]
 800c44a:	2203      	movs	r2, #3
 800c44c:	4650      	mov	r0, sl
 800c44e:	f7f3 febf 	bl	80001d0 <memchr>
 800c452:	b138      	cbz	r0, 800c464 <_svfiprintf_r+0x150>
 800c454:	9b04      	ldr	r3, [sp, #16]
 800c456:	eba0 000a 	sub.w	r0, r0, sl
 800c45a:	2240      	movs	r2, #64	@ 0x40
 800c45c:	4082      	lsls	r2, r0
 800c45e:	4313      	orrs	r3, r2
 800c460:	3401      	adds	r4, #1
 800c462:	9304      	str	r3, [sp, #16]
 800c464:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c468:	4824      	ldr	r0, [pc, #144]	@ (800c4fc <_svfiprintf_r+0x1e8>)
 800c46a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c46e:	2206      	movs	r2, #6
 800c470:	f7f3 feae 	bl	80001d0 <memchr>
 800c474:	2800      	cmp	r0, #0
 800c476:	d036      	beq.n	800c4e6 <_svfiprintf_r+0x1d2>
 800c478:	4b21      	ldr	r3, [pc, #132]	@ (800c500 <_svfiprintf_r+0x1ec>)
 800c47a:	bb1b      	cbnz	r3, 800c4c4 <_svfiprintf_r+0x1b0>
 800c47c:	9b03      	ldr	r3, [sp, #12]
 800c47e:	3307      	adds	r3, #7
 800c480:	f023 0307 	bic.w	r3, r3, #7
 800c484:	3308      	adds	r3, #8
 800c486:	9303      	str	r3, [sp, #12]
 800c488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c48a:	4433      	add	r3, r6
 800c48c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c48e:	e76a      	b.n	800c366 <_svfiprintf_r+0x52>
 800c490:	fb0c 3202 	mla	r2, ip, r2, r3
 800c494:	460c      	mov	r4, r1
 800c496:	2001      	movs	r0, #1
 800c498:	e7a8      	b.n	800c3ec <_svfiprintf_r+0xd8>
 800c49a:	2300      	movs	r3, #0
 800c49c:	3401      	adds	r4, #1
 800c49e:	9305      	str	r3, [sp, #20]
 800c4a0:	4619      	mov	r1, r3
 800c4a2:	f04f 0c0a 	mov.w	ip, #10
 800c4a6:	4620      	mov	r0, r4
 800c4a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4ac:	3a30      	subs	r2, #48	@ 0x30
 800c4ae:	2a09      	cmp	r2, #9
 800c4b0:	d903      	bls.n	800c4ba <_svfiprintf_r+0x1a6>
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d0c6      	beq.n	800c444 <_svfiprintf_r+0x130>
 800c4b6:	9105      	str	r1, [sp, #20]
 800c4b8:	e7c4      	b.n	800c444 <_svfiprintf_r+0x130>
 800c4ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4be:	4604      	mov	r4, r0
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	e7f0      	b.n	800c4a6 <_svfiprintf_r+0x192>
 800c4c4:	ab03      	add	r3, sp, #12
 800c4c6:	9300      	str	r3, [sp, #0]
 800c4c8:	462a      	mov	r2, r5
 800c4ca:	4b0e      	ldr	r3, [pc, #56]	@ (800c504 <_svfiprintf_r+0x1f0>)
 800c4cc:	a904      	add	r1, sp, #16
 800c4ce:	4638      	mov	r0, r7
 800c4d0:	f7fc fafa 	bl	8008ac8 <_printf_float>
 800c4d4:	1c42      	adds	r2, r0, #1
 800c4d6:	4606      	mov	r6, r0
 800c4d8:	d1d6      	bne.n	800c488 <_svfiprintf_r+0x174>
 800c4da:	89ab      	ldrh	r3, [r5, #12]
 800c4dc:	065b      	lsls	r3, r3, #25
 800c4de:	f53f af2d 	bmi.w	800c33c <_svfiprintf_r+0x28>
 800c4e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4e4:	e72c      	b.n	800c340 <_svfiprintf_r+0x2c>
 800c4e6:	ab03      	add	r3, sp, #12
 800c4e8:	9300      	str	r3, [sp, #0]
 800c4ea:	462a      	mov	r2, r5
 800c4ec:	4b05      	ldr	r3, [pc, #20]	@ (800c504 <_svfiprintf_r+0x1f0>)
 800c4ee:	a904      	add	r1, sp, #16
 800c4f0:	4638      	mov	r0, r7
 800c4f2:	f7fc fd81 	bl	8008ff8 <_printf_i>
 800c4f6:	e7ed      	b.n	800c4d4 <_svfiprintf_r+0x1c0>
 800c4f8:	0800d695 	.word	0x0800d695
 800c4fc:	0800d69f 	.word	0x0800d69f
 800c500:	08008ac9 	.word	0x08008ac9
 800c504:	0800c25d 	.word	0x0800c25d
 800c508:	0800d69b 	.word	0x0800d69b

0800c50c <__sflush_r>:
 800c50c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c514:	0716      	lsls	r6, r2, #28
 800c516:	4605      	mov	r5, r0
 800c518:	460c      	mov	r4, r1
 800c51a:	d454      	bmi.n	800c5c6 <__sflush_r+0xba>
 800c51c:	684b      	ldr	r3, [r1, #4]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	dc02      	bgt.n	800c528 <__sflush_r+0x1c>
 800c522:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c524:	2b00      	cmp	r3, #0
 800c526:	dd48      	ble.n	800c5ba <__sflush_r+0xae>
 800c528:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c52a:	2e00      	cmp	r6, #0
 800c52c:	d045      	beq.n	800c5ba <__sflush_r+0xae>
 800c52e:	2300      	movs	r3, #0
 800c530:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c534:	682f      	ldr	r7, [r5, #0]
 800c536:	6a21      	ldr	r1, [r4, #32]
 800c538:	602b      	str	r3, [r5, #0]
 800c53a:	d030      	beq.n	800c59e <__sflush_r+0x92>
 800c53c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c53e:	89a3      	ldrh	r3, [r4, #12]
 800c540:	0759      	lsls	r1, r3, #29
 800c542:	d505      	bpl.n	800c550 <__sflush_r+0x44>
 800c544:	6863      	ldr	r3, [r4, #4]
 800c546:	1ad2      	subs	r2, r2, r3
 800c548:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c54a:	b10b      	cbz	r3, 800c550 <__sflush_r+0x44>
 800c54c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c54e:	1ad2      	subs	r2, r2, r3
 800c550:	2300      	movs	r3, #0
 800c552:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c554:	6a21      	ldr	r1, [r4, #32]
 800c556:	4628      	mov	r0, r5
 800c558:	47b0      	blx	r6
 800c55a:	1c43      	adds	r3, r0, #1
 800c55c:	89a3      	ldrh	r3, [r4, #12]
 800c55e:	d106      	bne.n	800c56e <__sflush_r+0x62>
 800c560:	6829      	ldr	r1, [r5, #0]
 800c562:	291d      	cmp	r1, #29
 800c564:	d82b      	bhi.n	800c5be <__sflush_r+0xb2>
 800c566:	4a2a      	ldr	r2, [pc, #168]	@ (800c610 <__sflush_r+0x104>)
 800c568:	40ca      	lsrs	r2, r1
 800c56a:	07d6      	lsls	r6, r2, #31
 800c56c:	d527      	bpl.n	800c5be <__sflush_r+0xb2>
 800c56e:	2200      	movs	r2, #0
 800c570:	6062      	str	r2, [r4, #4]
 800c572:	04d9      	lsls	r1, r3, #19
 800c574:	6922      	ldr	r2, [r4, #16]
 800c576:	6022      	str	r2, [r4, #0]
 800c578:	d504      	bpl.n	800c584 <__sflush_r+0x78>
 800c57a:	1c42      	adds	r2, r0, #1
 800c57c:	d101      	bne.n	800c582 <__sflush_r+0x76>
 800c57e:	682b      	ldr	r3, [r5, #0]
 800c580:	b903      	cbnz	r3, 800c584 <__sflush_r+0x78>
 800c582:	6560      	str	r0, [r4, #84]	@ 0x54
 800c584:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c586:	602f      	str	r7, [r5, #0]
 800c588:	b1b9      	cbz	r1, 800c5ba <__sflush_r+0xae>
 800c58a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c58e:	4299      	cmp	r1, r3
 800c590:	d002      	beq.n	800c598 <__sflush_r+0x8c>
 800c592:	4628      	mov	r0, r5
 800c594:	f7fe fa34 	bl	800aa00 <_free_r>
 800c598:	2300      	movs	r3, #0
 800c59a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c59c:	e00d      	b.n	800c5ba <__sflush_r+0xae>
 800c59e:	2301      	movs	r3, #1
 800c5a0:	4628      	mov	r0, r5
 800c5a2:	47b0      	blx	r6
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	1c50      	adds	r0, r2, #1
 800c5a8:	d1c9      	bne.n	800c53e <__sflush_r+0x32>
 800c5aa:	682b      	ldr	r3, [r5, #0]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d0c6      	beq.n	800c53e <__sflush_r+0x32>
 800c5b0:	2b1d      	cmp	r3, #29
 800c5b2:	d001      	beq.n	800c5b8 <__sflush_r+0xac>
 800c5b4:	2b16      	cmp	r3, #22
 800c5b6:	d11e      	bne.n	800c5f6 <__sflush_r+0xea>
 800c5b8:	602f      	str	r7, [r5, #0]
 800c5ba:	2000      	movs	r0, #0
 800c5bc:	e022      	b.n	800c604 <__sflush_r+0xf8>
 800c5be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5c2:	b21b      	sxth	r3, r3
 800c5c4:	e01b      	b.n	800c5fe <__sflush_r+0xf2>
 800c5c6:	690f      	ldr	r7, [r1, #16]
 800c5c8:	2f00      	cmp	r7, #0
 800c5ca:	d0f6      	beq.n	800c5ba <__sflush_r+0xae>
 800c5cc:	0793      	lsls	r3, r2, #30
 800c5ce:	680e      	ldr	r6, [r1, #0]
 800c5d0:	bf08      	it	eq
 800c5d2:	694b      	ldreq	r3, [r1, #20]
 800c5d4:	600f      	str	r7, [r1, #0]
 800c5d6:	bf18      	it	ne
 800c5d8:	2300      	movne	r3, #0
 800c5da:	eba6 0807 	sub.w	r8, r6, r7
 800c5de:	608b      	str	r3, [r1, #8]
 800c5e0:	f1b8 0f00 	cmp.w	r8, #0
 800c5e4:	dde9      	ble.n	800c5ba <__sflush_r+0xae>
 800c5e6:	6a21      	ldr	r1, [r4, #32]
 800c5e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c5ea:	4643      	mov	r3, r8
 800c5ec:	463a      	mov	r2, r7
 800c5ee:	4628      	mov	r0, r5
 800c5f0:	47b0      	blx	r6
 800c5f2:	2800      	cmp	r0, #0
 800c5f4:	dc08      	bgt.n	800c608 <__sflush_r+0xfc>
 800c5f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5fe:	81a3      	strh	r3, [r4, #12]
 800c600:	f04f 30ff 	mov.w	r0, #4294967295
 800c604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c608:	4407      	add	r7, r0
 800c60a:	eba8 0800 	sub.w	r8, r8, r0
 800c60e:	e7e7      	b.n	800c5e0 <__sflush_r+0xd4>
 800c610:	20400001 	.word	0x20400001

0800c614 <_fflush_r>:
 800c614:	b538      	push	{r3, r4, r5, lr}
 800c616:	690b      	ldr	r3, [r1, #16]
 800c618:	4605      	mov	r5, r0
 800c61a:	460c      	mov	r4, r1
 800c61c:	b913      	cbnz	r3, 800c624 <_fflush_r+0x10>
 800c61e:	2500      	movs	r5, #0
 800c620:	4628      	mov	r0, r5
 800c622:	bd38      	pop	{r3, r4, r5, pc}
 800c624:	b118      	cbz	r0, 800c62e <_fflush_r+0x1a>
 800c626:	6a03      	ldr	r3, [r0, #32]
 800c628:	b90b      	cbnz	r3, 800c62e <_fflush_r+0x1a>
 800c62a:	f7fd f89d 	bl	8009768 <__sinit>
 800c62e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d0f3      	beq.n	800c61e <_fflush_r+0xa>
 800c636:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c638:	07d0      	lsls	r0, r2, #31
 800c63a:	d404      	bmi.n	800c646 <_fflush_r+0x32>
 800c63c:	0599      	lsls	r1, r3, #22
 800c63e:	d402      	bmi.n	800c646 <_fflush_r+0x32>
 800c640:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c642:	f7fd fb66 	bl	8009d12 <__retarget_lock_acquire_recursive>
 800c646:	4628      	mov	r0, r5
 800c648:	4621      	mov	r1, r4
 800c64a:	f7ff ff5f 	bl	800c50c <__sflush_r>
 800c64e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c650:	07da      	lsls	r2, r3, #31
 800c652:	4605      	mov	r5, r0
 800c654:	d4e4      	bmi.n	800c620 <_fflush_r+0xc>
 800c656:	89a3      	ldrh	r3, [r4, #12]
 800c658:	059b      	lsls	r3, r3, #22
 800c65a:	d4e1      	bmi.n	800c620 <_fflush_r+0xc>
 800c65c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c65e:	f7fd fb59 	bl	8009d14 <__retarget_lock_release_recursive>
 800c662:	e7dd      	b.n	800c620 <_fflush_r+0xc>

0800c664 <__swhatbuf_r>:
 800c664:	b570      	push	{r4, r5, r6, lr}
 800c666:	460c      	mov	r4, r1
 800c668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c66c:	2900      	cmp	r1, #0
 800c66e:	b096      	sub	sp, #88	@ 0x58
 800c670:	4615      	mov	r5, r2
 800c672:	461e      	mov	r6, r3
 800c674:	da0d      	bge.n	800c692 <__swhatbuf_r+0x2e>
 800c676:	89a3      	ldrh	r3, [r4, #12]
 800c678:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c67c:	f04f 0100 	mov.w	r1, #0
 800c680:	bf14      	ite	ne
 800c682:	2340      	movne	r3, #64	@ 0x40
 800c684:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c688:	2000      	movs	r0, #0
 800c68a:	6031      	str	r1, [r6, #0]
 800c68c:	602b      	str	r3, [r5, #0]
 800c68e:	b016      	add	sp, #88	@ 0x58
 800c690:	bd70      	pop	{r4, r5, r6, pc}
 800c692:	466a      	mov	r2, sp
 800c694:	f000 f862 	bl	800c75c <_fstat_r>
 800c698:	2800      	cmp	r0, #0
 800c69a:	dbec      	blt.n	800c676 <__swhatbuf_r+0x12>
 800c69c:	9901      	ldr	r1, [sp, #4]
 800c69e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c6a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c6a6:	4259      	negs	r1, r3
 800c6a8:	4159      	adcs	r1, r3
 800c6aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c6ae:	e7eb      	b.n	800c688 <__swhatbuf_r+0x24>

0800c6b0 <__smakebuf_r>:
 800c6b0:	898b      	ldrh	r3, [r1, #12]
 800c6b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6b4:	079d      	lsls	r5, r3, #30
 800c6b6:	4606      	mov	r6, r0
 800c6b8:	460c      	mov	r4, r1
 800c6ba:	d507      	bpl.n	800c6cc <__smakebuf_r+0x1c>
 800c6bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c6c0:	6023      	str	r3, [r4, #0]
 800c6c2:	6123      	str	r3, [r4, #16]
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	6163      	str	r3, [r4, #20]
 800c6c8:	b003      	add	sp, #12
 800c6ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6cc:	ab01      	add	r3, sp, #4
 800c6ce:	466a      	mov	r2, sp
 800c6d0:	f7ff ffc8 	bl	800c664 <__swhatbuf_r>
 800c6d4:	9f00      	ldr	r7, [sp, #0]
 800c6d6:	4605      	mov	r5, r0
 800c6d8:	4639      	mov	r1, r7
 800c6da:	4630      	mov	r0, r6
 800c6dc:	f7fe fa04 	bl	800aae8 <_malloc_r>
 800c6e0:	b948      	cbnz	r0, 800c6f6 <__smakebuf_r+0x46>
 800c6e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6e6:	059a      	lsls	r2, r3, #22
 800c6e8:	d4ee      	bmi.n	800c6c8 <__smakebuf_r+0x18>
 800c6ea:	f023 0303 	bic.w	r3, r3, #3
 800c6ee:	f043 0302 	orr.w	r3, r3, #2
 800c6f2:	81a3      	strh	r3, [r4, #12]
 800c6f4:	e7e2      	b.n	800c6bc <__smakebuf_r+0xc>
 800c6f6:	89a3      	ldrh	r3, [r4, #12]
 800c6f8:	6020      	str	r0, [r4, #0]
 800c6fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6fe:	81a3      	strh	r3, [r4, #12]
 800c700:	9b01      	ldr	r3, [sp, #4]
 800c702:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c706:	b15b      	cbz	r3, 800c720 <__smakebuf_r+0x70>
 800c708:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c70c:	4630      	mov	r0, r6
 800c70e:	f000 f837 	bl	800c780 <_isatty_r>
 800c712:	b128      	cbz	r0, 800c720 <__smakebuf_r+0x70>
 800c714:	89a3      	ldrh	r3, [r4, #12]
 800c716:	f023 0303 	bic.w	r3, r3, #3
 800c71a:	f043 0301 	orr.w	r3, r3, #1
 800c71e:	81a3      	strh	r3, [r4, #12]
 800c720:	89a3      	ldrh	r3, [r4, #12]
 800c722:	431d      	orrs	r5, r3
 800c724:	81a5      	strh	r5, [r4, #12]
 800c726:	e7cf      	b.n	800c6c8 <__smakebuf_r+0x18>

0800c728 <memmove>:
 800c728:	4288      	cmp	r0, r1
 800c72a:	b510      	push	{r4, lr}
 800c72c:	eb01 0402 	add.w	r4, r1, r2
 800c730:	d902      	bls.n	800c738 <memmove+0x10>
 800c732:	4284      	cmp	r4, r0
 800c734:	4623      	mov	r3, r4
 800c736:	d807      	bhi.n	800c748 <memmove+0x20>
 800c738:	1e43      	subs	r3, r0, #1
 800c73a:	42a1      	cmp	r1, r4
 800c73c:	d008      	beq.n	800c750 <memmove+0x28>
 800c73e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c742:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c746:	e7f8      	b.n	800c73a <memmove+0x12>
 800c748:	4402      	add	r2, r0
 800c74a:	4601      	mov	r1, r0
 800c74c:	428a      	cmp	r2, r1
 800c74e:	d100      	bne.n	800c752 <memmove+0x2a>
 800c750:	bd10      	pop	{r4, pc}
 800c752:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c756:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c75a:	e7f7      	b.n	800c74c <memmove+0x24>

0800c75c <_fstat_r>:
 800c75c:	b538      	push	{r3, r4, r5, lr}
 800c75e:	4d07      	ldr	r5, [pc, #28]	@ (800c77c <_fstat_r+0x20>)
 800c760:	2300      	movs	r3, #0
 800c762:	4604      	mov	r4, r0
 800c764:	4608      	mov	r0, r1
 800c766:	4611      	mov	r1, r2
 800c768:	602b      	str	r3, [r5, #0]
 800c76a:	f7f7 f841 	bl	80037f0 <_fstat>
 800c76e:	1c43      	adds	r3, r0, #1
 800c770:	d102      	bne.n	800c778 <_fstat_r+0x1c>
 800c772:	682b      	ldr	r3, [r5, #0]
 800c774:	b103      	cbz	r3, 800c778 <_fstat_r+0x1c>
 800c776:	6023      	str	r3, [r4, #0]
 800c778:	bd38      	pop	{r3, r4, r5, pc}
 800c77a:	bf00      	nop
 800c77c:	20000d14 	.word	0x20000d14

0800c780 <_isatty_r>:
 800c780:	b538      	push	{r3, r4, r5, lr}
 800c782:	4d06      	ldr	r5, [pc, #24]	@ (800c79c <_isatty_r+0x1c>)
 800c784:	2300      	movs	r3, #0
 800c786:	4604      	mov	r4, r0
 800c788:	4608      	mov	r0, r1
 800c78a:	602b      	str	r3, [r5, #0]
 800c78c:	f7f7 f840 	bl	8003810 <_isatty>
 800c790:	1c43      	adds	r3, r0, #1
 800c792:	d102      	bne.n	800c79a <_isatty_r+0x1a>
 800c794:	682b      	ldr	r3, [r5, #0]
 800c796:	b103      	cbz	r3, 800c79a <_isatty_r+0x1a>
 800c798:	6023      	str	r3, [r4, #0]
 800c79a:	bd38      	pop	{r3, r4, r5, pc}
 800c79c:	20000d14 	.word	0x20000d14

0800c7a0 <_sbrk_r>:
 800c7a0:	b538      	push	{r3, r4, r5, lr}
 800c7a2:	4d06      	ldr	r5, [pc, #24]	@ (800c7bc <_sbrk_r+0x1c>)
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	4604      	mov	r4, r0
 800c7a8:	4608      	mov	r0, r1
 800c7aa:	602b      	str	r3, [r5, #0]
 800c7ac:	f7f7 f848 	bl	8003840 <_sbrk>
 800c7b0:	1c43      	adds	r3, r0, #1
 800c7b2:	d102      	bne.n	800c7ba <_sbrk_r+0x1a>
 800c7b4:	682b      	ldr	r3, [r5, #0]
 800c7b6:	b103      	cbz	r3, 800c7ba <_sbrk_r+0x1a>
 800c7b8:	6023      	str	r3, [r4, #0]
 800c7ba:	bd38      	pop	{r3, r4, r5, pc}
 800c7bc:	20000d14 	.word	0x20000d14

0800c7c0 <nan>:
 800c7c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c7c8 <nan+0x8>
 800c7c4:	4770      	bx	lr
 800c7c6:	bf00      	nop
 800c7c8:	00000000 	.word	0x00000000
 800c7cc:	7ff80000 	.word	0x7ff80000

0800c7d0 <__assert_func>:
 800c7d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c7d2:	4614      	mov	r4, r2
 800c7d4:	461a      	mov	r2, r3
 800c7d6:	4b09      	ldr	r3, [pc, #36]	@ (800c7fc <__assert_func+0x2c>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	4605      	mov	r5, r0
 800c7dc:	68d8      	ldr	r0, [r3, #12]
 800c7de:	b14c      	cbz	r4, 800c7f4 <__assert_func+0x24>
 800c7e0:	4b07      	ldr	r3, [pc, #28]	@ (800c800 <__assert_func+0x30>)
 800c7e2:	9100      	str	r1, [sp, #0]
 800c7e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c7e8:	4906      	ldr	r1, [pc, #24]	@ (800c804 <__assert_func+0x34>)
 800c7ea:	462b      	mov	r3, r5
 800c7ec:	f000 fba8 	bl	800cf40 <fiprintf>
 800c7f0:	f000 fbb8 	bl	800cf64 <abort>
 800c7f4:	4b04      	ldr	r3, [pc, #16]	@ (800c808 <__assert_func+0x38>)
 800c7f6:	461c      	mov	r4, r3
 800c7f8:	e7f3      	b.n	800c7e2 <__assert_func+0x12>
 800c7fa:	bf00      	nop
 800c7fc:	20000050 	.word	0x20000050
 800c800:	0800d6ae 	.word	0x0800d6ae
 800c804:	0800d6bb 	.word	0x0800d6bb
 800c808:	0800d6e9 	.word	0x0800d6e9

0800c80c <_calloc_r>:
 800c80c:	b570      	push	{r4, r5, r6, lr}
 800c80e:	fba1 5402 	umull	r5, r4, r1, r2
 800c812:	b934      	cbnz	r4, 800c822 <_calloc_r+0x16>
 800c814:	4629      	mov	r1, r5
 800c816:	f7fe f967 	bl	800aae8 <_malloc_r>
 800c81a:	4606      	mov	r6, r0
 800c81c:	b928      	cbnz	r0, 800c82a <_calloc_r+0x1e>
 800c81e:	4630      	mov	r0, r6
 800c820:	bd70      	pop	{r4, r5, r6, pc}
 800c822:	220c      	movs	r2, #12
 800c824:	6002      	str	r2, [r0, #0]
 800c826:	2600      	movs	r6, #0
 800c828:	e7f9      	b.n	800c81e <_calloc_r+0x12>
 800c82a:	462a      	mov	r2, r5
 800c82c:	4621      	mov	r1, r4
 800c82e:	f7fd f9ab 	bl	8009b88 <memset>
 800c832:	e7f4      	b.n	800c81e <_calloc_r+0x12>

0800c834 <rshift>:
 800c834:	6903      	ldr	r3, [r0, #16]
 800c836:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c83a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c83e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c842:	f100 0414 	add.w	r4, r0, #20
 800c846:	dd45      	ble.n	800c8d4 <rshift+0xa0>
 800c848:	f011 011f 	ands.w	r1, r1, #31
 800c84c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c850:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c854:	d10c      	bne.n	800c870 <rshift+0x3c>
 800c856:	f100 0710 	add.w	r7, r0, #16
 800c85a:	4629      	mov	r1, r5
 800c85c:	42b1      	cmp	r1, r6
 800c85e:	d334      	bcc.n	800c8ca <rshift+0x96>
 800c860:	1a9b      	subs	r3, r3, r2
 800c862:	009b      	lsls	r3, r3, #2
 800c864:	1eea      	subs	r2, r5, #3
 800c866:	4296      	cmp	r6, r2
 800c868:	bf38      	it	cc
 800c86a:	2300      	movcc	r3, #0
 800c86c:	4423      	add	r3, r4
 800c86e:	e015      	b.n	800c89c <rshift+0x68>
 800c870:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c874:	f1c1 0820 	rsb	r8, r1, #32
 800c878:	40cf      	lsrs	r7, r1
 800c87a:	f105 0e04 	add.w	lr, r5, #4
 800c87e:	46a1      	mov	r9, r4
 800c880:	4576      	cmp	r6, lr
 800c882:	46f4      	mov	ip, lr
 800c884:	d815      	bhi.n	800c8b2 <rshift+0x7e>
 800c886:	1a9a      	subs	r2, r3, r2
 800c888:	0092      	lsls	r2, r2, #2
 800c88a:	3a04      	subs	r2, #4
 800c88c:	3501      	adds	r5, #1
 800c88e:	42ae      	cmp	r6, r5
 800c890:	bf38      	it	cc
 800c892:	2200      	movcc	r2, #0
 800c894:	18a3      	adds	r3, r4, r2
 800c896:	50a7      	str	r7, [r4, r2]
 800c898:	b107      	cbz	r7, 800c89c <rshift+0x68>
 800c89a:	3304      	adds	r3, #4
 800c89c:	1b1a      	subs	r2, r3, r4
 800c89e:	42a3      	cmp	r3, r4
 800c8a0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c8a4:	bf08      	it	eq
 800c8a6:	2300      	moveq	r3, #0
 800c8a8:	6102      	str	r2, [r0, #16]
 800c8aa:	bf08      	it	eq
 800c8ac:	6143      	streq	r3, [r0, #20]
 800c8ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8b2:	f8dc c000 	ldr.w	ip, [ip]
 800c8b6:	fa0c fc08 	lsl.w	ip, ip, r8
 800c8ba:	ea4c 0707 	orr.w	r7, ip, r7
 800c8be:	f849 7b04 	str.w	r7, [r9], #4
 800c8c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c8c6:	40cf      	lsrs	r7, r1
 800c8c8:	e7da      	b.n	800c880 <rshift+0x4c>
 800c8ca:	f851 cb04 	ldr.w	ip, [r1], #4
 800c8ce:	f847 cf04 	str.w	ip, [r7, #4]!
 800c8d2:	e7c3      	b.n	800c85c <rshift+0x28>
 800c8d4:	4623      	mov	r3, r4
 800c8d6:	e7e1      	b.n	800c89c <rshift+0x68>

0800c8d8 <__hexdig_fun>:
 800c8d8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c8dc:	2b09      	cmp	r3, #9
 800c8de:	d802      	bhi.n	800c8e6 <__hexdig_fun+0xe>
 800c8e0:	3820      	subs	r0, #32
 800c8e2:	b2c0      	uxtb	r0, r0
 800c8e4:	4770      	bx	lr
 800c8e6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c8ea:	2b05      	cmp	r3, #5
 800c8ec:	d801      	bhi.n	800c8f2 <__hexdig_fun+0x1a>
 800c8ee:	3847      	subs	r0, #71	@ 0x47
 800c8f0:	e7f7      	b.n	800c8e2 <__hexdig_fun+0xa>
 800c8f2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c8f6:	2b05      	cmp	r3, #5
 800c8f8:	d801      	bhi.n	800c8fe <__hexdig_fun+0x26>
 800c8fa:	3827      	subs	r0, #39	@ 0x27
 800c8fc:	e7f1      	b.n	800c8e2 <__hexdig_fun+0xa>
 800c8fe:	2000      	movs	r0, #0
 800c900:	4770      	bx	lr
	...

0800c904 <__gethex>:
 800c904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c908:	b085      	sub	sp, #20
 800c90a:	468a      	mov	sl, r1
 800c90c:	9302      	str	r3, [sp, #8]
 800c90e:	680b      	ldr	r3, [r1, #0]
 800c910:	9001      	str	r0, [sp, #4]
 800c912:	4690      	mov	r8, r2
 800c914:	1c9c      	adds	r4, r3, #2
 800c916:	46a1      	mov	r9, r4
 800c918:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c91c:	2830      	cmp	r0, #48	@ 0x30
 800c91e:	d0fa      	beq.n	800c916 <__gethex+0x12>
 800c920:	eba9 0303 	sub.w	r3, r9, r3
 800c924:	f1a3 0b02 	sub.w	fp, r3, #2
 800c928:	f7ff ffd6 	bl	800c8d8 <__hexdig_fun>
 800c92c:	4605      	mov	r5, r0
 800c92e:	2800      	cmp	r0, #0
 800c930:	d168      	bne.n	800ca04 <__gethex+0x100>
 800c932:	49a0      	ldr	r1, [pc, #640]	@ (800cbb4 <__gethex+0x2b0>)
 800c934:	2201      	movs	r2, #1
 800c936:	4648      	mov	r0, r9
 800c938:	f7fd f93b 	bl	8009bb2 <strncmp>
 800c93c:	4607      	mov	r7, r0
 800c93e:	2800      	cmp	r0, #0
 800c940:	d167      	bne.n	800ca12 <__gethex+0x10e>
 800c942:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c946:	4626      	mov	r6, r4
 800c948:	f7ff ffc6 	bl	800c8d8 <__hexdig_fun>
 800c94c:	2800      	cmp	r0, #0
 800c94e:	d062      	beq.n	800ca16 <__gethex+0x112>
 800c950:	4623      	mov	r3, r4
 800c952:	7818      	ldrb	r0, [r3, #0]
 800c954:	2830      	cmp	r0, #48	@ 0x30
 800c956:	4699      	mov	r9, r3
 800c958:	f103 0301 	add.w	r3, r3, #1
 800c95c:	d0f9      	beq.n	800c952 <__gethex+0x4e>
 800c95e:	f7ff ffbb 	bl	800c8d8 <__hexdig_fun>
 800c962:	fab0 f580 	clz	r5, r0
 800c966:	096d      	lsrs	r5, r5, #5
 800c968:	f04f 0b01 	mov.w	fp, #1
 800c96c:	464a      	mov	r2, r9
 800c96e:	4616      	mov	r6, r2
 800c970:	3201      	adds	r2, #1
 800c972:	7830      	ldrb	r0, [r6, #0]
 800c974:	f7ff ffb0 	bl	800c8d8 <__hexdig_fun>
 800c978:	2800      	cmp	r0, #0
 800c97a:	d1f8      	bne.n	800c96e <__gethex+0x6a>
 800c97c:	498d      	ldr	r1, [pc, #564]	@ (800cbb4 <__gethex+0x2b0>)
 800c97e:	2201      	movs	r2, #1
 800c980:	4630      	mov	r0, r6
 800c982:	f7fd f916 	bl	8009bb2 <strncmp>
 800c986:	2800      	cmp	r0, #0
 800c988:	d13f      	bne.n	800ca0a <__gethex+0x106>
 800c98a:	b944      	cbnz	r4, 800c99e <__gethex+0x9a>
 800c98c:	1c74      	adds	r4, r6, #1
 800c98e:	4622      	mov	r2, r4
 800c990:	4616      	mov	r6, r2
 800c992:	3201      	adds	r2, #1
 800c994:	7830      	ldrb	r0, [r6, #0]
 800c996:	f7ff ff9f 	bl	800c8d8 <__hexdig_fun>
 800c99a:	2800      	cmp	r0, #0
 800c99c:	d1f8      	bne.n	800c990 <__gethex+0x8c>
 800c99e:	1ba4      	subs	r4, r4, r6
 800c9a0:	00a7      	lsls	r7, r4, #2
 800c9a2:	7833      	ldrb	r3, [r6, #0]
 800c9a4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c9a8:	2b50      	cmp	r3, #80	@ 0x50
 800c9aa:	d13e      	bne.n	800ca2a <__gethex+0x126>
 800c9ac:	7873      	ldrb	r3, [r6, #1]
 800c9ae:	2b2b      	cmp	r3, #43	@ 0x2b
 800c9b0:	d033      	beq.n	800ca1a <__gethex+0x116>
 800c9b2:	2b2d      	cmp	r3, #45	@ 0x2d
 800c9b4:	d034      	beq.n	800ca20 <__gethex+0x11c>
 800c9b6:	1c71      	adds	r1, r6, #1
 800c9b8:	2400      	movs	r4, #0
 800c9ba:	7808      	ldrb	r0, [r1, #0]
 800c9bc:	f7ff ff8c 	bl	800c8d8 <__hexdig_fun>
 800c9c0:	1e43      	subs	r3, r0, #1
 800c9c2:	b2db      	uxtb	r3, r3
 800c9c4:	2b18      	cmp	r3, #24
 800c9c6:	d830      	bhi.n	800ca2a <__gethex+0x126>
 800c9c8:	f1a0 0210 	sub.w	r2, r0, #16
 800c9cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c9d0:	f7ff ff82 	bl	800c8d8 <__hexdig_fun>
 800c9d4:	f100 3cff 	add.w	ip, r0, #4294967295
 800c9d8:	fa5f fc8c 	uxtb.w	ip, ip
 800c9dc:	f1bc 0f18 	cmp.w	ip, #24
 800c9e0:	f04f 030a 	mov.w	r3, #10
 800c9e4:	d91e      	bls.n	800ca24 <__gethex+0x120>
 800c9e6:	b104      	cbz	r4, 800c9ea <__gethex+0xe6>
 800c9e8:	4252      	negs	r2, r2
 800c9ea:	4417      	add	r7, r2
 800c9ec:	f8ca 1000 	str.w	r1, [sl]
 800c9f0:	b1ed      	cbz	r5, 800ca2e <__gethex+0x12a>
 800c9f2:	f1bb 0f00 	cmp.w	fp, #0
 800c9f6:	bf0c      	ite	eq
 800c9f8:	2506      	moveq	r5, #6
 800c9fa:	2500      	movne	r5, #0
 800c9fc:	4628      	mov	r0, r5
 800c9fe:	b005      	add	sp, #20
 800ca00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca04:	2500      	movs	r5, #0
 800ca06:	462c      	mov	r4, r5
 800ca08:	e7b0      	b.n	800c96c <__gethex+0x68>
 800ca0a:	2c00      	cmp	r4, #0
 800ca0c:	d1c7      	bne.n	800c99e <__gethex+0x9a>
 800ca0e:	4627      	mov	r7, r4
 800ca10:	e7c7      	b.n	800c9a2 <__gethex+0x9e>
 800ca12:	464e      	mov	r6, r9
 800ca14:	462f      	mov	r7, r5
 800ca16:	2501      	movs	r5, #1
 800ca18:	e7c3      	b.n	800c9a2 <__gethex+0x9e>
 800ca1a:	2400      	movs	r4, #0
 800ca1c:	1cb1      	adds	r1, r6, #2
 800ca1e:	e7cc      	b.n	800c9ba <__gethex+0xb6>
 800ca20:	2401      	movs	r4, #1
 800ca22:	e7fb      	b.n	800ca1c <__gethex+0x118>
 800ca24:	fb03 0002 	mla	r0, r3, r2, r0
 800ca28:	e7ce      	b.n	800c9c8 <__gethex+0xc4>
 800ca2a:	4631      	mov	r1, r6
 800ca2c:	e7de      	b.n	800c9ec <__gethex+0xe8>
 800ca2e:	eba6 0309 	sub.w	r3, r6, r9
 800ca32:	3b01      	subs	r3, #1
 800ca34:	4629      	mov	r1, r5
 800ca36:	2b07      	cmp	r3, #7
 800ca38:	dc0a      	bgt.n	800ca50 <__gethex+0x14c>
 800ca3a:	9801      	ldr	r0, [sp, #4]
 800ca3c:	f7fe f8e0 	bl	800ac00 <_Balloc>
 800ca40:	4604      	mov	r4, r0
 800ca42:	b940      	cbnz	r0, 800ca56 <__gethex+0x152>
 800ca44:	4b5c      	ldr	r3, [pc, #368]	@ (800cbb8 <__gethex+0x2b4>)
 800ca46:	4602      	mov	r2, r0
 800ca48:	21e4      	movs	r1, #228	@ 0xe4
 800ca4a:	485c      	ldr	r0, [pc, #368]	@ (800cbbc <__gethex+0x2b8>)
 800ca4c:	f7ff fec0 	bl	800c7d0 <__assert_func>
 800ca50:	3101      	adds	r1, #1
 800ca52:	105b      	asrs	r3, r3, #1
 800ca54:	e7ef      	b.n	800ca36 <__gethex+0x132>
 800ca56:	f100 0a14 	add.w	sl, r0, #20
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	4655      	mov	r5, sl
 800ca5e:	469b      	mov	fp, r3
 800ca60:	45b1      	cmp	r9, r6
 800ca62:	d337      	bcc.n	800cad4 <__gethex+0x1d0>
 800ca64:	f845 bb04 	str.w	fp, [r5], #4
 800ca68:	eba5 050a 	sub.w	r5, r5, sl
 800ca6c:	10ad      	asrs	r5, r5, #2
 800ca6e:	6125      	str	r5, [r4, #16]
 800ca70:	4658      	mov	r0, fp
 800ca72:	f7fe f9b7 	bl	800ade4 <__hi0bits>
 800ca76:	016d      	lsls	r5, r5, #5
 800ca78:	f8d8 6000 	ldr.w	r6, [r8]
 800ca7c:	1a2d      	subs	r5, r5, r0
 800ca7e:	42b5      	cmp	r5, r6
 800ca80:	dd54      	ble.n	800cb2c <__gethex+0x228>
 800ca82:	1bad      	subs	r5, r5, r6
 800ca84:	4629      	mov	r1, r5
 800ca86:	4620      	mov	r0, r4
 800ca88:	f7fe fd43 	bl	800b512 <__any_on>
 800ca8c:	4681      	mov	r9, r0
 800ca8e:	b178      	cbz	r0, 800cab0 <__gethex+0x1ac>
 800ca90:	1e6b      	subs	r3, r5, #1
 800ca92:	1159      	asrs	r1, r3, #5
 800ca94:	f003 021f 	and.w	r2, r3, #31
 800ca98:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ca9c:	f04f 0901 	mov.w	r9, #1
 800caa0:	fa09 f202 	lsl.w	r2, r9, r2
 800caa4:	420a      	tst	r2, r1
 800caa6:	d003      	beq.n	800cab0 <__gethex+0x1ac>
 800caa8:	454b      	cmp	r3, r9
 800caaa:	dc36      	bgt.n	800cb1a <__gethex+0x216>
 800caac:	f04f 0902 	mov.w	r9, #2
 800cab0:	4629      	mov	r1, r5
 800cab2:	4620      	mov	r0, r4
 800cab4:	f7ff febe 	bl	800c834 <rshift>
 800cab8:	442f      	add	r7, r5
 800caba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cabe:	42bb      	cmp	r3, r7
 800cac0:	da42      	bge.n	800cb48 <__gethex+0x244>
 800cac2:	9801      	ldr	r0, [sp, #4]
 800cac4:	4621      	mov	r1, r4
 800cac6:	f7fe f8db 	bl	800ac80 <_Bfree>
 800caca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cacc:	2300      	movs	r3, #0
 800cace:	6013      	str	r3, [r2, #0]
 800cad0:	25a3      	movs	r5, #163	@ 0xa3
 800cad2:	e793      	b.n	800c9fc <__gethex+0xf8>
 800cad4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cad8:	2a2e      	cmp	r2, #46	@ 0x2e
 800cada:	d012      	beq.n	800cb02 <__gethex+0x1fe>
 800cadc:	2b20      	cmp	r3, #32
 800cade:	d104      	bne.n	800caea <__gethex+0x1e6>
 800cae0:	f845 bb04 	str.w	fp, [r5], #4
 800cae4:	f04f 0b00 	mov.w	fp, #0
 800cae8:	465b      	mov	r3, fp
 800caea:	7830      	ldrb	r0, [r6, #0]
 800caec:	9303      	str	r3, [sp, #12]
 800caee:	f7ff fef3 	bl	800c8d8 <__hexdig_fun>
 800caf2:	9b03      	ldr	r3, [sp, #12]
 800caf4:	f000 000f 	and.w	r0, r0, #15
 800caf8:	4098      	lsls	r0, r3
 800cafa:	ea4b 0b00 	orr.w	fp, fp, r0
 800cafe:	3304      	adds	r3, #4
 800cb00:	e7ae      	b.n	800ca60 <__gethex+0x15c>
 800cb02:	45b1      	cmp	r9, r6
 800cb04:	d8ea      	bhi.n	800cadc <__gethex+0x1d8>
 800cb06:	492b      	ldr	r1, [pc, #172]	@ (800cbb4 <__gethex+0x2b0>)
 800cb08:	9303      	str	r3, [sp, #12]
 800cb0a:	2201      	movs	r2, #1
 800cb0c:	4630      	mov	r0, r6
 800cb0e:	f7fd f850 	bl	8009bb2 <strncmp>
 800cb12:	9b03      	ldr	r3, [sp, #12]
 800cb14:	2800      	cmp	r0, #0
 800cb16:	d1e1      	bne.n	800cadc <__gethex+0x1d8>
 800cb18:	e7a2      	b.n	800ca60 <__gethex+0x15c>
 800cb1a:	1ea9      	subs	r1, r5, #2
 800cb1c:	4620      	mov	r0, r4
 800cb1e:	f7fe fcf8 	bl	800b512 <__any_on>
 800cb22:	2800      	cmp	r0, #0
 800cb24:	d0c2      	beq.n	800caac <__gethex+0x1a8>
 800cb26:	f04f 0903 	mov.w	r9, #3
 800cb2a:	e7c1      	b.n	800cab0 <__gethex+0x1ac>
 800cb2c:	da09      	bge.n	800cb42 <__gethex+0x23e>
 800cb2e:	1b75      	subs	r5, r6, r5
 800cb30:	4621      	mov	r1, r4
 800cb32:	9801      	ldr	r0, [sp, #4]
 800cb34:	462a      	mov	r2, r5
 800cb36:	f7fe fab3 	bl	800b0a0 <__lshift>
 800cb3a:	1b7f      	subs	r7, r7, r5
 800cb3c:	4604      	mov	r4, r0
 800cb3e:	f100 0a14 	add.w	sl, r0, #20
 800cb42:	f04f 0900 	mov.w	r9, #0
 800cb46:	e7b8      	b.n	800caba <__gethex+0x1b6>
 800cb48:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cb4c:	42bd      	cmp	r5, r7
 800cb4e:	dd6f      	ble.n	800cc30 <__gethex+0x32c>
 800cb50:	1bed      	subs	r5, r5, r7
 800cb52:	42ae      	cmp	r6, r5
 800cb54:	dc34      	bgt.n	800cbc0 <__gethex+0x2bc>
 800cb56:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cb5a:	2b02      	cmp	r3, #2
 800cb5c:	d022      	beq.n	800cba4 <__gethex+0x2a0>
 800cb5e:	2b03      	cmp	r3, #3
 800cb60:	d024      	beq.n	800cbac <__gethex+0x2a8>
 800cb62:	2b01      	cmp	r3, #1
 800cb64:	d115      	bne.n	800cb92 <__gethex+0x28e>
 800cb66:	42ae      	cmp	r6, r5
 800cb68:	d113      	bne.n	800cb92 <__gethex+0x28e>
 800cb6a:	2e01      	cmp	r6, #1
 800cb6c:	d10b      	bne.n	800cb86 <__gethex+0x282>
 800cb6e:	9a02      	ldr	r2, [sp, #8]
 800cb70:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cb74:	6013      	str	r3, [r2, #0]
 800cb76:	2301      	movs	r3, #1
 800cb78:	6123      	str	r3, [r4, #16]
 800cb7a:	f8ca 3000 	str.w	r3, [sl]
 800cb7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb80:	2562      	movs	r5, #98	@ 0x62
 800cb82:	601c      	str	r4, [r3, #0]
 800cb84:	e73a      	b.n	800c9fc <__gethex+0xf8>
 800cb86:	1e71      	subs	r1, r6, #1
 800cb88:	4620      	mov	r0, r4
 800cb8a:	f7fe fcc2 	bl	800b512 <__any_on>
 800cb8e:	2800      	cmp	r0, #0
 800cb90:	d1ed      	bne.n	800cb6e <__gethex+0x26a>
 800cb92:	9801      	ldr	r0, [sp, #4]
 800cb94:	4621      	mov	r1, r4
 800cb96:	f7fe f873 	bl	800ac80 <_Bfree>
 800cb9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	6013      	str	r3, [r2, #0]
 800cba0:	2550      	movs	r5, #80	@ 0x50
 800cba2:	e72b      	b.n	800c9fc <__gethex+0xf8>
 800cba4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d1f3      	bne.n	800cb92 <__gethex+0x28e>
 800cbaa:	e7e0      	b.n	800cb6e <__gethex+0x26a>
 800cbac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d1dd      	bne.n	800cb6e <__gethex+0x26a>
 800cbb2:	e7ee      	b.n	800cb92 <__gethex+0x28e>
 800cbb4:	0800d693 	.word	0x0800d693
 800cbb8:	0800d629 	.word	0x0800d629
 800cbbc:	0800d6ea 	.word	0x0800d6ea
 800cbc0:	1e6f      	subs	r7, r5, #1
 800cbc2:	f1b9 0f00 	cmp.w	r9, #0
 800cbc6:	d130      	bne.n	800cc2a <__gethex+0x326>
 800cbc8:	b127      	cbz	r7, 800cbd4 <__gethex+0x2d0>
 800cbca:	4639      	mov	r1, r7
 800cbcc:	4620      	mov	r0, r4
 800cbce:	f7fe fca0 	bl	800b512 <__any_on>
 800cbd2:	4681      	mov	r9, r0
 800cbd4:	117a      	asrs	r2, r7, #5
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cbdc:	f007 071f 	and.w	r7, r7, #31
 800cbe0:	40bb      	lsls	r3, r7
 800cbe2:	4213      	tst	r3, r2
 800cbe4:	4629      	mov	r1, r5
 800cbe6:	4620      	mov	r0, r4
 800cbe8:	bf18      	it	ne
 800cbea:	f049 0902 	orrne.w	r9, r9, #2
 800cbee:	f7ff fe21 	bl	800c834 <rshift>
 800cbf2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cbf6:	1b76      	subs	r6, r6, r5
 800cbf8:	2502      	movs	r5, #2
 800cbfa:	f1b9 0f00 	cmp.w	r9, #0
 800cbfe:	d047      	beq.n	800cc90 <__gethex+0x38c>
 800cc00:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cc04:	2b02      	cmp	r3, #2
 800cc06:	d015      	beq.n	800cc34 <__gethex+0x330>
 800cc08:	2b03      	cmp	r3, #3
 800cc0a:	d017      	beq.n	800cc3c <__gethex+0x338>
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	d109      	bne.n	800cc24 <__gethex+0x320>
 800cc10:	f019 0f02 	tst.w	r9, #2
 800cc14:	d006      	beq.n	800cc24 <__gethex+0x320>
 800cc16:	f8da 3000 	ldr.w	r3, [sl]
 800cc1a:	ea49 0903 	orr.w	r9, r9, r3
 800cc1e:	f019 0f01 	tst.w	r9, #1
 800cc22:	d10e      	bne.n	800cc42 <__gethex+0x33e>
 800cc24:	f045 0510 	orr.w	r5, r5, #16
 800cc28:	e032      	b.n	800cc90 <__gethex+0x38c>
 800cc2a:	f04f 0901 	mov.w	r9, #1
 800cc2e:	e7d1      	b.n	800cbd4 <__gethex+0x2d0>
 800cc30:	2501      	movs	r5, #1
 800cc32:	e7e2      	b.n	800cbfa <__gethex+0x2f6>
 800cc34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc36:	f1c3 0301 	rsb	r3, r3, #1
 800cc3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cc3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d0f0      	beq.n	800cc24 <__gethex+0x320>
 800cc42:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cc46:	f104 0314 	add.w	r3, r4, #20
 800cc4a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cc4e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cc52:	f04f 0c00 	mov.w	ip, #0
 800cc56:	4618      	mov	r0, r3
 800cc58:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc5c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cc60:	d01b      	beq.n	800cc9a <__gethex+0x396>
 800cc62:	3201      	adds	r2, #1
 800cc64:	6002      	str	r2, [r0, #0]
 800cc66:	2d02      	cmp	r5, #2
 800cc68:	f104 0314 	add.w	r3, r4, #20
 800cc6c:	d13c      	bne.n	800cce8 <__gethex+0x3e4>
 800cc6e:	f8d8 2000 	ldr.w	r2, [r8]
 800cc72:	3a01      	subs	r2, #1
 800cc74:	42b2      	cmp	r2, r6
 800cc76:	d109      	bne.n	800cc8c <__gethex+0x388>
 800cc78:	1171      	asrs	r1, r6, #5
 800cc7a:	2201      	movs	r2, #1
 800cc7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cc80:	f006 061f 	and.w	r6, r6, #31
 800cc84:	fa02 f606 	lsl.w	r6, r2, r6
 800cc88:	421e      	tst	r6, r3
 800cc8a:	d13a      	bne.n	800cd02 <__gethex+0x3fe>
 800cc8c:	f045 0520 	orr.w	r5, r5, #32
 800cc90:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc92:	601c      	str	r4, [r3, #0]
 800cc94:	9b02      	ldr	r3, [sp, #8]
 800cc96:	601f      	str	r7, [r3, #0]
 800cc98:	e6b0      	b.n	800c9fc <__gethex+0xf8>
 800cc9a:	4299      	cmp	r1, r3
 800cc9c:	f843 cc04 	str.w	ip, [r3, #-4]
 800cca0:	d8d9      	bhi.n	800cc56 <__gethex+0x352>
 800cca2:	68a3      	ldr	r3, [r4, #8]
 800cca4:	459b      	cmp	fp, r3
 800cca6:	db17      	blt.n	800ccd8 <__gethex+0x3d4>
 800cca8:	6861      	ldr	r1, [r4, #4]
 800ccaa:	9801      	ldr	r0, [sp, #4]
 800ccac:	3101      	adds	r1, #1
 800ccae:	f7fd ffa7 	bl	800ac00 <_Balloc>
 800ccb2:	4681      	mov	r9, r0
 800ccb4:	b918      	cbnz	r0, 800ccbe <__gethex+0x3ba>
 800ccb6:	4b1a      	ldr	r3, [pc, #104]	@ (800cd20 <__gethex+0x41c>)
 800ccb8:	4602      	mov	r2, r0
 800ccba:	2184      	movs	r1, #132	@ 0x84
 800ccbc:	e6c5      	b.n	800ca4a <__gethex+0x146>
 800ccbe:	6922      	ldr	r2, [r4, #16]
 800ccc0:	3202      	adds	r2, #2
 800ccc2:	f104 010c 	add.w	r1, r4, #12
 800ccc6:	0092      	lsls	r2, r2, #2
 800ccc8:	300c      	adds	r0, #12
 800ccca:	f7fd f82c 	bl	8009d26 <memcpy>
 800ccce:	4621      	mov	r1, r4
 800ccd0:	9801      	ldr	r0, [sp, #4]
 800ccd2:	f7fd ffd5 	bl	800ac80 <_Bfree>
 800ccd6:	464c      	mov	r4, r9
 800ccd8:	6923      	ldr	r3, [r4, #16]
 800ccda:	1c5a      	adds	r2, r3, #1
 800ccdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cce0:	6122      	str	r2, [r4, #16]
 800cce2:	2201      	movs	r2, #1
 800cce4:	615a      	str	r2, [r3, #20]
 800cce6:	e7be      	b.n	800cc66 <__gethex+0x362>
 800cce8:	6922      	ldr	r2, [r4, #16]
 800ccea:	455a      	cmp	r2, fp
 800ccec:	dd0b      	ble.n	800cd06 <__gethex+0x402>
 800ccee:	2101      	movs	r1, #1
 800ccf0:	4620      	mov	r0, r4
 800ccf2:	f7ff fd9f 	bl	800c834 <rshift>
 800ccf6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ccfa:	3701      	adds	r7, #1
 800ccfc:	42bb      	cmp	r3, r7
 800ccfe:	f6ff aee0 	blt.w	800cac2 <__gethex+0x1be>
 800cd02:	2501      	movs	r5, #1
 800cd04:	e7c2      	b.n	800cc8c <__gethex+0x388>
 800cd06:	f016 061f 	ands.w	r6, r6, #31
 800cd0a:	d0fa      	beq.n	800cd02 <__gethex+0x3fe>
 800cd0c:	4453      	add	r3, sl
 800cd0e:	f1c6 0620 	rsb	r6, r6, #32
 800cd12:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cd16:	f7fe f865 	bl	800ade4 <__hi0bits>
 800cd1a:	42b0      	cmp	r0, r6
 800cd1c:	dbe7      	blt.n	800ccee <__gethex+0x3ea>
 800cd1e:	e7f0      	b.n	800cd02 <__gethex+0x3fe>
 800cd20:	0800d629 	.word	0x0800d629

0800cd24 <L_shift>:
 800cd24:	f1c2 0208 	rsb	r2, r2, #8
 800cd28:	0092      	lsls	r2, r2, #2
 800cd2a:	b570      	push	{r4, r5, r6, lr}
 800cd2c:	f1c2 0620 	rsb	r6, r2, #32
 800cd30:	6843      	ldr	r3, [r0, #4]
 800cd32:	6804      	ldr	r4, [r0, #0]
 800cd34:	fa03 f506 	lsl.w	r5, r3, r6
 800cd38:	432c      	orrs	r4, r5
 800cd3a:	40d3      	lsrs	r3, r2
 800cd3c:	6004      	str	r4, [r0, #0]
 800cd3e:	f840 3f04 	str.w	r3, [r0, #4]!
 800cd42:	4288      	cmp	r0, r1
 800cd44:	d3f4      	bcc.n	800cd30 <L_shift+0xc>
 800cd46:	bd70      	pop	{r4, r5, r6, pc}

0800cd48 <__match>:
 800cd48:	b530      	push	{r4, r5, lr}
 800cd4a:	6803      	ldr	r3, [r0, #0]
 800cd4c:	3301      	adds	r3, #1
 800cd4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd52:	b914      	cbnz	r4, 800cd5a <__match+0x12>
 800cd54:	6003      	str	r3, [r0, #0]
 800cd56:	2001      	movs	r0, #1
 800cd58:	bd30      	pop	{r4, r5, pc}
 800cd5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd5e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cd62:	2d19      	cmp	r5, #25
 800cd64:	bf98      	it	ls
 800cd66:	3220      	addls	r2, #32
 800cd68:	42a2      	cmp	r2, r4
 800cd6a:	d0f0      	beq.n	800cd4e <__match+0x6>
 800cd6c:	2000      	movs	r0, #0
 800cd6e:	e7f3      	b.n	800cd58 <__match+0x10>

0800cd70 <__hexnan>:
 800cd70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd74:	680b      	ldr	r3, [r1, #0]
 800cd76:	6801      	ldr	r1, [r0, #0]
 800cd78:	115e      	asrs	r6, r3, #5
 800cd7a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cd7e:	f013 031f 	ands.w	r3, r3, #31
 800cd82:	b087      	sub	sp, #28
 800cd84:	bf18      	it	ne
 800cd86:	3604      	addne	r6, #4
 800cd88:	2500      	movs	r5, #0
 800cd8a:	1f37      	subs	r7, r6, #4
 800cd8c:	4682      	mov	sl, r0
 800cd8e:	4690      	mov	r8, r2
 800cd90:	9301      	str	r3, [sp, #4]
 800cd92:	f846 5c04 	str.w	r5, [r6, #-4]
 800cd96:	46b9      	mov	r9, r7
 800cd98:	463c      	mov	r4, r7
 800cd9a:	9502      	str	r5, [sp, #8]
 800cd9c:	46ab      	mov	fp, r5
 800cd9e:	784a      	ldrb	r2, [r1, #1]
 800cda0:	1c4b      	adds	r3, r1, #1
 800cda2:	9303      	str	r3, [sp, #12]
 800cda4:	b342      	cbz	r2, 800cdf8 <__hexnan+0x88>
 800cda6:	4610      	mov	r0, r2
 800cda8:	9105      	str	r1, [sp, #20]
 800cdaa:	9204      	str	r2, [sp, #16]
 800cdac:	f7ff fd94 	bl	800c8d8 <__hexdig_fun>
 800cdb0:	2800      	cmp	r0, #0
 800cdb2:	d151      	bne.n	800ce58 <__hexnan+0xe8>
 800cdb4:	9a04      	ldr	r2, [sp, #16]
 800cdb6:	9905      	ldr	r1, [sp, #20]
 800cdb8:	2a20      	cmp	r2, #32
 800cdba:	d818      	bhi.n	800cdee <__hexnan+0x7e>
 800cdbc:	9b02      	ldr	r3, [sp, #8]
 800cdbe:	459b      	cmp	fp, r3
 800cdc0:	dd13      	ble.n	800cdea <__hexnan+0x7a>
 800cdc2:	454c      	cmp	r4, r9
 800cdc4:	d206      	bcs.n	800cdd4 <__hexnan+0x64>
 800cdc6:	2d07      	cmp	r5, #7
 800cdc8:	dc04      	bgt.n	800cdd4 <__hexnan+0x64>
 800cdca:	462a      	mov	r2, r5
 800cdcc:	4649      	mov	r1, r9
 800cdce:	4620      	mov	r0, r4
 800cdd0:	f7ff ffa8 	bl	800cd24 <L_shift>
 800cdd4:	4544      	cmp	r4, r8
 800cdd6:	d952      	bls.n	800ce7e <__hexnan+0x10e>
 800cdd8:	2300      	movs	r3, #0
 800cdda:	f1a4 0904 	sub.w	r9, r4, #4
 800cdde:	f844 3c04 	str.w	r3, [r4, #-4]
 800cde2:	f8cd b008 	str.w	fp, [sp, #8]
 800cde6:	464c      	mov	r4, r9
 800cde8:	461d      	mov	r5, r3
 800cdea:	9903      	ldr	r1, [sp, #12]
 800cdec:	e7d7      	b.n	800cd9e <__hexnan+0x2e>
 800cdee:	2a29      	cmp	r2, #41	@ 0x29
 800cdf0:	d157      	bne.n	800cea2 <__hexnan+0x132>
 800cdf2:	3102      	adds	r1, #2
 800cdf4:	f8ca 1000 	str.w	r1, [sl]
 800cdf8:	f1bb 0f00 	cmp.w	fp, #0
 800cdfc:	d051      	beq.n	800cea2 <__hexnan+0x132>
 800cdfe:	454c      	cmp	r4, r9
 800ce00:	d206      	bcs.n	800ce10 <__hexnan+0xa0>
 800ce02:	2d07      	cmp	r5, #7
 800ce04:	dc04      	bgt.n	800ce10 <__hexnan+0xa0>
 800ce06:	462a      	mov	r2, r5
 800ce08:	4649      	mov	r1, r9
 800ce0a:	4620      	mov	r0, r4
 800ce0c:	f7ff ff8a 	bl	800cd24 <L_shift>
 800ce10:	4544      	cmp	r4, r8
 800ce12:	d936      	bls.n	800ce82 <__hexnan+0x112>
 800ce14:	f1a8 0204 	sub.w	r2, r8, #4
 800ce18:	4623      	mov	r3, r4
 800ce1a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ce1e:	f842 1f04 	str.w	r1, [r2, #4]!
 800ce22:	429f      	cmp	r7, r3
 800ce24:	d2f9      	bcs.n	800ce1a <__hexnan+0xaa>
 800ce26:	1b3b      	subs	r3, r7, r4
 800ce28:	f023 0303 	bic.w	r3, r3, #3
 800ce2c:	3304      	adds	r3, #4
 800ce2e:	3401      	adds	r4, #1
 800ce30:	3e03      	subs	r6, #3
 800ce32:	42b4      	cmp	r4, r6
 800ce34:	bf88      	it	hi
 800ce36:	2304      	movhi	r3, #4
 800ce38:	4443      	add	r3, r8
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	f843 2b04 	str.w	r2, [r3], #4
 800ce40:	429f      	cmp	r7, r3
 800ce42:	d2fb      	bcs.n	800ce3c <__hexnan+0xcc>
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	b91b      	cbnz	r3, 800ce50 <__hexnan+0xe0>
 800ce48:	4547      	cmp	r7, r8
 800ce4a:	d128      	bne.n	800ce9e <__hexnan+0x12e>
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	603b      	str	r3, [r7, #0]
 800ce50:	2005      	movs	r0, #5
 800ce52:	b007      	add	sp, #28
 800ce54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce58:	3501      	adds	r5, #1
 800ce5a:	2d08      	cmp	r5, #8
 800ce5c:	f10b 0b01 	add.w	fp, fp, #1
 800ce60:	dd06      	ble.n	800ce70 <__hexnan+0x100>
 800ce62:	4544      	cmp	r4, r8
 800ce64:	d9c1      	bls.n	800cdea <__hexnan+0x7a>
 800ce66:	2300      	movs	r3, #0
 800ce68:	f844 3c04 	str.w	r3, [r4, #-4]
 800ce6c:	2501      	movs	r5, #1
 800ce6e:	3c04      	subs	r4, #4
 800ce70:	6822      	ldr	r2, [r4, #0]
 800ce72:	f000 000f 	and.w	r0, r0, #15
 800ce76:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ce7a:	6020      	str	r0, [r4, #0]
 800ce7c:	e7b5      	b.n	800cdea <__hexnan+0x7a>
 800ce7e:	2508      	movs	r5, #8
 800ce80:	e7b3      	b.n	800cdea <__hexnan+0x7a>
 800ce82:	9b01      	ldr	r3, [sp, #4]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d0dd      	beq.n	800ce44 <__hexnan+0xd4>
 800ce88:	f1c3 0320 	rsb	r3, r3, #32
 800ce8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce90:	40da      	lsrs	r2, r3
 800ce92:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ce96:	4013      	ands	r3, r2
 800ce98:	f846 3c04 	str.w	r3, [r6, #-4]
 800ce9c:	e7d2      	b.n	800ce44 <__hexnan+0xd4>
 800ce9e:	3f04      	subs	r7, #4
 800cea0:	e7d0      	b.n	800ce44 <__hexnan+0xd4>
 800cea2:	2004      	movs	r0, #4
 800cea4:	e7d5      	b.n	800ce52 <__hexnan+0xe2>

0800cea6 <__ascii_mbtowc>:
 800cea6:	b082      	sub	sp, #8
 800cea8:	b901      	cbnz	r1, 800ceac <__ascii_mbtowc+0x6>
 800ceaa:	a901      	add	r1, sp, #4
 800ceac:	b142      	cbz	r2, 800cec0 <__ascii_mbtowc+0x1a>
 800ceae:	b14b      	cbz	r3, 800cec4 <__ascii_mbtowc+0x1e>
 800ceb0:	7813      	ldrb	r3, [r2, #0]
 800ceb2:	600b      	str	r3, [r1, #0]
 800ceb4:	7812      	ldrb	r2, [r2, #0]
 800ceb6:	1e10      	subs	r0, r2, #0
 800ceb8:	bf18      	it	ne
 800ceba:	2001      	movne	r0, #1
 800cebc:	b002      	add	sp, #8
 800cebe:	4770      	bx	lr
 800cec0:	4610      	mov	r0, r2
 800cec2:	e7fb      	b.n	800cebc <__ascii_mbtowc+0x16>
 800cec4:	f06f 0001 	mvn.w	r0, #1
 800cec8:	e7f8      	b.n	800cebc <__ascii_mbtowc+0x16>

0800ceca <_realloc_r>:
 800ceca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cece:	4607      	mov	r7, r0
 800ced0:	4614      	mov	r4, r2
 800ced2:	460d      	mov	r5, r1
 800ced4:	b921      	cbnz	r1, 800cee0 <_realloc_r+0x16>
 800ced6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ceda:	4611      	mov	r1, r2
 800cedc:	f7fd be04 	b.w	800aae8 <_malloc_r>
 800cee0:	b92a      	cbnz	r2, 800ceee <_realloc_r+0x24>
 800cee2:	f7fd fd8d 	bl	800aa00 <_free_r>
 800cee6:	4625      	mov	r5, r4
 800cee8:	4628      	mov	r0, r5
 800ceea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceee:	f000 f840 	bl	800cf72 <_malloc_usable_size_r>
 800cef2:	4284      	cmp	r4, r0
 800cef4:	4606      	mov	r6, r0
 800cef6:	d802      	bhi.n	800cefe <_realloc_r+0x34>
 800cef8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cefc:	d8f4      	bhi.n	800cee8 <_realloc_r+0x1e>
 800cefe:	4621      	mov	r1, r4
 800cf00:	4638      	mov	r0, r7
 800cf02:	f7fd fdf1 	bl	800aae8 <_malloc_r>
 800cf06:	4680      	mov	r8, r0
 800cf08:	b908      	cbnz	r0, 800cf0e <_realloc_r+0x44>
 800cf0a:	4645      	mov	r5, r8
 800cf0c:	e7ec      	b.n	800cee8 <_realloc_r+0x1e>
 800cf0e:	42b4      	cmp	r4, r6
 800cf10:	4622      	mov	r2, r4
 800cf12:	4629      	mov	r1, r5
 800cf14:	bf28      	it	cs
 800cf16:	4632      	movcs	r2, r6
 800cf18:	f7fc ff05 	bl	8009d26 <memcpy>
 800cf1c:	4629      	mov	r1, r5
 800cf1e:	4638      	mov	r0, r7
 800cf20:	f7fd fd6e 	bl	800aa00 <_free_r>
 800cf24:	e7f1      	b.n	800cf0a <_realloc_r+0x40>

0800cf26 <__ascii_wctomb>:
 800cf26:	4603      	mov	r3, r0
 800cf28:	4608      	mov	r0, r1
 800cf2a:	b141      	cbz	r1, 800cf3e <__ascii_wctomb+0x18>
 800cf2c:	2aff      	cmp	r2, #255	@ 0xff
 800cf2e:	d904      	bls.n	800cf3a <__ascii_wctomb+0x14>
 800cf30:	228a      	movs	r2, #138	@ 0x8a
 800cf32:	601a      	str	r2, [r3, #0]
 800cf34:	f04f 30ff 	mov.w	r0, #4294967295
 800cf38:	4770      	bx	lr
 800cf3a:	700a      	strb	r2, [r1, #0]
 800cf3c:	2001      	movs	r0, #1
 800cf3e:	4770      	bx	lr

0800cf40 <fiprintf>:
 800cf40:	b40e      	push	{r1, r2, r3}
 800cf42:	b503      	push	{r0, r1, lr}
 800cf44:	4601      	mov	r1, r0
 800cf46:	ab03      	add	r3, sp, #12
 800cf48:	4805      	ldr	r0, [pc, #20]	@ (800cf60 <fiprintf+0x20>)
 800cf4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf4e:	6800      	ldr	r0, [r0, #0]
 800cf50:	9301      	str	r3, [sp, #4]
 800cf52:	f000 f83f 	bl	800cfd4 <_vfiprintf_r>
 800cf56:	b002      	add	sp, #8
 800cf58:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf5c:	b003      	add	sp, #12
 800cf5e:	4770      	bx	lr
 800cf60:	20000050 	.word	0x20000050

0800cf64 <abort>:
 800cf64:	b508      	push	{r3, lr}
 800cf66:	2006      	movs	r0, #6
 800cf68:	f000 f974 	bl	800d254 <raise>
 800cf6c:	2001      	movs	r0, #1
 800cf6e:	f7f6 fbef 	bl	8003750 <_exit>

0800cf72 <_malloc_usable_size_r>:
 800cf72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf76:	1f18      	subs	r0, r3, #4
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	bfbc      	itt	lt
 800cf7c:	580b      	ldrlt	r3, [r1, r0]
 800cf7e:	18c0      	addlt	r0, r0, r3
 800cf80:	4770      	bx	lr

0800cf82 <__sfputc_r>:
 800cf82:	6893      	ldr	r3, [r2, #8]
 800cf84:	3b01      	subs	r3, #1
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	b410      	push	{r4}
 800cf8a:	6093      	str	r3, [r2, #8]
 800cf8c:	da08      	bge.n	800cfa0 <__sfputc_r+0x1e>
 800cf8e:	6994      	ldr	r4, [r2, #24]
 800cf90:	42a3      	cmp	r3, r4
 800cf92:	db01      	blt.n	800cf98 <__sfputc_r+0x16>
 800cf94:	290a      	cmp	r1, #10
 800cf96:	d103      	bne.n	800cfa0 <__sfputc_r+0x1e>
 800cf98:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf9c:	f7fc bd50 	b.w	8009a40 <__swbuf_r>
 800cfa0:	6813      	ldr	r3, [r2, #0]
 800cfa2:	1c58      	adds	r0, r3, #1
 800cfa4:	6010      	str	r0, [r2, #0]
 800cfa6:	7019      	strb	r1, [r3, #0]
 800cfa8:	4608      	mov	r0, r1
 800cfaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cfae:	4770      	bx	lr

0800cfb0 <__sfputs_r>:
 800cfb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfb2:	4606      	mov	r6, r0
 800cfb4:	460f      	mov	r7, r1
 800cfb6:	4614      	mov	r4, r2
 800cfb8:	18d5      	adds	r5, r2, r3
 800cfba:	42ac      	cmp	r4, r5
 800cfbc:	d101      	bne.n	800cfc2 <__sfputs_r+0x12>
 800cfbe:	2000      	movs	r0, #0
 800cfc0:	e007      	b.n	800cfd2 <__sfputs_r+0x22>
 800cfc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfc6:	463a      	mov	r2, r7
 800cfc8:	4630      	mov	r0, r6
 800cfca:	f7ff ffda 	bl	800cf82 <__sfputc_r>
 800cfce:	1c43      	adds	r3, r0, #1
 800cfd0:	d1f3      	bne.n	800cfba <__sfputs_r+0xa>
 800cfd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cfd4 <_vfiprintf_r>:
 800cfd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfd8:	460d      	mov	r5, r1
 800cfda:	b09d      	sub	sp, #116	@ 0x74
 800cfdc:	4614      	mov	r4, r2
 800cfde:	4698      	mov	r8, r3
 800cfe0:	4606      	mov	r6, r0
 800cfe2:	b118      	cbz	r0, 800cfec <_vfiprintf_r+0x18>
 800cfe4:	6a03      	ldr	r3, [r0, #32]
 800cfe6:	b90b      	cbnz	r3, 800cfec <_vfiprintf_r+0x18>
 800cfe8:	f7fc fbbe 	bl	8009768 <__sinit>
 800cfec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cfee:	07d9      	lsls	r1, r3, #31
 800cff0:	d405      	bmi.n	800cffe <_vfiprintf_r+0x2a>
 800cff2:	89ab      	ldrh	r3, [r5, #12]
 800cff4:	059a      	lsls	r2, r3, #22
 800cff6:	d402      	bmi.n	800cffe <_vfiprintf_r+0x2a>
 800cff8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cffa:	f7fc fe8a 	bl	8009d12 <__retarget_lock_acquire_recursive>
 800cffe:	89ab      	ldrh	r3, [r5, #12]
 800d000:	071b      	lsls	r3, r3, #28
 800d002:	d501      	bpl.n	800d008 <_vfiprintf_r+0x34>
 800d004:	692b      	ldr	r3, [r5, #16]
 800d006:	b99b      	cbnz	r3, 800d030 <_vfiprintf_r+0x5c>
 800d008:	4629      	mov	r1, r5
 800d00a:	4630      	mov	r0, r6
 800d00c:	f7fc fd56 	bl	8009abc <__swsetup_r>
 800d010:	b170      	cbz	r0, 800d030 <_vfiprintf_r+0x5c>
 800d012:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d014:	07dc      	lsls	r4, r3, #31
 800d016:	d504      	bpl.n	800d022 <_vfiprintf_r+0x4e>
 800d018:	f04f 30ff 	mov.w	r0, #4294967295
 800d01c:	b01d      	add	sp, #116	@ 0x74
 800d01e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d022:	89ab      	ldrh	r3, [r5, #12]
 800d024:	0598      	lsls	r0, r3, #22
 800d026:	d4f7      	bmi.n	800d018 <_vfiprintf_r+0x44>
 800d028:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d02a:	f7fc fe73 	bl	8009d14 <__retarget_lock_release_recursive>
 800d02e:	e7f3      	b.n	800d018 <_vfiprintf_r+0x44>
 800d030:	2300      	movs	r3, #0
 800d032:	9309      	str	r3, [sp, #36]	@ 0x24
 800d034:	2320      	movs	r3, #32
 800d036:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d03a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d03e:	2330      	movs	r3, #48	@ 0x30
 800d040:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d1f0 <_vfiprintf_r+0x21c>
 800d044:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d048:	f04f 0901 	mov.w	r9, #1
 800d04c:	4623      	mov	r3, r4
 800d04e:	469a      	mov	sl, r3
 800d050:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d054:	b10a      	cbz	r2, 800d05a <_vfiprintf_r+0x86>
 800d056:	2a25      	cmp	r2, #37	@ 0x25
 800d058:	d1f9      	bne.n	800d04e <_vfiprintf_r+0x7a>
 800d05a:	ebba 0b04 	subs.w	fp, sl, r4
 800d05e:	d00b      	beq.n	800d078 <_vfiprintf_r+0xa4>
 800d060:	465b      	mov	r3, fp
 800d062:	4622      	mov	r2, r4
 800d064:	4629      	mov	r1, r5
 800d066:	4630      	mov	r0, r6
 800d068:	f7ff ffa2 	bl	800cfb0 <__sfputs_r>
 800d06c:	3001      	adds	r0, #1
 800d06e:	f000 80a7 	beq.w	800d1c0 <_vfiprintf_r+0x1ec>
 800d072:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d074:	445a      	add	r2, fp
 800d076:	9209      	str	r2, [sp, #36]	@ 0x24
 800d078:	f89a 3000 	ldrb.w	r3, [sl]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	f000 809f 	beq.w	800d1c0 <_vfiprintf_r+0x1ec>
 800d082:	2300      	movs	r3, #0
 800d084:	f04f 32ff 	mov.w	r2, #4294967295
 800d088:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d08c:	f10a 0a01 	add.w	sl, sl, #1
 800d090:	9304      	str	r3, [sp, #16]
 800d092:	9307      	str	r3, [sp, #28]
 800d094:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d098:	931a      	str	r3, [sp, #104]	@ 0x68
 800d09a:	4654      	mov	r4, sl
 800d09c:	2205      	movs	r2, #5
 800d09e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0a2:	4853      	ldr	r0, [pc, #332]	@ (800d1f0 <_vfiprintf_r+0x21c>)
 800d0a4:	f7f3 f894 	bl	80001d0 <memchr>
 800d0a8:	9a04      	ldr	r2, [sp, #16]
 800d0aa:	b9d8      	cbnz	r0, 800d0e4 <_vfiprintf_r+0x110>
 800d0ac:	06d1      	lsls	r1, r2, #27
 800d0ae:	bf44      	itt	mi
 800d0b0:	2320      	movmi	r3, #32
 800d0b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0b6:	0713      	lsls	r3, r2, #28
 800d0b8:	bf44      	itt	mi
 800d0ba:	232b      	movmi	r3, #43	@ 0x2b
 800d0bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0c0:	f89a 3000 	ldrb.w	r3, [sl]
 800d0c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0c6:	d015      	beq.n	800d0f4 <_vfiprintf_r+0x120>
 800d0c8:	9a07      	ldr	r2, [sp, #28]
 800d0ca:	4654      	mov	r4, sl
 800d0cc:	2000      	movs	r0, #0
 800d0ce:	f04f 0c0a 	mov.w	ip, #10
 800d0d2:	4621      	mov	r1, r4
 800d0d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d0d8:	3b30      	subs	r3, #48	@ 0x30
 800d0da:	2b09      	cmp	r3, #9
 800d0dc:	d94b      	bls.n	800d176 <_vfiprintf_r+0x1a2>
 800d0de:	b1b0      	cbz	r0, 800d10e <_vfiprintf_r+0x13a>
 800d0e0:	9207      	str	r2, [sp, #28]
 800d0e2:	e014      	b.n	800d10e <_vfiprintf_r+0x13a>
 800d0e4:	eba0 0308 	sub.w	r3, r0, r8
 800d0e8:	fa09 f303 	lsl.w	r3, r9, r3
 800d0ec:	4313      	orrs	r3, r2
 800d0ee:	9304      	str	r3, [sp, #16]
 800d0f0:	46a2      	mov	sl, r4
 800d0f2:	e7d2      	b.n	800d09a <_vfiprintf_r+0xc6>
 800d0f4:	9b03      	ldr	r3, [sp, #12]
 800d0f6:	1d19      	adds	r1, r3, #4
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	9103      	str	r1, [sp, #12]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	bfbb      	ittet	lt
 800d100:	425b      	neglt	r3, r3
 800d102:	f042 0202 	orrlt.w	r2, r2, #2
 800d106:	9307      	strge	r3, [sp, #28]
 800d108:	9307      	strlt	r3, [sp, #28]
 800d10a:	bfb8      	it	lt
 800d10c:	9204      	strlt	r2, [sp, #16]
 800d10e:	7823      	ldrb	r3, [r4, #0]
 800d110:	2b2e      	cmp	r3, #46	@ 0x2e
 800d112:	d10a      	bne.n	800d12a <_vfiprintf_r+0x156>
 800d114:	7863      	ldrb	r3, [r4, #1]
 800d116:	2b2a      	cmp	r3, #42	@ 0x2a
 800d118:	d132      	bne.n	800d180 <_vfiprintf_r+0x1ac>
 800d11a:	9b03      	ldr	r3, [sp, #12]
 800d11c:	1d1a      	adds	r2, r3, #4
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	9203      	str	r2, [sp, #12]
 800d122:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d126:	3402      	adds	r4, #2
 800d128:	9305      	str	r3, [sp, #20]
 800d12a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d200 <_vfiprintf_r+0x22c>
 800d12e:	7821      	ldrb	r1, [r4, #0]
 800d130:	2203      	movs	r2, #3
 800d132:	4650      	mov	r0, sl
 800d134:	f7f3 f84c 	bl	80001d0 <memchr>
 800d138:	b138      	cbz	r0, 800d14a <_vfiprintf_r+0x176>
 800d13a:	9b04      	ldr	r3, [sp, #16]
 800d13c:	eba0 000a 	sub.w	r0, r0, sl
 800d140:	2240      	movs	r2, #64	@ 0x40
 800d142:	4082      	lsls	r2, r0
 800d144:	4313      	orrs	r3, r2
 800d146:	3401      	adds	r4, #1
 800d148:	9304      	str	r3, [sp, #16]
 800d14a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d14e:	4829      	ldr	r0, [pc, #164]	@ (800d1f4 <_vfiprintf_r+0x220>)
 800d150:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d154:	2206      	movs	r2, #6
 800d156:	f7f3 f83b 	bl	80001d0 <memchr>
 800d15a:	2800      	cmp	r0, #0
 800d15c:	d03f      	beq.n	800d1de <_vfiprintf_r+0x20a>
 800d15e:	4b26      	ldr	r3, [pc, #152]	@ (800d1f8 <_vfiprintf_r+0x224>)
 800d160:	bb1b      	cbnz	r3, 800d1aa <_vfiprintf_r+0x1d6>
 800d162:	9b03      	ldr	r3, [sp, #12]
 800d164:	3307      	adds	r3, #7
 800d166:	f023 0307 	bic.w	r3, r3, #7
 800d16a:	3308      	adds	r3, #8
 800d16c:	9303      	str	r3, [sp, #12]
 800d16e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d170:	443b      	add	r3, r7
 800d172:	9309      	str	r3, [sp, #36]	@ 0x24
 800d174:	e76a      	b.n	800d04c <_vfiprintf_r+0x78>
 800d176:	fb0c 3202 	mla	r2, ip, r2, r3
 800d17a:	460c      	mov	r4, r1
 800d17c:	2001      	movs	r0, #1
 800d17e:	e7a8      	b.n	800d0d2 <_vfiprintf_r+0xfe>
 800d180:	2300      	movs	r3, #0
 800d182:	3401      	adds	r4, #1
 800d184:	9305      	str	r3, [sp, #20]
 800d186:	4619      	mov	r1, r3
 800d188:	f04f 0c0a 	mov.w	ip, #10
 800d18c:	4620      	mov	r0, r4
 800d18e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d192:	3a30      	subs	r2, #48	@ 0x30
 800d194:	2a09      	cmp	r2, #9
 800d196:	d903      	bls.n	800d1a0 <_vfiprintf_r+0x1cc>
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d0c6      	beq.n	800d12a <_vfiprintf_r+0x156>
 800d19c:	9105      	str	r1, [sp, #20]
 800d19e:	e7c4      	b.n	800d12a <_vfiprintf_r+0x156>
 800d1a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1a4:	4604      	mov	r4, r0
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	e7f0      	b.n	800d18c <_vfiprintf_r+0x1b8>
 800d1aa:	ab03      	add	r3, sp, #12
 800d1ac:	9300      	str	r3, [sp, #0]
 800d1ae:	462a      	mov	r2, r5
 800d1b0:	4b12      	ldr	r3, [pc, #72]	@ (800d1fc <_vfiprintf_r+0x228>)
 800d1b2:	a904      	add	r1, sp, #16
 800d1b4:	4630      	mov	r0, r6
 800d1b6:	f7fb fc87 	bl	8008ac8 <_printf_float>
 800d1ba:	4607      	mov	r7, r0
 800d1bc:	1c78      	adds	r0, r7, #1
 800d1be:	d1d6      	bne.n	800d16e <_vfiprintf_r+0x19a>
 800d1c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1c2:	07d9      	lsls	r1, r3, #31
 800d1c4:	d405      	bmi.n	800d1d2 <_vfiprintf_r+0x1fe>
 800d1c6:	89ab      	ldrh	r3, [r5, #12]
 800d1c8:	059a      	lsls	r2, r3, #22
 800d1ca:	d402      	bmi.n	800d1d2 <_vfiprintf_r+0x1fe>
 800d1cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1ce:	f7fc fda1 	bl	8009d14 <__retarget_lock_release_recursive>
 800d1d2:	89ab      	ldrh	r3, [r5, #12]
 800d1d4:	065b      	lsls	r3, r3, #25
 800d1d6:	f53f af1f 	bmi.w	800d018 <_vfiprintf_r+0x44>
 800d1da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d1dc:	e71e      	b.n	800d01c <_vfiprintf_r+0x48>
 800d1de:	ab03      	add	r3, sp, #12
 800d1e0:	9300      	str	r3, [sp, #0]
 800d1e2:	462a      	mov	r2, r5
 800d1e4:	4b05      	ldr	r3, [pc, #20]	@ (800d1fc <_vfiprintf_r+0x228>)
 800d1e6:	a904      	add	r1, sp, #16
 800d1e8:	4630      	mov	r0, r6
 800d1ea:	f7fb ff05 	bl	8008ff8 <_printf_i>
 800d1ee:	e7e4      	b.n	800d1ba <_vfiprintf_r+0x1e6>
 800d1f0:	0800d695 	.word	0x0800d695
 800d1f4:	0800d69f 	.word	0x0800d69f
 800d1f8:	08008ac9 	.word	0x08008ac9
 800d1fc:	0800cfb1 	.word	0x0800cfb1
 800d200:	0800d69b 	.word	0x0800d69b

0800d204 <_raise_r>:
 800d204:	291f      	cmp	r1, #31
 800d206:	b538      	push	{r3, r4, r5, lr}
 800d208:	4605      	mov	r5, r0
 800d20a:	460c      	mov	r4, r1
 800d20c:	d904      	bls.n	800d218 <_raise_r+0x14>
 800d20e:	2316      	movs	r3, #22
 800d210:	6003      	str	r3, [r0, #0]
 800d212:	f04f 30ff 	mov.w	r0, #4294967295
 800d216:	bd38      	pop	{r3, r4, r5, pc}
 800d218:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d21a:	b112      	cbz	r2, 800d222 <_raise_r+0x1e>
 800d21c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d220:	b94b      	cbnz	r3, 800d236 <_raise_r+0x32>
 800d222:	4628      	mov	r0, r5
 800d224:	f000 f830 	bl	800d288 <_getpid_r>
 800d228:	4622      	mov	r2, r4
 800d22a:	4601      	mov	r1, r0
 800d22c:	4628      	mov	r0, r5
 800d22e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d232:	f000 b817 	b.w	800d264 <_kill_r>
 800d236:	2b01      	cmp	r3, #1
 800d238:	d00a      	beq.n	800d250 <_raise_r+0x4c>
 800d23a:	1c59      	adds	r1, r3, #1
 800d23c:	d103      	bne.n	800d246 <_raise_r+0x42>
 800d23e:	2316      	movs	r3, #22
 800d240:	6003      	str	r3, [r0, #0]
 800d242:	2001      	movs	r0, #1
 800d244:	e7e7      	b.n	800d216 <_raise_r+0x12>
 800d246:	2100      	movs	r1, #0
 800d248:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d24c:	4620      	mov	r0, r4
 800d24e:	4798      	blx	r3
 800d250:	2000      	movs	r0, #0
 800d252:	e7e0      	b.n	800d216 <_raise_r+0x12>

0800d254 <raise>:
 800d254:	4b02      	ldr	r3, [pc, #8]	@ (800d260 <raise+0xc>)
 800d256:	4601      	mov	r1, r0
 800d258:	6818      	ldr	r0, [r3, #0]
 800d25a:	f7ff bfd3 	b.w	800d204 <_raise_r>
 800d25e:	bf00      	nop
 800d260:	20000050 	.word	0x20000050

0800d264 <_kill_r>:
 800d264:	b538      	push	{r3, r4, r5, lr}
 800d266:	4d07      	ldr	r5, [pc, #28]	@ (800d284 <_kill_r+0x20>)
 800d268:	2300      	movs	r3, #0
 800d26a:	4604      	mov	r4, r0
 800d26c:	4608      	mov	r0, r1
 800d26e:	4611      	mov	r1, r2
 800d270:	602b      	str	r3, [r5, #0]
 800d272:	f7f6 fa5d 	bl	8003730 <_kill>
 800d276:	1c43      	adds	r3, r0, #1
 800d278:	d102      	bne.n	800d280 <_kill_r+0x1c>
 800d27a:	682b      	ldr	r3, [r5, #0]
 800d27c:	b103      	cbz	r3, 800d280 <_kill_r+0x1c>
 800d27e:	6023      	str	r3, [r4, #0]
 800d280:	bd38      	pop	{r3, r4, r5, pc}
 800d282:	bf00      	nop
 800d284:	20000d14 	.word	0x20000d14

0800d288 <_getpid_r>:
 800d288:	f7f6 ba4a 	b.w	8003720 <_getpid>

0800d28c <_init>:
 800d28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d28e:	bf00      	nop
 800d290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d292:	bc08      	pop	{r3}
 800d294:	469e      	mov	lr, r3
 800d296:	4770      	bx	lr

0800d298 <_fini>:
 800d298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d29a:	bf00      	nop
 800d29c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d29e:	bc08      	pop	{r3}
 800d2a0:	469e      	mov	lr, r3
 800d2a2:	4770      	bx	lr
