
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setterm_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401708 <.init>:
  401708:	stp	x29, x30, [sp, #-16]!
  40170c:	mov	x29, sp
  401710:	bl	401bf0 <tigetstr@plt+0x60>
  401714:	ldp	x29, x30, [sp], #16
  401718:	ret

Disassembly of section .plt:

0000000000401720 <memcpy@plt-0x20>:
  401720:	stp	x16, x30, [sp, #-16]!
  401724:	adrp	x16, 417000 <tigetstr@plt+0x15470>
  401728:	ldr	x17, [x16, #4088]
  40172c:	add	x16, x16, #0xff8
  401730:	br	x17
  401734:	nop
  401738:	nop
  40173c:	nop

0000000000401740 <memcpy@plt>:
  401740:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401744:	ldr	x17, [x16]
  401748:	add	x16, x16, #0x0
  40174c:	br	x17

0000000000401750 <_exit@plt>:
  401750:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401754:	ldr	x17, [x16, #8]
  401758:	add	x16, x16, #0x8
  40175c:	br	x17

0000000000401760 <strtoul@plt>:
  401760:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401764:	ldr	x17, [x16, #16]
  401768:	add	x16, x16, #0x10
  40176c:	br	x17

0000000000401770 <strlen@plt>:
  401770:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401774:	ldr	x17, [x16, #24]
  401778:	add	x16, x16, #0x18
  40177c:	br	x17

0000000000401780 <fputs@plt>:
  401780:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401784:	ldr	x17, [x16, #32]
  401788:	add	x16, x16, #0x20
  40178c:	br	x17

0000000000401790 <exit@plt>:
  401790:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401794:	ldr	x17, [x16, #40]
  401798:	add	x16, x16, #0x28
  40179c:	br	x17

00000000004017a0 <dup@plt>:
  4017a0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017a4:	ldr	x17, [x16, #48]
  4017a8:	add	x16, x16, #0x30
  4017ac:	br	x17

00000000004017b0 <setupterm@plt>:
  4017b0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017b4:	ldr	x17, [x16, #56]
  4017b8:	add	x16, x16, #0x38
  4017bc:	br	x17

00000000004017c0 <strtoimax@plt>:
  4017c0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017c4:	ldr	x17, [x16, #64]
  4017c8:	add	x16, x16, #0x40
  4017cc:	br	x17

00000000004017d0 <strtod@plt>:
  4017d0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017d4:	ldr	x17, [x16, #72]
  4017d8:	add	x16, x16, #0x48
  4017dc:	br	x17

00000000004017e0 <putp@plt>:
  4017e0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017e4:	ldr	x17, [x16, #80]
  4017e8:	add	x16, x16, #0x50
  4017ec:	br	x17

00000000004017f0 <__cxa_atexit@plt>:
  4017f0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017f4:	ldr	x17, [x16, #88]
  4017f8:	add	x16, x16, #0x58
  4017fc:	br	x17

0000000000401800 <fputc@plt>:
  401800:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401804:	ldr	x17, [x16, #96]
  401808:	add	x16, x16, #0x60
  40180c:	br	x17

0000000000401810 <getopt_long_only@plt>:
  401810:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401814:	ldr	x17, [x16, #104]
  401818:	add	x16, x16, #0x68
  40181c:	br	x17

0000000000401820 <__fpending@plt>:
  401820:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401824:	ldr	x17, [x16, #112]
  401828:	add	x16, x16, #0x70
  40182c:	br	x17

0000000000401830 <snprintf@plt>:
  401830:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401834:	ldr	x17, [x16, #120]
  401838:	add	x16, x16, #0x78
  40183c:	br	x17

0000000000401840 <localeconv@plt>:
  401840:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401844:	ldr	x17, [x16, #128]
  401848:	add	x16, x16, #0x80
  40184c:	br	x17

0000000000401850 <tcgetattr@plt>:
  401850:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401854:	ldr	x17, [x16, #136]
  401858:	add	x16, x16, #0x88
  40185c:	br	x17

0000000000401860 <fileno@plt>:
  401860:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401864:	ldr	x17, [x16, #144]
  401868:	add	x16, x16, #0x90
  40186c:	br	x17

0000000000401870 <klogctl@plt>:
  401870:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401874:	ldr	x17, [x16, #152]
  401878:	add	x16, x16, #0x98
  40187c:	br	x17

0000000000401880 <fclose@plt>:
  401880:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401884:	ldr	x17, [x16, #160]
  401888:	add	x16, x16, #0xa0
  40188c:	br	x17

0000000000401890 <fopen@plt>:
  401890:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401894:	ldr	x17, [x16, #168]
  401898:	add	x16, x16, #0xa8
  40189c:	br	x17

00000000004018a0 <malloc@plt>:
  4018a0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018a4:	ldr	x17, [x16, #176]
  4018a8:	add	x16, x16, #0xb0
  4018ac:	br	x17

00000000004018b0 <open@plt>:
  4018b0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018b4:	ldr	x17, [x16, #184]
  4018b8:	add	x16, x16, #0xb8
  4018bc:	br	x17

00000000004018c0 <strncmp@plt>:
  4018c0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018c4:	ldr	x17, [x16, #192]
  4018c8:	add	x16, x16, #0xc0
  4018cc:	br	x17

00000000004018d0 <bindtextdomain@plt>:
  4018d0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018d4:	ldr	x17, [x16, #200]
  4018d8:	add	x16, x16, #0xc8
  4018dc:	br	x17

00000000004018e0 <__libc_start_main@plt>:
  4018e0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018e4:	ldr	x17, [x16, #208]
  4018e8:	add	x16, x16, #0xd0
  4018ec:	br	x17

00000000004018f0 <fgetc@plt>:
  4018f0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018f4:	ldr	x17, [x16, #216]
  4018f8:	add	x16, x16, #0xd8
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401904:	ldr	x17, [x16, #224]
  401908:	add	x16, x16, #0xe0
  40190c:	br	x17

0000000000401910 <strdup@plt>:
  401910:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401914:	ldr	x17, [x16, #232]
  401918:	add	x16, x16, #0xe8
  40191c:	br	x17

0000000000401920 <close@plt>:
  401920:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401924:	ldr	x17, [x16, #240]
  401928:	add	x16, x16, #0xf0
  40192c:	br	x17

0000000000401930 <__gmon_start__@plt>:
  401930:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401934:	ldr	x17, [x16, #248]
  401938:	add	x16, x16, #0xf8
  40193c:	br	x17

0000000000401940 <write@plt>:
  401940:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401944:	ldr	x17, [x16, #256]
  401948:	add	x16, x16, #0x100
  40194c:	br	x17

0000000000401950 <strtoumax@plt>:
  401950:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401954:	ldr	x17, [x16, #264]
  401958:	add	x16, x16, #0x108
  40195c:	br	x17

0000000000401960 <abort@plt>:
  401960:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401964:	ldr	x17, [x16, #272]
  401968:	add	x16, x16, #0x110
  40196c:	br	x17

0000000000401970 <textdomain@plt>:
  401970:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401974:	ldr	x17, [x16, #280]
  401978:	add	x16, x16, #0x118
  40197c:	br	x17

0000000000401980 <strcmp@plt>:
  401980:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401984:	ldr	x17, [x16, #288]
  401988:	add	x16, x16, #0x120
  40198c:	br	x17

0000000000401990 <warn@plt>:
  401990:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401994:	ldr	x17, [x16, #296]
  401998:	add	x16, x16, #0x128
  40199c:	br	x17

00000000004019a0 <__ctype_b_loc@plt>:
  4019a0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019a4:	ldr	x17, [x16, #304]
  4019a8:	add	x16, x16, #0x130
  4019ac:	br	x17

00000000004019b0 <strtol@plt>:
  4019b0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019b4:	ldr	x17, [x16, #312]
  4019b8:	add	x16, x16, #0x138
  4019bc:	br	x17

00000000004019c0 <free@plt>:
  4019c0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019c4:	ldr	x17, [x16, #320]
  4019c8:	add	x16, x16, #0x140
  4019cc:	br	x17

00000000004019d0 <nanosleep@plt>:
  4019d0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019d4:	ldr	x17, [x16, #328]
  4019d8:	add	x16, x16, #0x148
  4019dc:	br	x17

00000000004019e0 <vasprintf@plt>:
  4019e0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019e4:	ldr	x17, [x16, #336]
  4019e8:	add	x16, x16, #0x150
  4019ec:	br	x17

00000000004019f0 <strndup@plt>:
  4019f0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019f4:	ldr	x17, [x16, #344]
  4019f8:	add	x16, x16, #0x158
  4019fc:	br	x17

0000000000401a00 <strspn@plt>:
  401a00:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a04:	ldr	x17, [x16, #352]
  401a08:	add	x16, x16, #0x160
  401a0c:	br	x17

0000000000401a10 <strchr@plt>:
  401a10:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a14:	ldr	x17, [x16, #360]
  401a18:	add	x16, x16, #0x168
  401a1c:	br	x17

0000000000401a20 <fwrite@plt>:
  401a20:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a24:	ldr	x17, [x16, #368]
  401a28:	add	x16, x16, #0x170
  401a2c:	br	x17

0000000000401a30 <fcntl@plt>:
  401a30:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a34:	ldr	x17, [x16, #376]
  401a38:	add	x16, x16, #0x178
  401a3c:	br	x17

0000000000401a40 <fflush@plt>:
  401a40:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a44:	ldr	x17, [x16, #384]
  401a48:	add	x16, x16, #0x180
  401a4c:	br	x17

0000000000401a50 <warnx@plt>:
  401a50:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a54:	ldr	x17, [x16, #392]
  401a58:	add	x16, x16, #0x188
  401a5c:	br	x17

0000000000401a60 <read@plt>:
  401a60:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a64:	ldr	x17, [x16, #400]
  401a68:	add	x16, x16, #0x190
  401a6c:	br	x17

0000000000401a70 <memchr@plt>:
  401a70:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a74:	ldr	x17, [x16, #408]
  401a78:	add	x16, x16, #0x198
  401a7c:	br	x17

0000000000401a80 <tcsetattr@plt>:
  401a80:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a84:	ldr	x17, [x16, #416]
  401a88:	add	x16, x16, #0x1a0
  401a8c:	br	x17

0000000000401a90 <isatty@plt>:
  401a90:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a94:	ldr	x17, [x16, #424]
  401a98:	add	x16, x16, #0x1a8
  401a9c:	br	x17

0000000000401aa0 <select@plt>:
  401aa0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401aa4:	ldr	x17, [x16, #432]
  401aa8:	add	x16, x16, #0x1b0
  401aac:	br	x17

0000000000401ab0 <dcgettext@plt>:
  401ab0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401ab4:	ldr	x17, [x16, #440]
  401ab8:	add	x16, x16, #0x1b8
  401abc:	br	x17

0000000000401ac0 <__isoc99_sscanf@plt>:
  401ac0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401ac4:	ldr	x17, [x16, #448]
  401ac8:	add	x16, x16, #0x1c0
  401acc:	br	x17

0000000000401ad0 <errx@plt>:
  401ad0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401ad4:	ldr	x17, [x16, #456]
  401ad8:	add	x16, x16, #0x1c8
  401adc:	br	x17

0000000000401ae0 <strcspn@plt>:
  401ae0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401ae4:	ldr	x17, [x16, #464]
  401ae8:	add	x16, x16, #0x1d0
  401aec:	br	x17

0000000000401af0 <printf@plt>:
  401af0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401af4:	ldr	x17, [x16, #472]
  401af8:	add	x16, x16, #0x1d8
  401afc:	br	x17

0000000000401b00 <__errno_location@plt>:
  401b00:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b04:	ldr	x17, [x16, #480]
  401b08:	add	x16, x16, #0x1e0
  401b0c:	br	x17

0000000000401b10 <getenv@plt>:
  401b10:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b14:	ldr	x17, [x16, #488]
  401b18:	add	x16, x16, #0x1e8
  401b1c:	br	x17

0000000000401b20 <putchar@plt>:
  401b20:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b24:	ldr	x17, [x16, #496]
  401b28:	add	x16, x16, #0x1f0
  401b2c:	br	x17

0000000000401b30 <tigetnum@plt>:
  401b30:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b34:	ldr	x17, [x16, #504]
  401b38:	add	x16, x16, #0x1f8
  401b3c:	br	x17

0000000000401b40 <fprintf@plt>:
  401b40:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b44:	ldr	x17, [x16, #512]
  401b48:	add	x16, x16, #0x200
  401b4c:	br	x17

0000000000401b50 <err@plt>:
  401b50:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b54:	ldr	x17, [x16, #520]
  401b58:	add	x16, x16, #0x208
  401b5c:	br	x17

0000000000401b60 <ioctl@plt>:
  401b60:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b64:	ldr	x17, [x16, #528]
  401b68:	add	x16, x16, #0x210
  401b6c:	br	x17

0000000000401b70 <setlocale@plt>:
  401b70:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b74:	ldr	x17, [x16, #536]
  401b78:	add	x16, x16, #0x218
  401b7c:	br	x17

0000000000401b80 <ferror@plt>:
  401b80:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b84:	ldr	x17, [x16, #544]
  401b88:	add	x16, x16, #0x220
  401b8c:	br	x17

0000000000401b90 <tigetstr@plt>:
  401b90:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b94:	ldr	x17, [x16, #552]
  401b98:	add	x16, x16, #0x228
  401b9c:	br	x17

Disassembly of section .text:

0000000000401ba0 <.text>:
  401ba0:	mov	x29, #0x0                   	// #0
  401ba4:	mov	x30, #0x0                   	// #0
  401ba8:	mov	x5, x0
  401bac:	ldr	x1, [sp]
  401bb0:	add	x2, sp, #0x8
  401bb4:	mov	x6, sp
  401bb8:	movz	x0, #0x0, lsl #48
  401bbc:	movk	x0, #0x0, lsl #32
  401bc0:	movk	x0, #0x40, lsl #16
  401bc4:	movk	x0, #0x1cac
  401bc8:	movz	x3, #0x0, lsl #48
  401bcc:	movk	x3, #0x0, lsl #32
  401bd0:	movk	x3, #0x40, lsl #16
  401bd4:	movk	x3, #0x59e0
  401bd8:	movz	x4, #0x0, lsl #48
  401bdc:	movk	x4, #0x0, lsl #32
  401be0:	movk	x4, #0x40, lsl #16
  401be4:	movk	x4, #0x5a60
  401be8:	bl	4018e0 <__libc_start_main@plt>
  401bec:	bl	401960 <abort@plt>
  401bf0:	adrp	x0, 417000 <tigetstr@plt+0x15470>
  401bf4:	ldr	x0, [x0, #4064]
  401bf8:	cbz	x0, 401c00 <tigetstr@plt+0x70>
  401bfc:	b	401930 <__gmon_start__@plt>
  401c00:	ret
  401c04:	nop
  401c08:	adrp	x0, 418000 <tigetstr@plt+0x16470>
  401c0c:	add	x0, x0, #0x248
  401c10:	adrp	x1, 418000 <tigetstr@plt+0x16470>
  401c14:	add	x1, x1, #0x248
  401c18:	cmp	x1, x0
  401c1c:	b.eq	401c34 <tigetstr@plt+0xa4>  // b.none
  401c20:	adrp	x1, 405000 <tigetstr@plt+0x3470>
  401c24:	ldr	x1, [x1, #2712]
  401c28:	cbz	x1, 401c34 <tigetstr@plt+0xa4>
  401c2c:	mov	x16, x1
  401c30:	br	x16
  401c34:	ret
  401c38:	adrp	x0, 418000 <tigetstr@plt+0x16470>
  401c3c:	add	x0, x0, #0x248
  401c40:	adrp	x1, 418000 <tigetstr@plt+0x16470>
  401c44:	add	x1, x1, #0x248
  401c48:	sub	x1, x1, x0
  401c4c:	lsr	x2, x1, #63
  401c50:	add	x1, x2, x1, asr #3
  401c54:	cmp	xzr, x1, asr #1
  401c58:	asr	x1, x1, #1
  401c5c:	b.eq	401c74 <tigetstr@plt+0xe4>  // b.none
  401c60:	adrp	x2, 405000 <tigetstr@plt+0x3470>
  401c64:	ldr	x2, [x2, #2720]
  401c68:	cbz	x2, 401c74 <tigetstr@plt+0xe4>
  401c6c:	mov	x16, x2
  401c70:	br	x16
  401c74:	ret
  401c78:	stp	x29, x30, [sp, #-32]!
  401c7c:	mov	x29, sp
  401c80:	str	x19, [sp, #16]
  401c84:	adrp	x19, 418000 <tigetstr@plt+0x16470>
  401c88:	ldrb	w0, [x19, #624]
  401c8c:	cbnz	w0, 401c9c <tigetstr@plt+0x10c>
  401c90:	bl	401c08 <tigetstr@plt+0x78>
  401c94:	mov	w0, #0x1                   	// #1
  401c98:	strb	w0, [x19, #624]
  401c9c:	ldr	x19, [sp, #16]
  401ca0:	ldp	x29, x30, [sp], #32
  401ca4:	ret
  401ca8:	b	401c38 <tigetstr@plt+0xa8>
  401cac:	stp	x29, x30, [sp, #-96]!
  401cb0:	stp	x28, x27, [sp, #16]
  401cb4:	stp	x26, x25, [sp, #32]
  401cb8:	stp	x24, x23, [sp, #48]
  401cbc:	stp	x22, x21, [sp, #64]
  401cc0:	stp	x20, x19, [sp, #80]
  401cc4:	mov	x29, sp
  401cc8:	sub	sp, sp, #0x3e0
  401ccc:	mov	x19, x1
  401cd0:	mov	w20, w0
  401cd4:	add	x0, sp, #0x10
  401cd8:	mov	w2, #0x2c8                 	// #712
  401cdc:	mov	w1, wzr
  401ce0:	bl	401900 <memset@plt>
  401ce4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401ce8:	add	x1, x1, #0xf1a
  401cec:	mov	w0, #0x6                   	// #6
  401cf0:	bl	401b70 <setlocale@plt>
  401cf4:	adrp	x21, 406000 <tigetstr@plt+0x4470>
  401cf8:	add	x21, x21, #0x108
  401cfc:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401d00:	add	x1, x1, #0x113
  401d04:	mov	x0, x21
  401d08:	bl	4018d0 <bindtextdomain@plt>
  401d0c:	mov	x0, x21
  401d10:	bl	401970 <textdomain@plt>
  401d14:	adrp	x0, 403000 <tigetstr@plt+0x1470>
  401d18:	add	x0, x0, #0x65c
  401d1c:	bl	405a68 <tigetstr@plt+0x3ed8>
  401d20:	cmp	w20, #0x1
  401d24:	b.le	403538 <tigetstr@plt+0x19a8>
  401d28:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  401d2c:	adrp	x3, 405000 <tigetstr@plt+0x3470>
  401d30:	add	x2, x2, #0xf1a
  401d34:	add	x3, x3, #0xb18
  401d38:	mov	w0, w20
  401d3c:	mov	x1, x19
  401d40:	mov	x4, xzr
  401d44:	stp	xzr, xzr, [x29, #-144]
  401d48:	bl	401810 <getopt_long_only@plt>
  401d4c:	cmn	w0, #0x1
  401d50:	b.eq	402644 <tigetstr@plt+0xab4>  // b.none
  401d54:	add	x8, sp, #0x10
  401d58:	adrp	x23, 405000 <tigetstr@plt+0x3470>
  401d5c:	adrp	x24, 405000 <tigetstr@plt+0x3470>
  401d60:	add	x23, x23, #0xad0
  401d64:	add	x24, x24, #0xfb8
  401d68:	add	x25, x8, #0x2bc
  401d6c:	add	x21, x8, #0x38
  401d70:	sub	x26, x29, #0x90
  401d74:	cmp	w0, #0x88
  401d78:	b.lt	401de4 <tigetstr@plt+0x254>  // b.tstop
  401d7c:	mov	x8, xzr
  401d80:	mov	w9, #0x88                  	// #136
  401d84:	mov	x22, x24
  401d88:	cbz	w9, 401dd0 <tigetstr@plt+0x240>
  401d8c:	cmp	w9, w0
  401d90:	b.gt	401dd0 <tigetstr@plt+0x240>
  401d94:	mov	w10, #0x4                   	// #4
  401d98:	cmp	w9, w0
  401d9c:	b.eq	401db8 <tigetstr@plt+0x228>  // b.none
  401da0:	ldr	w9, [x22, x10]
  401da4:	cbz	w9, 401dd0 <tigetstr@plt+0x240>
  401da8:	cmp	w9, w0
  401dac:	add	x10, x10, #0x4
  401db0:	b.le	401d98 <tigetstr@plt+0x208>
  401db4:	b	401dd0 <tigetstr@plt+0x240>
  401db8:	ldr	w9, [x26, x8, lsl #2]
  401dbc:	cbz	w9, 401dcc <tigetstr@plt+0x23c>
  401dc0:	cmp	w9, w0
  401dc4:	b.eq	401dd0 <tigetstr@plt+0x240>  // b.none
  401dc8:	b	4033e0 <tigetstr@plt+0x1850>
  401dcc:	str	w0, [x26, x8, lsl #2]
  401dd0:	ldr	w9, [x22, #64]!
  401dd4:	cbz	w9, 401de4 <tigetstr@plt+0x254>
  401dd8:	cmp	w9, w0
  401ddc:	add	x8, x8, #0x1
  401de0:	b.le	401d88 <tigetstr@plt+0x1f8>
  401de4:	sub	w8, w0, #0x80
  401de8:	cmp	w8, #0x23
  401dec:	b.hi	403550 <tigetstr@plt+0x19c0>  // b.pmore
  401df0:	adr	x9, 401e00 <tigetstr@plt+0x270>
  401df4:	ldrh	w10, [x23, x8, lsl #1]
  401df8:	add	x9, x9, x10, lsl #2
  401dfc:	br	x9
  401e00:	ldr	x8, [x25]
  401e04:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  401e08:	ldr	x9, [x9, #592]
  401e0c:	orr	x8, x8, #0x20000000
  401e10:	str	x8, [x25]
  401e14:	str	x9, [sp, #16]
  401e18:	b	40258c <tigetstr@plt+0x9fc>
  401e1c:	ldr	x8, [x25]
  401e20:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  401e24:	ldr	x9, [x9, #592]
  401e28:	orr	x8, x8, #0x400000000000
  401e2c:	str	x8, [x25]
  401e30:	str	x9, [sp, #40]
  401e34:	b	40258c <tigetstr@plt+0x9fc>
  401e38:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401e3c:	ldr	x27, [x25]
  401e40:	ldr	x22, [x8, #592]
  401e44:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401e48:	add	x1, x1, #0x212
  401e4c:	mov	w2, #0x5                   	// #5
  401e50:	mov	x0, xzr
  401e54:	bl	401ab0 <dcgettext@plt>
  401e58:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  401e5c:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  401e60:	mov	x1, x0
  401e64:	add	x2, x2, #0xcda
  401e68:	add	x3, x3, #0x221
  401e6c:	mov	x0, x22
  401e70:	mov	x4, xzr
  401e74:	bl	4046cc <tigetstr@plt+0x2b3c>
  401e78:	ubfiz	w8, w0, #20, #1
  401e7c:	and	x9, x27, #0xffffffffffefffff
  401e80:	orr	x8, x9, x8
  401e84:	orr	x8, x8, #0x8000000000
  401e88:	b	402588 <tigetstr@plt+0x9f8>
  401e8c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401e90:	ldr	x27, [x25]
  401e94:	ldr	x22, [x8, #592]
  401e98:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401e9c:	add	x1, x1, #0x212
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	mov	x0, xzr
  401ea8:	bl	401ab0 <dcgettext@plt>
  401eac:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  401eb0:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  401eb4:	mov	x1, x0
  401eb8:	add	x2, x2, #0xcda
  401ebc:	add	x3, x3, #0x221
  401ec0:	mov	x0, x22
  401ec4:	mov	x4, xzr
  401ec8:	bl	4046cc <tigetstr@plt+0x2b3c>
  401ecc:	ubfiz	w8, w0, #18, #1
  401ed0:	and	x9, x27, #0xfffffffffffbffff
  401ed4:	orr	x8, x9, x8
  401ed8:	orr	x8, x8, #0x4000000000
  401edc:	b	402588 <tigetstr@plt+0x9f8>
  401ee0:	ldr	x8, [x25]
  401ee4:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  401ee8:	ldr	x22, [x9, #592]
  401eec:	orr	x8, x8, #0x4000000000000000
  401ef0:	str	x8, [x25]
  401ef4:	cbz	x22, 402554 <tigetstr@plt+0x9c4>
  401ef8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401efc:	add	x1, x1, #0x212
  401f00:	mov	w2, #0x5                   	// #5
  401f04:	mov	x0, xzr
  401f08:	bl	401ab0 <dcgettext@plt>
  401f0c:	mov	x1, x0
  401f10:	mov	x0, x22
  401f14:	bl	40487c <tigetstr@plt+0x2cec>
  401f18:	b	402574 <tigetstr@plt+0x9e4>
  401f1c:	ldr	x22, [x25]
  401f20:	mov	x0, x19
  401f24:	bl	403824 <tigetstr@plt+0x1c94>
  401f28:	ubfiz	w8, w0, #8, #4
  401f2c:	and	x9, x22, #0xfffffffffffff0ff
  401f30:	orr	x8, x9, x8
  401f34:	orr	x8, x8, #0x1000000000000
  401f38:	b	402588 <tigetstr@plt+0x9f8>
  401f3c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401f40:	ldr	x27, [x25]
  401f44:	ldr	x22, [x8, #592]
  401f48:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401f4c:	add	x1, x1, #0x212
  401f50:	mov	w2, #0x5                   	// #5
  401f54:	mov	x0, xzr
  401f58:	bl	401ab0 <dcgettext@plt>
  401f5c:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  401f60:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  401f64:	mov	x1, x0
  401f68:	add	x2, x2, #0xcda
  401f6c:	add	x3, x3, #0x221
  401f70:	mov	x0, x22
  401f74:	mov	x4, xzr
  401f78:	bl	4046cc <tigetstr@plt+0x2b3c>
  401f7c:	ubfiz	w8, w0, #16, #1
  401f80:	and	x9, x27, #0xfffffffffffeffff
  401f84:	orr	x8, x9, x8
  401f88:	orr	x8, x8, #0x200000000
  401f8c:	b	402588 <tigetstr@plt+0x9f8>
  401f90:	ldr	x22, [x25]
  401f94:	mov	x0, x19
  401f98:	bl	403824 <tigetstr@plt+0x1c94>
  401f9c:	ubfiz	w8, w0, #12, #4
  401fa0:	and	x9, x22, #0xffffffffffff0fff
  401fa4:	orr	x8, x9, x8
  401fa8:	orr	x8, x8, #0x2000000000000
  401fac:	b	402588 <tigetstr@plt+0x9f8>
  401fb0:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401fb4:	ldr	x0, [x8, #592]
  401fb8:	ldr	x22, [x25]
  401fbc:	bl	403768 <tigetstr@plt+0x1bd8>
  401fc0:	and	w8, w0, #0xf
  401fc4:	and	x9, x22, #0xfffffffffffffff0
  401fc8:	orr	x8, x9, x8
  401fcc:	orr	x8, x8, #0x1000000000
  401fd0:	b	402588 <tigetstr@plt+0x9f8>
  401fd4:	ldr	x8, [x25]
  401fd8:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  401fdc:	ldr	x1, [x9, #592]
  401fe0:	orr	x8, x8, #0x200000000000
  401fe4:	b	402534 <tigetstr@plt+0x9a4>
  401fe8:	ldr	x8, [x25]
  401fec:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  401ff0:	ldr	x1, [x9, #592]
  401ff4:	mov	x0, x19
  401ff8:	orr	x8, x8, #0x100000000000
  401ffc:	str	x8, [x25]
  402000:	bl	403a4c <tigetstr@plt+0x1ebc>
  402004:	str	w0, [sp, #24]
  402008:	b	40258c <tigetstr@plt+0x9fc>
  40200c:	ldr	x8, [x25]
  402010:	orr	x8, x8, #0x80000000
  402014:	b	402588 <tigetstr@plt+0x9f8>
  402018:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  40201c:	ldr	x27, [x25]
  402020:	ldr	x22, [x8, #592]
  402024:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402028:	add	x1, x1, #0x212
  40202c:	mov	w2, #0x5                   	// #5
  402030:	mov	x0, xzr
  402034:	bl	401ab0 <dcgettext@plt>
  402038:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  40203c:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  402040:	mov	x1, x0
  402044:	add	x2, x2, #0xcda
  402048:	add	x3, x3, #0x221
  40204c:	mov	x0, x22
  402050:	mov	x4, xzr
  402054:	bl	4046cc <tigetstr@plt+0x2b3c>
  402058:	ubfiz	w8, w0, #19, #1
  40205c:	and	x9, x27, #0xfffffffffff7ffff
  402060:	orr	x8, x9, x8
  402064:	orr	x8, x8, #0x4000000000000
  402068:	b	402588 <tigetstr@plt+0x9f8>
  40206c:	ldr	x8, [x25]
  402070:	orr	x8, x8, #0x100000000
  402074:	b	402588 <tigetstr@plt+0x9f8>
  402078:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  40207c:	ldr	x27, [x25]
  402080:	ldr	x22, [x8, #592]
  402084:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402088:	add	x1, x1, #0x212
  40208c:	mov	w2, #0x5                   	// #5
  402090:	mov	x0, xzr
  402094:	bl	401ab0 <dcgettext@plt>
  402098:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  40209c:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  4020a0:	mov	x1, x0
  4020a4:	add	x2, x2, #0xcda
  4020a8:	add	x3, x3, #0x221
  4020ac:	mov	x0, x22
  4020b0:	mov	x4, xzr
  4020b4:	bl	4046cc <tigetstr@plt+0x2b3c>
  4020b8:	ubfiz	w8, w0, #17, #1
  4020bc:	and	x9, x27, #0xfffffffffffdffff
  4020c0:	orr	x8, x9, x8
  4020c4:	orr	x8, x8, #0x400000000
  4020c8:	b	402588 <tigetstr@plt+0x9f8>
  4020cc:	ldr	x8, [x25]
  4020d0:	orr	x8, x8, #0x40000000
  4020d4:	b	402588 <tigetstr@plt+0x9f8>
  4020d8:	ldr	x8, [x25]
  4020dc:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  4020e0:	ldr	x1, [x9, #592]
  4020e4:	mov	x0, x19
  4020e8:	orr	x8, x8, #0x1000000000000000
  4020ec:	str	x8, [x25]
  4020f0:	bl	403a4c <tigetstr@plt+0x1ebc>
  4020f4:	str	w0, [sp, #64]
  4020f8:	b	40258c <tigetstr@plt+0x9fc>
  4020fc:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402100:	ldr	x27, [x25]
  402104:	ldr	x22, [x8, #592]
  402108:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40210c:	add	x1, x1, #0x212
  402110:	mov	w2, #0x5                   	// #5
  402114:	mov	x0, xzr
  402118:	bl	401ab0 <dcgettext@plt>
  40211c:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  402120:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  402124:	mov	x1, x0
  402128:	add	x2, x2, #0xcda
  40212c:	add	x3, x3, #0x221
  402130:	mov	x0, x22
  402134:	mov	x4, xzr
  402138:	bl	4046cc <tigetstr@plt+0x2b3c>
  40213c:	ubfiz	w8, w0, #21, #1
  402140:	and	x9, x27, #0xffffffffffdfffff
  402144:	orr	x8, x9, x8
  402148:	orr	x8, x8, #0x10000000000
  40214c:	b	402588 <tigetstr@plt+0x9f8>
  402150:	ldr	x8, [x25]
  402154:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  402158:	ldr	x22, [x9, #592]
  40215c:	orr	x27, x8, #0x80000000000
  402160:	str	x27, [x25]
  402164:	cbz	x22, 40257c <tigetstr@plt+0x9ec>
  402168:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40216c:	add	x1, x1, #0x212
  402170:	mov	w2, #0x5                   	// #5
  402174:	mov	x0, xzr
  402178:	bl	401ab0 <dcgettext@plt>
  40217c:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  402180:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  402184:	mov	x1, x0
  402188:	add	x2, x2, #0x225
  40218c:	add	x3, x3, #0x229
  402190:	mov	x0, x22
  402194:	mov	x4, xzr
  402198:	bl	4046cc <tigetstr@plt+0x2b3c>
  40219c:	ubfiz	w8, w0, #27, #1
  4021a0:	and	x9, x27, #0xfffffffff7ffffff
  4021a4:	orr	x8, x9, x8
  4021a8:	b	402588 <tigetstr@plt+0x9f8>
  4021ac:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4021b0:	ldr	x27, [x25]
  4021b4:	ldr	x22, [x8, #592]
  4021b8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4021bc:	add	x1, x1, #0x212
  4021c0:	mov	w2, #0x5                   	// #5
  4021c4:	mov	x0, xzr
  4021c8:	bl	401ab0 <dcgettext@plt>
  4021cc:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  4021d0:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  4021d4:	mov	x1, x0
  4021d8:	add	x2, x2, #0xcda
  4021dc:	add	x3, x3, #0x221
  4021e0:	mov	x0, x22
  4021e4:	mov	x4, xzr
  4021e8:	bl	4046cc <tigetstr@plt+0x2b3c>
  4021ec:	ubfiz	w8, w0, #23, #1
  4021f0:	and	x9, x27, #0xffffffffff7fffff
  4021f4:	orr	x8, x9, x8
  4021f8:	orr	x8, x8, #0x8000000000000
  4021fc:	b	402588 <tigetstr@plt+0x9f8>
  402200:	ldr	x8, [x25]
  402204:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  402208:	ldr	x1, [x9, #592]
  40220c:	orr	x8, x8, #0x10000000000000
  402210:	b	402414 <tigetstr@plt+0x884>
  402214:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402218:	ldr	x27, [x25]
  40221c:	ldr	x22, [x8, #592]
  402220:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402224:	add	x1, x1, #0x212
  402228:	mov	w2, #0x5                   	// #5
  40222c:	mov	x0, xzr
  402230:	bl	401ab0 <dcgettext@plt>
  402234:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  402238:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  40223c:	mov	x1, x0
  402240:	add	x2, x2, #0xcda
  402244:	add	x3, x3, #0x221
  402248:	mov	x0, x22
  40224c:	mov	x4, xzr
  402250:	bl	4046cc <tigetstr@plt+0x2b3c>
  402254:	ubfiz	w8, w0, #25, #1
  402258:	and	x9, x27, #0xfffffffffdffffff
  40225c:	orr	x8, x9, x8
  402260:	orr	x8, x8, #0x100000000000000
  402264:	b	402588 <tigetstr@plt+0x9f8>
  402268:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  40226c:	ldr	x27, [x25]
  402270:	ldr	x22, [x8, #592]
  402274:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402278:	add	x1, x1, #0x212
  40227c:	mov	w2, #0x5                   	// #5
  402280:	mov	x0, xzr
  402284:	bl	401ab0 <dcgettext@plt>
  402288:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  40228c:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  402290:	mov	x1, x0
  402294:	add	x2, x2, #0xcda
  402298:	add	x3, x3, #0x221
  40229c:	mov	x0, x22
  4022a0:	mov	x4, xzr
  4022a4:	bl	4046cc <tigetstr@plt+0x2b3c>
  4022a8:	ubfiz	w8, w0, #24, #1
  4022ac:	and	x9, x27, #0xfffffffffeffffff
  4022b0:	orr	x8, x9, x8
  4022b4:	orr	x8, x8, #0x80000000000000
  4022b8:	b	402588 <tigetstr@plt+0x9f8>
  4022bc:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4022c0:	ldr	x27, [x25]
  4022c4:	ldr	x22, [x8, #592]
  4022c8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4022cc:	add	x1, x1, #0x212
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	mov	x0, xzr
  4022d8:	bl	401ab0 <dcgettext@plt>
  4022dc:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  4022e0:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  4022e4:	mov	x1, x0
  4022e8:	add	x2, x2, #0xcda
  4022ec:	add	x3, x3, #0x221
  4022f0:	mov	x0, x22
  4022f4:	mov	x4, xzr
  4022f8:	bl	4046cc <tigetstr@plt+0x2b3c>
  4022fc:	ubfiz	w8, w0, #22, #1
  402300:	and	x9, x27, #0xffffffffffbfffff
  402304:	orr	x8, x9, x8
  402308:	orr	x8, x8, #0x20000000000
  40230c:	b	402588 <tigetstr@plt+0x9f8>
  402310:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402314:	ldr	x0, [x8, #592]
  402318:	ldr	x22, [x25]
  40231c:	bl	403768 <tigetstr@plt+0x1bd8>
  402320:	ubfiz	w8, w0, #4, #4
  402324:	and	x9, x22, #0xffffffffffffff0f
  402328:	orr	x8, x9, x8
  40232c:	orr	x8, x8, #0x2000000000
  402330:	b	402588 <tigetstr@plt+0x9f8>
  402334:	ldr	x8, [x25]
  402338:	orr	x8, x8, #0x800000000
  40233c:	b	402588 <tigetstr@plt+0x9f8>
  402340:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  402344:	ldr	x8, [x25]
  402348:	ldr	x22, [x9, #592]
  40234c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402350:	add	x1, x1, #0xcda
  402354:	orr	x8, x8, #0x800000000000000
  402358:	mov	x0, x22
  40235c:	str	x8, [x25]
  402360:	bl	401980 <strcmp@plt>
  402364:	cbz	w0, 402548 <tigetstr@plt+0x9b8>
  402368:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40236c:	add	x1, x1, #0x2f8
  402370:	mov	x0, x22
  402374:	bl	401980 <strcmp@plt>
  402378:	cbz	w0, 402548 <tigetstr@plt+0x9b8>
  40237c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402380:	add	x1, x1, #0x2fe
  402384:	mov	x0, x22
  402388:	bl	401980 <strcmp@plt>
  40238c:	cbz	w0, 402608 <tigetstr@plt+0xa78>
  402390:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402394:	add	x1, x1, #0x208
  402398:	mov	x0, x22
  40239c:	bl	401980 <strcmp@plt>
  4023a0:	cbz	w0, 402634 <tigetstr@plt+0xaa4>
  4023a4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4023a8:	add	x1, x1, #0x221
  4023ac:	mov	x0, x22
  4023b0:	bl	401980 <strcmp@plt>
  4023b4:	cbnz	w0, 40350c <tigetstr@plt+0x197c>
  4023b8:	mov	w8, wzr
  4023bc:	b	40254c <tigetstr@plt+0x9bc>
  4023c0:	ldr	x8, [x25]
  4023c4:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  4023c8:	ldr	x22, [x9, #592]
  4023cc:	orr	x8, x8, #0x2000000000000000
  4023d0:	str	x8, [x25]
  4023d4:	cbz	x22, 4025b8 <tigetstr@plt+0xa28>
  4023d8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4023dc:	add	x1, x1, #0x212
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	mov	x0, xzr
  4023e8:	bl	401ab0 <dcgettext@plt>
  4023ec:	mov	x1, x0
  4023f0:	mov	x0, x22
  4023f4:	bl	40487c <tigetstr@plt+0x2cec>
  4023f8:	cmp	w0, #0x7d1
  4023fc:	b.cc	4025d8 <tigetstr@plt+0xa48>  // b.lo, b.ul, b.last
  402400:	b	40350c <tigetstr@plt+0x197c>
  402404:	ldr	x8, [x25]
  402408:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  40240c:	ldr	x1, [x9, #592]
  402410:	orr	x8, x8, #0x20000000000000
  402414:	mov	x0, x19
  402418:	mov	x2, x21
  40241c:	str	x8, [x25]
  402420:	bl	403958 <tigetstr@plt+0x1dc8>
  402424:	b	40258c <tigetstr@plt+0x9fc>
  402428:	ldr	x8, [x25]
  40242c:	orr	x8, x8, #0x40000000000
  402430:	b	402588 <tigetstr@plt+0x9f8>
  402434:	ldr	x8, [x25]
  402438:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  40243c:	ldr	x22, [x9, #592]
  402440:	orr	x8, x8, #0x40000000000000
  402444:	str	x8, [x25]
  402448:	cbz	x22, 4025e0 <tigetstr@plt+0xa50>
  40244c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402450:	add	x1, x1, #0x212
  402454:	mov	w2, #0x5                   	// #5
  402458:	mov	x0, xzr
  40245c:	bl	401ab0 <dcgettext@plt>
  402460:	mov	x1, x0
  402464:	mov	x0, x22
  402468:	bl	40487c <tigetstr@plt+0x2cec>
  40246c:	sub	w8, w0, #0x1
  402470:	cmp	w8, #0xa0
  402474:	b.cc	402600 <tigetstr@plt+0xa70>  // b.lo, b.ul, b.last
  402478:	b	40350c <tigetstr@plt+0x197c>
  40247c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402480:	ldr	x27, [x25]
  402484:	ldr	x22, [x8, #592]
  402488:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40248c:	add	x1, x1, #0x212
  402490:	mov	w2, #0x5                   	// #5
  402494:	mov	x0, xzr
  402498:	bl	401ab0 <dcgettext@plt>
  40249c:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  4024a0:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  4024a4:	mov	x1, x0
  4024a8:	add	x2, x2, #0xcda
  4024ac:	add	x3, x3, #0x221
  4024b0:	mov	x0, x22
  4024b4:	mov	x4, xzr
  4024b8:	bl	4046cc <tigetstr@plt+0x2b3c>
  4024bc:	ubfiz	w8, w0, #26, #1
  4024c0:	and	x9, x27, #0xfffffffffbffffff
  4024c4:	orr	x8, x9, x8
  4024c8:	orr	x8, x8, #0x200000000000000
  4024cc:	b	402588 <tigetstr@plt+0x9f8>
  4024d0:	ldr	x27, [x25]
  4024d4:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4024d8:	ldr	x22, [x8, #592]
  4024dc:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4024e0:	orr	x8, x27, #0x400000000000000
  4024e4:	add	x1, x1, #0x212
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	mov	x0, xzr
  4024f0:	str	x8, [x25]
  4024f4:	bl	401ab0 <dcgettext@plt>
  4024f8:	mov	x1, x0
  4024fc:	mov	x0, x22
  402500:	bl	40487c <tigetstr@plt+0x2cec>
  402504:	cmp	w0, #0x9
  402508:	b.cs	40350c <tigetstr@plt+0x197c>  // b.hs, b.nlast
  40250c:	str	w0, [sp, #56]
  402510:	cbnz	w0, 40258c <tigetstr@plt+0x9fc>
  402514:	mov	x8, #0x4000000             	// #67108864
  402518:	movk	x8, #0x600, lsl #48
  40251c:	orr	x8, x27, x8
  402520:	b	402588 <tigetstr@plt+0x9f8>
  402524:	ldr	x8, [x25]
  402528:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  40252c:	ldr	x1, [x9, #592]
  402530:	orr	x8, x8, #0x800000000000
  402534:	mov	x0, x19
  402538:	str	x8, [x25]
  40253c:	bl	403b24 <tigetstr@plt+0x1f94>
  402540:	str	w0, [sp, #36]
  402544:	b	40258c <tigetstr@plt+0x9fc>
  402548:	mov	w8, #0x1                   	// #1
  40254c:	str	w8, [sp, #60]
  402550:	b	40258c <tigetstr@plt+0x9fc>
  402554:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402558:	ldrsw	x9, [x8, #600]
  40255c:	ldr	x22, [x19, x9, lsl #3]
  402560:	cbz	x22, 402570 <tigetstr@plt+0x9e0>
  402564:	ldrb	w10, [x22]
  402568:	cmp	w10, #0x2d
  40256c:	b.ne	402610 <tigetstr@plt+0xa80>  // b.any
  402570:	mov	w0, wzr
  402574:	str	w0, [sp, #32]
  402578:	b	40258c <tigetstr@plt+0x9fc>
  40257c:	mov	x9, #0x8000000             	// #134217728
  402580:	movk	x9, #0x800, lsl #32
  402584:	orr	x8, x8, x9
  402588:	str	x8, [x25]
  40258c:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  402590:	adrp	x3, 405000 <tigetstr@plt+0x3470>
  402594:	add	x2, x2, #0xf1a
  402598:	add	x3, x3, #0xb18
  40259c:	mov	w0, w20
  4025a0:	mov	x1, x19
  4025a4:	mov	x4, xzr
  4025a8:	bl	401810 <getopt_long_only@plt>
  4025ac:	cmn	w0, #0x1
  4025b0:	b.ne	401d74 <tigetstr@plt+0x1e4>  // b.any
  4025b4:	b	40263c <tigetstr@plt+0xaac>
  4025b8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4025bc:	ldrsw	x9, [x8, #600]
  4025c0:	ldr	x22, [x19, x9, lsl #3]
  4025c4:	cbz	x22, 4025d4 <tigetstr@plt+0xa44>
  4025c8:	ldrb	w10, [x22]
  4025cc:	cmp	w10, #0x2d
  4025d0:	b.ne	40261c <tigetstr@plt+0xa8c>  // b.any
  4025d4:	mov	w0, wzr
  4025d8:	str	w0, [sp, #28]
  4025dc:	b	40258c <tigetstr@plt+0x9fc>
  4025e0:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4025e4:	ldrsw	x9, [x8, #600]
  4025e8:	ldr	x22, [x19, x9, lsl #3]
  4025ec:	cbz	x22, 4025fc <tigetstr@plt+0xa6c>
  4025f0:	ldrb	w10, [x22]
  4025f4:	cmp	w10, #0x2d
  4025f8:	b.ne	402628 <tigetstr@plt+0xa98>  // b.any
  4025fc:	mov	w0, #0x8                   	// #8
  402600:	str	w0, [sp, #68]
  402604:	b	40258c <tigetstr@plt+0x9fc>
  402608:	mov	w8, #0x2                   	// #2
  40260c:	b	40254c <tigetstr@plt+0x9bc>
  402610:	add	w9, w9, #0x1
  402614:	str	w9, [x8, #600]
  402618:	b	401ef8 <tigetstr@plt+0x368>
  40261c:	add	w9, w9, #0x1
  402620:	str	w9, [x8, #600]
  402624:	b	4023d8 <tigetstr@plt+0x848>
  402628:	add	w9, w9, #0x1
  40262c:	str	w9, [x8, #600]
  402630:	b	40244c <tigetstr@plt+0x8bc>
  402634:	mov	w8, #0x3                   	// #3
  402638:	b	40254c <tigetstr@plt+0x9bc>
  40263c:	ldr	x0, [sp, #16]
  402640:	cbnz	x0, 402658 <tigetstr@plt+0xac8>
  402644:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402648:	add	x0, x0, #0xc6d
  40264c:	bl	401b10 <getenv@plt>
  402650:	str	x0, [sp, #16]
  402654:	cbz	x0, 403628 <tigetstr@plt+0x1a98>
  402658:	sub	x2, x29, #0x90
  40265c:	mov	w1, #0x1                   	// #1
  402660:	bl	4017b0 <setupterm@plt>
  402664:	cbz	w0, 402680 <tigetstr@plt+0xaf0>
  402668:	ldur	w8, [x29, #-144]
  40266c:	cmp	w8, #0x1
  402670:	b.eq	403588 <tigetstr@plt+0x19f8>  // b.none
  402674:	cbz	w8, 403594 <tigetstr@plt+0x1a04>
  402678:	cmn	w8, #0x1
  40267c:	b.eq	4035b8 <tigetstr@plt+0x1a28>  // b.none
  402680:	ldr	x19, [sp, #16]
  402684:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402688:	add	x1, x1, #0xcd9
  40268c:	mov	w2, #0x3                   	// #3
  402690:	mov	x0, x19
  402694:	bl	4018c0 <strncmp@plt>
  402698:	cbz	w0, 4026c0 <tigetstr@plt+0xb30>
  40269c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4026a0:	add	x1, x1, #0x10d
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	mov	x0, x19
  4026ac:	bl	4018c0 <strncmp@plt>
  4026b0:	cmp	w0, #0x0
  4026b4:	cset	w8, eq  // eq = none
  4026b8:	lsl	x8, x8, #28
  4026bc:	b	4026c4 <tigetstr@plt+0xb34>
  4026c0:	mov	w8, #0x10000000            	// #268435456
  4026c4:	add	x9, sp, #0x10
  4026c8:	add	x25, x9, #0x2bc
  4026cc:	ldr	x9, [x25]
  4026d0:	and	x10, x9, #0xffffffffefffffff
  4026d4:	orr	x8, x10, x8
  4026d8:	str	x8, [x25]
  4026dc:	tbz	w9, #30, 4026fc <tigetstr@plt+0xb6c>
  4026e0:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  4026e4:	add	x0, x0, #0xcdd
  4026e8:	bl	401b90 <tigetstr@plt>
  4026ec:	cmn	x0, #0x1
  4026f0:	csel	x0, xzr, x0, eq  // eq = none
  4026f4:	bl	4017e0 <putp@plt>
  4026f8:	ldr	x8, [x25]
  4026fc:	tbz	w8, #31, 4029b8 <tigetstr@plt+0xe28>
  402700:	mov	w0, wzr
  402704:	bl	401a90 <isatty@plt>
  402708:	cbz	w0, 403638 <tigetstr@plt+0x1aa8>
  40270c:	add	x2, sp, #0x2dc
  402710:	mov	w1, #0x3                   	// #3
  402714:	mov	w0, wzr
  402718:	sub	x19, x29, #0x100
  40271c:	bl	401a30 <fcntl@plt>
  402720:	sub	x1, x29, #0x100
  402724:	mov	w0, wzr
  402728:	bl	401850 <tcgetattr@plt>
  40272c:	mov	w1, #0x4                   	// #4
  402730:	mov	w2, #0x800                 	// #2048
  402734:	mov	w0, wzr
  402738:	bl	401a30 <fcntl@plt>
  40273c:	ldp	q0, q3, [x29, #-256]
  402740:	ldur	q1, [x29, #-224]
  402744:	ldur	q2, [x19, #44]
  402748:	mov	w9, #0xfffffff5            	// #-11
  40274c:	stp	q0, q3, [x29, #-144]
  402750:	stur	q1, [x29, #-112]
  402754:	stur	q2, [x19, #156]
  402758:	ldur	w8, [x29, #-132]
  40275c:	mov	w10, #0x100                 	// #256
  402760:	sub	x2, x29, #0x90
  402764:	mov	w1, #0x2                   	// #2
  402768:	and	w8, w8, w9
  40276c:	mov	w0, wzr
  402770:	stur	w8, [x29, #-132]
  402774:	sturh	w10, [x29, #-122]
  402778:	bl	401a80 <tcsetattr@plt>
  40277c:	adrp	x20, 406000 <tigetstr@plt+0x4470>
  402780:	add	x20, x20, #0xe56
  402784:	mov	w21, #0x1b                  	// #27
  402788:	bl	401b00 <__errno_location@plt>
  40278c:	adrp	x8, 405000 <tigetstr@plt+0x3470>
  402790:	ldr	q0, [x8, #2736]
  402794:	mov	x19, x0
  402798:	str	q0, [sp]
  40279c:	mov	w0, wzr
  4027a0:	mov	x1, x20
  4027a4:	mov	x2, x21
  4027a8:	str	wzr, [x19]
  4027ac:	bl	401940 <write@plt>
  4027b0:	cmp	x0, #0x1
  4027b4:	b.lt	4027cc <tigetstr@plt+0xc3c>  // b.tstop
  4027b8:	ldr	w8, [x19]
  4027bc:	subs	x21, x21, x0
  4027c0:	add	x9, x20, x0
  4027c4:	csel	x20, x20, x9, eq  // eq = none
  4027c8:	b	4027e0 <tigetstr@plt+0xc50>
  4027cc:	ldr	w8, [x19]
  4027d0:	cmp	w8, #0xb
  4027d4:	b.eq	4027e0 <tigetstr@plt+0xc50>  // b.none
  4027d8:	cmp	w8, #0x4
  4027dc:	b.ne	40293c <tigetstr@plt+0xdac>  // b.any
  4027e0:	cmp	w8, #0xb
  4027e4:	b.ne	4027fc <tigetstr@plt+0xc6c>  // b.any
  4027e8:	ldr	q0, [sp]
  4027ec:	sub	x0, x29, #0x90
  4027f0:	mov	x1, xzr
  4027f4:	stur	q0, [x29, #-144]
  4027f8:	bl	4019d0 <nanosleep@plt>
  4027fc:	cbnz	x21, 40279c <tigetstr@plt+0xc0c>
  402800:	adrp	x9, 405000 <tigetstr@plt+0x3470>
  402804:	ldr	q0, [x9, #2752]
  402808:	sub	x8, x29, #0x90
  40280c:	mov	x22, xzr
  402810:	sub	x23, x29, #0xb0
  402814:	add	x24, x8, #0x8
  402818:	str	q0, [sp]
  40281c:	mov	w26, #0x1f                  	// #31
  402820:	mov	w27, #0x1                   	// #1
  402824:	add	x20, x23, x22
  402828:	sub	x21, x26, x22
  40282c:	cmp	x22, #0x1e
  402830:	b.hi	4028c0 <tigetstr@plt+0xd30>  // b.pmore
  402834:	movi	v0.2d, #0x0
  402838:	stp	q0, q0, [x24, #80]
  40283c:	stp	q0, q0, [x24, #48]
  402840:	stp	q0, q0, [x24, #16]
  402844:	str	q0, [x24]
  402848:	ldr	q0, [sp]
  40284c:	str	xzr, [x24, #112]
  402850:	stur	x27, [x29, #-144]
  402854:	stur	q0, [x29, #-16]
  402858:	sub	x1, x29, #0x90
  40285c:	sub	x4, x29, #0x10
  402860:	mov	w0, #0x1                   	// #1
  402864:	mov	x2, xzr
  402868:	mov	x3, xzr
  40286c:	bl	401aa0 <select@plt>
  402870:	tbz	w0, #31, 402884 <tigetstr@plt+0xcf4>
  402874:	ldr	w8, [x19]
  402878:	cmp	w8, #0x4
  40287c:	b.eq	402858 <tigetstr@plt+0xcc8>  // b.none
  402880:	b	4033c0 <tigetstr@plt+0x1830>
  402884:	cbz	w0, 4028c0 <tigetstr@plt+0xd30>
  402888:	mov	w0, wzr
  40288c:	mov	x1, x20
  402890:	mov	x2, x21
  402894:	bl	401a60 <read@plt>
  402898:	tbz	x0, #63, 4028ac <tigetstr@plt+0xd1c>
  40289c:	ldr	w8, [x19]
  4028a0:	cmp	w8, #0x4
  4028a4:	b.eq	40282c <tigetstr@plt+0xc9c>  // b.none
  4028a8:	b	402968 <tigetstr@plt+0xdd8>
  4028ac:	add	x22, x0, x22
  4028b0:	add	x8, x22, x23
  4028b4:	ldurb	w8, [x8, #-1]
  4028b8:	cmp	w8, #0x52
  4028bc:	b.ne	402824 <tigetstr@plt+0xc94>  // b.any
  4028c0:	ldr	w2, [sp, #732]
  4028c4:	sub	x8, x29, #0xb0
  4028c8:	mov	w1, #0x4                   	// #4
  4028cc:	mov	w0, wzr
  4028d0:	strb	wzr, [x8, x22]
  4028d4:	bl	401a30 <fcntl@plt>
  4028d8:	sub	x2, x29, #0x100
  4028dc:	mov	w0, wzr
  4028e0:	mov	w1, wzr
  4028e4:	bl	401a80 <tcsetattr@plt>
  4028e8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4028ec:	add	x1, x1, #0xeae
  4028f0:	sub	x0, x29, #0xb0
  4028f4:	sub	x2, x29, #0xb4
  4028f8:	sub	x3, x29, #0xb8
  4028fc:	bl	401ac0 <__isoc99_sscanf@plt>
  402900:	cmp	w0, #0x2
  402904:	b.ne	402948 <tigetstr@plt+0xdb8>  // b.any
  402908:	sub	x2, x29, #0xc0
  40290c:	mov	w1, #0x5413                	// #21523
  402910:	mov	w0, wzr
  402914:	stur	xzr, [x29, #-192]
  402918:	bl	401b60 <ioctl@plt>
  40291c:	ldp	w9, w8, [x29, #-184]
  402920:	sub	x2, x29, #0xc0
  402924:	mov	w1, #0x5414                	// #21524
  402928:	mov	w0, wzr
  40292c:	sturh	w8, [x29, #-192]
  402930:	sturh	w9, [x29, #-190]
  402934:	bl	401b60 <ioctl@plt>
  402938:	b	4029b8 <tigetstr@plt+0xe28>
  40293c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402940:	add	x1, x1, #0xe95
  402944:	b	402970 <tigetstr@plt+0xde0>
  402948:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40294c:	add	x1, x1, #0xeb7
  402950:	mov	w2, #0x5                   	// #5
  402954:	mov	x0, xzr
  402958:	bl	401ab0 <dcgettext@plt>
  40295c:	sub	x1, x29, #0xb0
  402960:	bl	401a50 <warnx@plt>
  402964:	b	4029a0 <tigetstr@plt+0xe10>
  402968:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40296c:	add	x1, x1, #0xea2
  402970:	mov	w2, #0x5                   	// #5
  402974:	mov	x0, xzr
  402978:	bl	401ab0 <dcgettext@plt>
  40297c:	bl	401990 <warn@plt>
  402980:	ldr	w2, [sp, #732]
  402984:	mov	w1, #0x4                   	// #4
  402988:	mov	w0, wzr
  40298c:	bl	401a30 <fcntl@plt>
  402990:	sub	x2, x29, #0x100
  402994:	mov	w0, wzr
  402998:	mov	w1, wzr
  40299c:	bl	401a80 <tcsetattr@plt>
  4029a0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4029a4:	add	x1, x1, #0xce1
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	mov	x0, xzr
  4029b0:	bl	401ab0 <dcgettext@plt>
  4029b4:	bl	401a50 <warnx@plt>
  4029b8:	ldr	x8, [x25]
  4029bc:	tbz	x8, #32, 4029dc <tigetstr@plt+0xe4c>
  4029c0:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  4029c4:	add	x0, x0, #0xcee
  4029c8:	bl	401b90 <tigetstr@plt>
  4029cc:	cmn	x0, #0x1
  4029d0:	csel	x0, xzr, x0, eq  // eq = none
  4029d4:	bl	4017e0 <putp@plt>
  4029d8:	ldr	x8, [x25]
  4029dc:	tbz	x8, #33, 402a08 <tigetstr@plt+0xe78>
  4029e0:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  4029e4:	adrp	x10, 406000 <tigetstr@plt+0x4470>
  4029e8:	add	x9, x9, #0xcf2
  4029ec:	add	x10, x10, #0xcf8
  4029f0:	tst	x8, #0x10000
  4029f4:	csel	x0, x10, x9, eq  // eq = none
  4029f8:	bl	401b90 <tigetstr@plt>
  4029fc:	cmn	x0, #0x1
  402a00:	csel	x0, xzr, x0, eq  // eq = none
  402a04:	bl	4017e0 <putp@plt>
  402a08:	ldr	x8, [x25]
  402a0c:	tbz	x8, #34, 402a38 <tigetstr@plt+0xea8>
  402a10:	adrp	x10, 418000 <tigetstr@plt+0x16470>
  402a14:	ldr	x1, [x10, #608]
  402a18:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  402a1c:	adrp	x10, 406000 <tigetstr@plt+0x4470>
  402a20:	add	x9, x9, #0xcfe
  402a24:	add	x10, x10, #0xd04
  402a28:	tst	x8, #0x20000
  402a2c:	csel	x0, x10, x9, eq  // eq = none
  402a30:	bl	401780 <fputs@plt>
  402a34:	ldr	x8, [x25]
  402a38:	tbz	x8, #51, 402a78 <tigetstr@plt+0xee8>
  402a3c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402a40:	add	x1, x1, #0xd0a
  402a44:	add	x0, sp, #0x10
  402a48:	bl	404134 <tigetstr@plt+0x25a4>
  402a4c:	cbz	w0, 402a78 <tigetstr@plt+0xee8>
  402a50:	ldr	x8, [x25]
  402a54:	adrp	x10, 418000 <tigetstr@plt+0x16470>
  402a58:	ldr	x1, [x10, #608]
  402a5c:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  402a60:	adrp	x10, 406000 <tigetstr@plt+0x4470>
  402a64:	add	x9, x9, #0xd13
  402a68:	add	x10, x10, #0xd19
  402a6c:	tst	x8, #0x800000
  402a70:	csel	x0, x10, x9, eq  // eq = none
  402a74:	bl	401780 <fputs@plt>
  402a78:	ldrb	w8, [x25, #6]
  402a7c:	tbz	w8, #7, 402abc <tigetstr@plt+0xf2c>
  402a80:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402a84:	add	x1, x1, #0xd1f
  402a88:	add	x0, sp, #0x10
  402a8c:	bl	404134 <tigetstr@plt+0x25a4>
  402a90:	cbz	w0, 402abc <tigetstr@plt+0xf2c>
  402a94:	ldr	x8, [x25]
  402a98:	adrp	x10, 418000 <tigetstr@plt+0x16470>
  402a9c:	ldr	x1, [x10, #608]
  402aa0:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  402aa4:	adrp	x10, 406000 <tigetstr@plt+0x4470>
  402aa8:	add	x9, x9, #0xd2f
  402aac:	add	x10, x10, #0xd35
  402ab0:	tst	x8, #0x1000000
  402ab4:	csel	x0, x10, x9, eq  // eq = none
  402ab8:	bl	401780 <fputs@plt>
  402abc:	ldr	x8, [x25]
  402ac0:	tbz	x8, #35, 402af0 <tigetstr@plt+0xf60>
  402ac4:	tbnz	w8, #28, 402ae4 <tigetstr@plt+0xf54>
  402ac8:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402acc:	add	x0, x0, #0xd40
  402ad0:	bl	401b90 <tigetstr@plt>
  402ad4:	cmn	x0, #0x1
  402ad8:	csel	x0, xzr, x0, eq  // eq = none
  402adc:	bl	4017e0 <putp@plt>
  402ae0:	b	402af0 <tigetstr@plt+0xf60>
  402ae4:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402ae8:	add	x0, x0, #0xd3b
  402aec:	bl	401af0 <printf@plt>
  402af0:	ldr	x8, [x25]
  402af4:	tbnz	x8, #36, 402b04 <tigetstr@plt+0xf74>
  402af8:	tbnz	x8, #37, 402b28 <tigetstr@plt+0xf98>
  402afc:	tbnz	x8, #48, 402b4c <tigetstr@plt+0xfbc>
  402b00:	b	402b74 <tigetstr@plt+0xfe4>
  402b04:	mov	w1, #0x30                  	// #48
  402b08:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402b0c:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  402b10:	bfxil	w1, w8, #0, #4
  402b14:	add	x0, x0, #0xd45
  402b18:	add	x2, x2, #0xd3e
  402b1c:	bl	401af0 <printf@plt>
  402b20:	ldr	x8, [x25]
  402b24:	tbz	x8, #37, 402afc <tigetstr@plt+0xf6c>
  402b28:	mov	w1, #0x30                  	// #48
  402b2c:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402b30:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  402b34:	bfxil	w1, w8, #4, #4
  402b38:	add	x0, x0, #0xd4d
  402b3c:	add	x2, x2, #0xd3e
  402b40:	bl	401af0 <printf@plt>
  402b44:	ldr	x8, [x25]
  402b48:	tbz	x8, #48, 402b74 <tigetstr@plt+0xfe4>
  402b4c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402b50:	add	x1, x1, #0xd55
  402b54:	add	x0, sp, #0x10
  402b58:	bl	404134 <tigetstr@plt+0x25a4>
  402b5c:	cbz	w0, 402b74 <tigetstr@plt+0xfe4>
  402b60:	ldr	w8, [x25]
  402b64:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402b68:	add	x0, x0, #0xd5f
  402b6c:	ubfx	w1, w8, #8, #4
  402b70:	bl	401af0 <printf@plt>
  402b74:	ldr	x8, [x25]
  402b78:	tbnz	x8, #49, 402b88 <tigetstr@plt+0xff8>
  402b7c:	tbnz	x8, #56, 402ba0 <tigetstr@plt+0x1010>
  402b80:	tbnz	x8, #38, 402bcc <tigetstr@plt+0x103c>
  402b84:	b	402c10 <tigetstr@plt+0x1080>
  402b88:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402b8c:	ubfx	w1, w8, #12, #4
  402b90:	add	x0, x0, #0xd67
  402b94:	bl	401af0 <printf@plt>
  402b98:	ldr	x8, [x25]
  402b9c:	tbz	x8, #56, 402b80 <tigetstr@plt+0xff0>
  402ba0:	adrp	x10, 418000 <tigetstr@plt+0x16470>
  402ba4:	ldr	x1, [x10, #608]
  402ba8:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  402bac:	adrp	x10, 406000 <tigetstr@plt+0x4470>
  402bb0:	add	x9, x9, #0xd6f
  402bb4:	add	x10, x10, #0xd75
  402bb8:	tst	x8, #0x2000000
  402bbc:	csel	x0, x10, x9, eq  // eq = none
  402bc0:	bl	401780 <fputs@plt>
  402bc4:	ldr	x8, [x25]
  402bc8:	tbz	x8, #38, 402c10 <tigetstr@plt+0x1080>
  402bcc:	tbnz	w8, #18, 402be0 <tigetstr@plt+0x1050>
  402bd0:	tbnz	w8, #28, 402bfc <tigetstr@plt+0x106c>
  402bd4:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402bd8:	add	x0, x0, #0xd40
  402bdc:	b	402be8 <tigetstr@plt+0x1058>
  402be0:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402be4:	add	x0, x0, #0x1c3
  402be8:	bl	401b90 <tigetstr@plt>
  402bec:	cmn	x0, #0x1
  402bf0:	csel	x0, xzr, x0, eq  // eq = none
  402bf4:	bl	4017e0 <putp@plt>
  402bf8:	b	402c10 <tigetstr@plt+0x1080>
  402bfc:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402c00:	ldr	x1, [x8, #608]
  402c04:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402c08:	add	x0, x0, #0xd7b
  402c0c:	bl	401780 <fputs@plt>
  402c10:	ldr	x8, [x25]
  402c14:	tbz	x8, #50, 402c5c <tigetstr@plt+0x10cc>
  402c18:	tbnz	w8, #19, 402c2c <tigetstr@plt+0x109c>
  402c1c:	tbnz	w8, #28, 402c48 <tigetstr@plt+0x10b8>
  402c20:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402c24:	add	x0, x0, #0xd40
  402c28:	b	402c34 <tigetstr@plt+0x10a4>
  402c2c:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402c30:	add	x0, x0, #0xd81
  402c34:	bl	401b90 <tigetstr@plt>
  402c38:	cmn	x0, #0x1
  402c3c:	csel	x0, xzr, x0, eq  // eq = none
  402c40:	bl	4017e0 <putp@plt>
  402c44:	b	402c5c <tigetstr@plt+0x10cc>
  402c48:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402c4c:	ldr	x1, [x8, #608]
  402c50:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402c54:	add	x0, x0, #0xd7b
  402c58:	bl	401780 <fputs@plt>
  402c5c:	ldr	x8, [x25]
  402c60:	tbz	x8, #39, 402ca8 <tigetstr@plt+0x1118>
  402c64:	tbnz	w8, #20, 402c78 <tigetstr@plt+0x10e8>
  402c68:	tbnz	w8, #28, 402c94 <tigetstr@plt+0x1104>
  402c6c:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402c70:	add	x0, x0, #0xd40
  402c74:	b	402c80 <tigetstr@plt+0x10f0>
  402c78:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402c7c:	add	x0, x0, #0x1d4
  402c80:	bl	401b90 <tigetstr@plt>
  402c84:	cmn	x0, #0x1
  402c88:	csel	x0, xzr, x0, eq  // eq = none
  402c8c:	bl	4017e0 <putp@plt>
  402c90:	b	402ca8 <tigetstr@plt+0x1118>
  402c94:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402c98:	ldr	x1, [x8, #608]
  402c9c:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402ca0:	add	x0, x0, #0xd85
  402ca4:	bl	401780 <fputs@plt>
  402ca8:	ldr	x8, [x25]
  402cac:	tbz	x8, #40, 402cf4 <tigetstr@plt+0x1164>
  402cb0:	tbnz	w8, #21, 402cc4 <tigetstr@plt+0x1134>
  402cb4:	tbnz	w8, #28, 402ce0 <tigetstr@plt+0x1150>
  402cb8:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402cbc:	add	x0, x0, #0xd40
  402cc0:	b	402ccc <tigetstr@plt+0x113c>
  402cc4:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402cc8:	add	x0, x0, #0xd8b
  402ccc:	bl	401b90 <tigetstr@plt>
  402cd0:	cmn	x0, #0x1
  402cd4:	csel	x0, xzr, x0, eq  // eq = none
  402cd8:	bl	4017e0 <putp@plt>
  402cdc:	b	402cf4 <tigetstr@plt+0x1164>
  402ce0:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402ce4:	ldr	x1, [x8, #608]
  402ce8:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402cec:	add	x0, x0, #0xd8f
  402cf0:	bl	401780 <fputs@plt>
  402cf4:	ldr	x8, [x25]
  402cf8:	tbz	x8, #41, 402d28 <tigetstr@plt+0x1198>
  402cfc:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  402d00:	adrp	x10, 406000 <tigetstr@plt+0x4470>
  402d04:	add	x9, x9, #0xd95
  402d08:	add	x10, x10, #0xd9a
  402d0c:	tst	x8, #0x400000
  402d10:	csel	x0, x10, x9, eq  // eq = none
  402d14:	bl	401b90 <tigetstr@plt>
  402d18:	cmn	x0, #0x1
  402d1c:	csel	x0, xzr, x0, eq  // eq = none
  402d20:	bl	4017e0 <putp@plt>
  402d24:	ldr	x8, [x25]
  402d28:	tbz	x8, #42, 402d54 <tigetstr@plt+0x11c4>
  402d2c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402d30:	add	x1, x1, #0xd9f
  402d34:	add	x0, sp, #0x10
  402d38:	bl	404134 <tigetstr@plt+0x25a4>
  402d3c:	cbz	w0, 402d54 <tigetstr@plt+0x11c4>
  402d40:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402d44:	ldr	x1, [x8, #608]
  402d48:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402d4c:	add	x0, x0, #0xda7
  402d50:	bl	401780 <fputs@plt>
  402d54:	ldr	x8, [x25]
  402d58:	tbz	x8, #43, 402d88 <tigetstr@plt+0x11f8>
  402d5c:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  402d60:	adrp	x10, 406000 <tigetstr@plt+0x4470>
  402d64:	add	x9, x9, #0x1ec
  402d68:	add	x10, x10, #0xeab
  402d6c:	tst	x8, #0x8000000
  402d70:	csel	x0, x10, x9, eq  // eq = none
  402d74:	bl	401b90 <tigetstr@plt>
  402d78:	cmn	x0, #0x1
  402d7c:	csel	x0, xzr, x0, eq  // eq = none
  402d80:	bl	4017e0 <putp@plt>
  402d84:	ldr	x8, [x25]
  402d88:	tbz	x8, #52, 402ea8 <tigetstr@plt+0x1318>
  402d8c:	ldr	w1, [sp, #72]
  402d90:	cmn	w1, #0x1
  402d94:	b.eq	402dcc <tigetstr@plt+0x123c>  // b.none
  402d98:	cmp	w1, #0x1
  402d9c:	b.lt	402dc4 <tigetstr@plt+0x1234>  // b.tstop
  402da0:	add	x8, sp, #0x10
  402da4:	adrp	x19, 406000 <tigetstr@plt+0x4470>
  402da8:	add	x20, x8, #0x3c
  402dac:	add	x19, x19, #0xdac
  402db0:	mov	x0, x19
  402db4:	bl	401af0 <printf@plt>
  402db8:	ldr	w1, [x20], #4
  402dbc:	cmp	w1, #0x0
  402dc0:	b.gt	402db0 <tigetstr@plt+0x1220>
  402dc4:	mov	w0, #0xd                   	// #13
  402dc8:	b	402ea4 <tigetstr@plt+0x1314>
  402dcc:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402dd0:	add	x0, x0, #0xf01
  402dd4:	bl	401b30 <tigetnum@plt>
  402dd8:	subs	w22, w0, #0x1
  402ddc:	b.lt	402ea8 <tigetstr@plt+0x1318>  // b.tstop
  402de0:	mov	w19, w0
  402de4:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402de8:	add	x0, x0, #0xf06
  402dec:	bl	401af0 <printf@plt>
  402df0:	cmp	w19, #0xd
  402df4:	b.lt	402e3c <tigetstr@plt+0x12ac>  // b.tstop
  402df8:	adrp	x21, 406000 <tigetstr@plt+0x4470>
  402dfc:	sub	w23, w19, #0x2
  402e00:	mov	w20, #0xa                   	// #10
  402e04:	add	x21, x21, #0xf11
  402e08:	mov	x0, x21
  402e0c:	mov	w1, w20
  402e10:	bl	401af0 <printf@plt>
  402e14:	add	w20, w20, #0xa
  402e18:	cmp	w20, w23
  402e1c:	b.lt	402e08 <tigetstr@plt+0x1278>  // b.tstop
  402e20:	mov	w0, #0xa                   	// #10
  402e24:	bl	401b20 <putchar@plt>
  402e28:	cmp	w19, #0x0
  402e2c:	b.gt	402e44 <tigetstr@plt+0x12b4>
  402e30:	mov	w0, #0xa                   	// #10
  402e34:	bl	401b20 <putchar@plt>
  402e38:	b	402ea0 <tigetstr@plt+0x1310>
  402e3c:	mov	w0, #0xa                   	// #10
  402e40:	bl	401b20 <putchar@plt>
  402e44:	mov	w21, #0xcccd                	// #52429
  402e48:	mov	w20, #0x1                   	// #1
  402e4c:	movk	w21, #0xcccc, lsl #16
  402e50:	mov	w23, #0xa                   	// #10
  402e54:	mov	w24, w19
  402e58:	umull	x8, w20, w21
  402e5c:	lsr	x8, x8, #35
  402e60:	msub	w8, w8, w23, w20
  402e64:	orr	w0, w8, #0x30
  402e68:	bl	401b20 <putchar@plt>
  402e6c:	subs	w24, w24, #0x1
  402e70:	add	w20, w20, #0x1
  402e74:	b.ne	402e58 <tigetstr@plt+0x12c8>  // b.any
  402e78:	mov	w0, #0xa                   	// #10
  402e7c:	bl	401b20 <putchar@plt>
  402e80:	cmp	w19, #0x2
  402e84:	b.lt	402ea0 <tigetstr@plt+0x1310>  // b.tstop
  402e88:	adrp	x19, 406000 <tigetstr@plt+0x4470>
  402e8c:	add	x19, x19, #0xf17
  402e90:	mov	x0, x19
  402e94:	bl	401af0 <printf@plt>
  402e98:	subs	w22, w22, #0x1
  402e9c:	b.ne	402e90 <tigetstr@plt+0x1300>  // b.any
  402ea0:	mov	w0, #0xa                   	// #10
  402ea4:	bl	401b20 <putchar@plt>
  402ea8:	ldrb	w8, [x25, #6]
  402eac:	tbz	w8, #5, 402f1c <tigetstr@plt+0x138c>
  402eb0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402eb4:	add	x1, x1, #0xdb4
  402eb8:	add	x0, sp, #0x10
  402ebc:	bl	404134 <tigetstr@plt+0x25a4>
  402ec0:	cbz	w0, 402f1c <tigetstr@plt+0x138c>
  402ec4:	ldr	w1, [sp, #72]
  402ec8:	cmn	w1, #0x1
  402ecc:	b.eq	402f00 <tigetstr@plt+0x1370>  // b.none
  402ed0:	cmp	w1, #0x1
  402ed4:	b.lt	402f14 <tigetstr@plt+0x1384>  // b.tstop
  402ed8:	add	x8, sp, #0x10
  402edc:	adrp	x19, 406000 <tigetstr@plt+0x4470>
  402ee0:	add	x20, x8, #0x3c
  402ee4:	add	x19, x19, #0xdc3
  402ee8:	mov	x0, x19
  402eec:	bl	401af0 <printf@plt>
  402ef0:	ldr	w1, [x20], #4
  402ef4:	cmp	w1, #0x0
  402ef8:	b.gt	402ee8 <tigetstr@plt+0x1358>
  402efc:	b	402f14 <tigetstr@plt+0x1384>
  402f00:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402f04:	ldr	x1, [x8, #608]
  402f08:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402f0c:	add	x0, x0, #0xdbe
  402f10:	bl	401780 <fputs@plt>
  402f14:	mov	w0, #0xd                   	// #13
  402f18:	bl	401b20 <putchar@plt>
  402f1c:	ldrb	w8, [x25, #6]
  402f20:	tbz	w8, #6, 402f84 <tigetstr@plt+0x13f4>
  402f24:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402f28:	add	x1, x1, #0xdcc
  402f2c:	add	x0, sp, #0x10
  402f30:	bl	404134 <tigetstr@plt+0x25a4>
  402f34:	cbz	w0, 402f84 <tigetstr@plt+0x13f4>
  402f38:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402f3c:	ldr	x1, [x8, #608]
  402f40:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402f44:	add	x0, x0, #0xdd6
  402f48:	bl	401780 <fputs@plt>
  402f4c:	ldr	w1, [sp, #68]
  402f50:	cmp	w1, #0x9f
  402f54:	b.gt	402f7c <tigetstr@plt+0x13ec>
  402f58:	adrp	x19, 406000 <tigetstr@plt+0x4470>
  402f5c:	add	w20, w1, #0x1
  402f60:	add	x19, x19, #0xddc
  402f64:	mov	x0, x19
  402f68:	bl	401af0 <printf@plt>
  402f6c:	ldr	w1, [sp, #68]
  402f70:	add	w20, w1, w20
  402f74:	cmp	w20, #0xa1
  402f78:	b.lt	402f64 <tigetstr@plt+0x13d4>  // b.tstop
  402f7c:	mov	w0, #0xd                   	// #13
  402f80:	bl	401b20 <putchar@plt>
  402f84:	ldrb	w8, [x25, #5]
  402f88:	tbz	w8, #4, 403064 <tigetstr@plt+0x14d4>
  402f8c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402f90:	add	x1, x1, #0xde4
  402f94:	add	x0, sp, #0x10
  402f98:	bl	404134 <tigetstr@plt+0x25a4>
  402f9c:	cbz	w0, 403064 <tigetstr@plt+0x14d4>
  402fa0:	ldr	w1, [sp, #24]
  402fa4:	tbnz	w1, #31, 402fb8 <tigetstr@plt+0x1428>
  402fa8:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402fac:	add	x0, x0, #0xf1b
  402fb0:	bl	401af0 <printf@plt>
  402fb4:	b	403064 <tigetstr@plt+0x14d4>
  402fb8:	cmn	w1, #0x3
  402fbc:	b.eq	403020 <tigetstr@plt+0x1490>  // b.none
  402fc0:	cmn	w1, #0x2
  402fc4:	b.eq	402ff8 <tigetstr@plt+0x1468>  // b.none
  402fc8:	cmn	w1, #0x1
  402fcc:	b.ne	403658 <tigetstr@plt+0x1ac8>  // b.any
  402fd0:	mov	w8, #0xe                   	// #14
  402fd4:	sub	x2, x29, #0x90
  402fd8:	mov	w1, #0x541c                	// #21532
  402fdc:	mov	w0, wzr
  402fe0:	sturb	w8, [x29, #-144]
  402fe4:	bl	401b60 <ioctl@plt>
  402fe8:	cbz	w0, 403064 <tigetstr@plt+0x14d4>
  402fec:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402ff0:	add	x1, x1, #0xf23
  402ff4:	b	403054 <tigetstr@plt+0x14c4>
  402ff8:	mov	w8, #0x4                   	// #4
  402ffc:	sub	x2, x29, #0x90
  403000:	mov	w1, #0x541c                	// #21532
  403004:	mov	w0, wzr
  403008:	sturb	w8, [x29, #-144]
  40300c:	bl	401b60 <ioctl@plt>
  403010:	cbz	w0, 403064 <tigetstr@plt+0x14d4>
  403014:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403018:	add	x1, x1, #0xf36
  40301c:	b	403054 <tigetstr@plt+0x14c4>
  403020:	mov	w8, #0xf                   	// #15
  403024:	sub	x2, x29, #0x90
  403028:	mov	w1, #0x541c                	// #21532
  40302c:	mov	w0, wzr
  403030:	sturb	w8, [x29, #-144]
  403034:	bl	401b60 <ioctl@plt>
  403038:	tbnz	w0, #31, 40304c <tigetstr@plt+0x14bc>
  40303c:	mov	w1, w0
  403040:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  403044:	add	x0, x0, #0xf63
  403048:	b	402fb0 <tigetstr@plt+0x1420>
  40304c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403050:	add	x1, x1, #0xf4b
  403054:	mov	w2, #0x5                   	// #5
  403058:	mov	x0, xzr
  40305c:	bl	401ab0 <dcgettext@plt>
  403060:	bl	401990 <warn@plt>
  403064:	ldr	x8, [x25]
  403068:	tbz	x8, #59, 4030ac <tigetstr@plt+0x151c>
  40306c:	ldr	w8, [sp, #60]
  403070:	mov	w9, #0xa                   	// #10
  403074:	sub	x2, x29, #0x90
  403078:	mov	w1, #0x541c                	// #21532
  40307c:	mov	w0, wzr
  403080:	sturb	w9, [x29, #-144]
  403084:	sturb	w8, [x29, #-143]
  403088:	bl	401b60 <ioctl@plt>
  40308c:	cbz	w0, 4030a8 <tigetstr@plt+0x1518>
  403090:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403094:	add	x1, x1, #0xdec
  403098:	mov	w2, #0x5                   	// #5
  40309c:	mov	x0, xzr
  4030a0:	bl	401ab0 <dcgettext@plt>
  4030a4:	bl	401990 <warn@plt>
  4030a8:	ldr	x8, [x25]
  4030ac:	tbz	x8, #60, 4030c4 <tigetstr@plt+0x1534>
  4030b0:	ldr	w1, [sp, #64]
  4030b4:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  4030b8:	add	x0, x0, #0xe0a
  4030bc:	bl	401af0 <printf@plt>
  4030c0:	ldr	x8, [x25]
  4030c4:	mov	x9, #0xa00000000000        	// #175921860444160
  4030c8:	tst	x8, x9
  4030cc:	b.eq	4032ac <tigetstr@plt+0x171c>  // b.none
  4030d0:	ldr	w2, [sp, #36]
  4030d4:	add	x8, sp, #0x10
  4030d8:	add	x0, x8, #0x20
  4030dc:	cbz	w2, 4030f0 <tigetstr@plt+0x1560>
  4030e0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4030e4:	add	x1, x1, #0xfa6
  4030e8:	bl	404194 <tigetstr@plt+0x2604>
  4030ec:	b	4030fc <tigetstr@plt+0x156c>
  4030f0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4030f4:	add	x1, x1, #0xfb2
  4030f8:	bl	404194 <tigetstr@plt+0x2604>
  4030fc:	ldr	x0, [sp, #48]
  403100:	mov	w1, wzr
  403104:	bl	4018b0 <open@plt>
  403108:	tbnz	w0, #31, 4034e8 <tigetstr@plt+0x1958>
  40310c:	mov	w20, w0
  403110:	ldr	x0, [sp, #40]
  403114:	cbnz	x0, 403124 <tigetstr@plt+0x1594>
  403118:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  40311c:	add	x0, x0, #0xf67
  403120:	str	x0, [sp, #40]
  403124:	ldr	x8, [x25]
  403128:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  40312c:	adrp	x10, 406000 <tigetstr@plt+0x4470>
  403130:	add	x9, x9, #0x295
  403134:	add	x10, x10, #0xfba
  403138:	tst	x8, #0x200000000000
  40313c:	csel	x1, x10, x9, eq  // eq = none
  403140:	bl	401890 <fopen@plt>
  403144:	cbz	x0, 4035c4 <tigetstr@plt+0x1a34>
  403148:	mov	x19, x0
  40314c:	sub	x1, x29, #0x90
  403150:	mov	w2, #0x4                   	// #4
  403154:	mov	w0, w20
  403158:	bl	401a60 <read@plt>
  40315c:	cmp	x0, #0x4
  403160:	b.ne	4034e8 <tigetstr@plt+0x1958>  // b.any
  403164:	ldurb	w26, [x29, #-144]
  403168:	ldurb	w27, [x29, #-143]
  40316c:	umull	x8, w27, w26
  403170:	cbz	w8, 4034e8 <tigetstr@plt+0x1958>
  403174:	lsl	x23, x8, #1
  403178:	mov	x0, x23
  40317c:	bl	4018a0 <malloc@plt>
  403180:	cbz	x0, 4035dc <tigetstr@plt+0x1a4c>
  403184:	add	x8, x27, #0x1
  403188:	mul	x24, x8, x26
  40318c:	mov	x21, x0
  403190:	mov	x0, x24
  403194:	bl	4018a0 <malloc@plt>
  403198:	mov	x22, x0
  40319c:	cbz	w24, 4031a4 <tigetstr@plt+0x1614>
  4031a0:	cbz	x22, 4035f0 <tigetstr@plt+0x1a60>
  4031a4:	mov	w0, w20
  4031a8:	mov	x1, x21
  4031ac:	mov	x2, x23
  4031b0:	bl	401a60 <read@plt>
  4031b4:	tbnz	x0, #63, 4034e8 <tigetstr@plt+0x1958>
  4031b8:	cmp	x0, x23
  4031bc:	b.ne	4034e8 <tigetstr@plt+0x1958>  // b.any
  4031c0:	mov	x9, x22
  4031c4:	cbz	w26, 403230 <tigetstr@plt+0x16a0>
  4031c8:	mov	x8, xzr
  4031cc:	neg	x10, x27
  4031d0:	mov	w11, #0xa                   	// #10
  4031d4:	mov	x9, x22
  4031d8:	mov	x12, x21
  4031dc:	mov	x13, x27
  4031e0:	cbz	w27, 4031f4 <tigetstr@plt+0x1664>
  4031e4:	ldrb	w14, [x12], #2
  4031e8:	subs	x13, x13, #0x1
  4031ec:	strb	w14, [x9], #1
  4031f0:	b.ne	4031e4 <tigetstr@plt+0x1654>  // b.any
  4031f4:	add	x13, x9, x10
  4031f8:	add	x9, x9, #0x1
  4031fc:	mov	x14, x27
  403200:	cbz	x14, 40321c <tigetstr@plt+0x168c>
  403204:	ldurb	w15, [x9, #-2]
  403208:	sub	x14, x14, #0x1
  40320c:	sub	x9, x9, #0x1
  403210:	cmp	w15, #0x20
  403214:	b.eq	403200 <tigetstr@plt+0x1670>  // b.none
  403218:	b	403220 <tigetstr@plt+0x1690>
  40321c:	mov	x9, x13
  403220:	add	x8, x8, #0x1
  403224:	cmp	x8, x26
  403228:	strb	w11, [x9], #1
  40322c:	b.ne	4031dc <tigetstr@plt+0x164c>  // b.any
  403230:	sub	x2, x9, x22
  403234:	mov	w1, #0x1                   	// #1
  403238:	mov	x0, x22
  40323c:	mov	x3, x19
  403240:	bl	401a20 <fwrite@plt>
  403244:	mov	w0, w20
  403248:	bl	401920 <close@plt>
  40324c:	mov	x0, x21
  403250:	bl	4019c0 <free@plt>
  403254:	mov	x0, x22
  403258:	bl	4019c0 <free@plt>
  40325c:	ldr	x0, [sp, #48]
  403260:	bl	4019c0 <free@plt>
  403264:	mov	x0, x19
  403268:	bl	401820 <__fpending@plt>
  40326c:	mov	x20, x0
  403270:	mov	x0, x19
  403274:	bl	401b80 <ferror@plt>
  403278:	mov	w21, w0
  40327c:	mov	x0, x19
  403280:	bl	401880 <fclose@plt>
  403284:	cbnz	w21, 403604 <tigetstr@plt+0x1a74>
  403288:	cbnz	x20, 4032a4 <tigetstr@plt+0x1714>
  40328c:	cbz	w0, 4032a4 <tigetstr@plt+0x1714>
  403290:	bl	401b00 <__errno_location@plt>
  403294:	ldr	w8, [x0]
  403298:	cmp	w8, #0x9
  40329c:	b.eq	4032a8 <tigetstr@plt+0x1718>  // b.none
  4032a0:	b	40361c <tigetstr@plt+0x1a8c>
  4032a4:	cbnz	w0, 40361c <tigetstr@plt+0x1a8c>
  4032a8:	ldr	x8, [x25]
  4032ac:	tbz	x8, #57, 4032fc <tigetstr@plt+0x176c>
  4032b0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4032b4:	add	x1, x1, #0xe13
  4032b8:	add	x0, sp, #0x10
  4032bc:	bl	404134 <tigetstr@plt+0x25a4>
  4032c0:	cbz	w0, 4032fc <tigetstr@plt+0x176c>
  4032c4:	ldr	x8, [x25]
  4032c8:	mov	x1, xzr
  4032cc:	mov	w2, wzr
  4032d0:	tst	x8, #0x4000000
  4032d4:	mov	w8, #0x6                   	// #6
  4032d8:	cinc	w0, w8, ne  // ne = any
  4032dc:	bl	401870 <klogctl@plt>
  4032e0:	cbz	w0, 4032fc <tigetstr@plt+0x176c>
  4032e4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4032e8:	add	x1, x1, #0xe19
  4032ec:	mov	w2, #0x5                   	// #5
  4032f0:	mov	x0, xzr
  4032f4:	bl	401ab0 <dcgettext@plt>
  4032f8:	bl	401990 <warn@plt>
  4032fc:	ldr	w8, [sp, #56]
  403300:	cbz	w8, 403344 <tigetstr@plt+0x17b4>
  403304:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403308:	add	x1, x1, #0xe27
  40330c:	add	x0, sp, #0x10
  403310:	bl	404134 <tigetstr@plt+0x25a4>
  403314:	cbz	w0, 403344 <tigetstr@plt+0x17b4>
  403318:	ldr	w2, [sp, #56]
  40331c:	mov	w0, #0x8                   	// #8
  403320:	mov	x1, xzr
  403324:	bl	401870 <klogctl@plt>
  403328:	cbz	w0, 403344 <tigetstr@plt+0x17b4>
  40332c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403330:	add	x1, x1, #0xe19
  403334:	mov	w2, #0x5                   	// #5
  403338:	mov	x0, xzr
  40333c:	bl	401ab0 <dcgettext@plt>
  403340:	bl	401990 <warn@plt>
  403344:	ldrb	w8, [x25, #7]
  403348:	tbz	w8, #5, 403370 <tigetstr@plt+0x17e0>
  40334c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403350:	add	x1, x1, #0xe32
  403354:	add	x0, sp, #0x10
  403358:	bl	404134 <tigetstr@plt+0x25a4>
  40335c:	cbz	w0, 403370 <tigetstr@plt+0x17e0>
  403360:	ldr	w1, [sp, #28]
  403364:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  403368:	add	x0, x0, #0xe3c
  40336c:	bl	401af0 <printf@plt>
  403370:	ldrb	w8, [x25, #7]
  403374:	tbz	w8, #6, 40339c <tigetstr@plt+0x180c>
  403378:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40337c:	add	x1, x1, #0xe45
  403380:	add	x0, sp, #0x10
  403384:	bl	404134 <tigetstr@plt+0x25a4>
  403388:	cbz	w0, 40339c <tigetstr@plt+0x180c>
  40338c:	ldr	w1, [sp, #32]
  403390:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  403394:	add	x0, x0, #0xe4d
  403398:	bl	401af0 <printf@plt>
  40339c:	mov	w0, wzr
  4033a0:	add	sp, sp, #0x3e0
  4033a4:	ldp	x20, x19, [sp, #80]
  4033a8:	ldp	x22, x21, [sp, #64]
  4033ac:	ldp	x24, x23, [sp, #48]
  4033b0:	ldp	x26, x25, [sp, #32]
  4033b4:	ldp	x28, x27, [sp, #16]
  4033b8:	ldp	x29, x30, [sp], #96
  4033bc:	ret
  4033c0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4033c4:	add	x1, x1, #0xed3
  4033c8:	mov	w2, #0x5                   	// #5
  4033cc:	mov	x0, xzr
  4033d0:	bl	401ab0 <dcgettext@plt>
  4033d4:	mov	x1, x0
  4033d8:	mov	w0, #0x1                   	// #1
  4033dc:	bl	401b50 <err@plt>
  4033e0:	adrp	x21, 418000 <tigetstr@plt+0x16470>
  4033e4:	ldr	x19, [x21, #584]
  4033e8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4033ec:	add	x1, x1, #0x24c
  4033f0:	mov	w2, #0x5                   	// #5
  4033f4:	mov	x0, xzr
  4033f8:	bl	401ab0 <dcgettext@plt>
  4033fc:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  403400:	ldr	x2, [x8, #616]
  403404:	mov	x1, x0
  403408:	mov	x0, x19
  40340c:	bl	401b40 <fprintf@plt>
  403410:	adrp	x24, 406000 <tigetstr@plt+0x4470>
  403414:	adrp	x19, 406000 <tigetstr@plt+0x4470>
  403418:	adrp	x25, 405000 <tigetstr@plt+0x3470>
  40341c:	adrp	x20, 406000 <tigetstr@plt+0x4470>
  403420:	mov	w23, #0x1                   	// #1
  403424:	add	x24, x24, #0x162
  403428:	add	x19, x19, #0x26e
  40342c:	add	x25, x25, #0xb38
  403430:	add	x20, x20, #0x274
  403434:	ldr	w2, [x22]
  403438:	cbz	w2, 4034a4 <tigetstr@plt+0x1914>
  40343c:	cmp	w2, #0x80
  403440:	mov	x8, x24
  403444:	b.eq	403464 <tigetstr@plt+0x18d4>  // b.none
  403448:	mov	x9, x25
  40344c:	ldr	x8, [x9]
  403450:	cbz	x8, 403488 <tigetstr@plt+0x18f8>
  403454:	ldr	w10, [x9, #24]
  403458:	add	x9, x9, #0x20
  40345c:	cmp	w10, w2
  403460:	b.ne	40344c <tigetstr@plt+0x18bc>  // b.any
  403464:	ldr	x0, [x21, #584]
  403468:	mov	x1, x19
  40346c:	mov	x2, x8
  403470:	bl	401b40 <fprintf@plt>
  403474:	add	x23, x23, #0x1
  403478:	cmp	x23, #0x10
  40347c:	add	x22, x22, #0x4
  403480:	b.ne	403434 <tigetstr@plt+0x18a4>  // b.any
  403484:	b	4034a4 <tigetstr@plt+0x1914>
  403488:	sub	w8, w2, #0x21
  40348c:	cmp	w8, #0x5d
  403490:	b.hi	403474 <tigetstr@plt+0x18e4>  // b.pmore
  403494:	ldr	x0, [x21, #584]
  403498:	mov	x1, x20
  40349c:	bl	401b40 <fprintf@plt>
  4034a0:	b	403474 <tigetstr@plt+0x18e4>
  4034a4:	ldr	x1, [x21, #584]
  4034a8:	mov	w0, #0xa                   	// #10
  4034ac:	bl	401800 <fputc@plt>
  4034b0:	b	403580 <tigetstr@plt+0x19f0>
  4034b4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4034b8:	add	x1, x1, #0x22e
  4034bc:	mov	w2, #0x5                   	// #5
  4034c0:	mov	x0, xzr
  4034c4:	bl	401ab0 <dcgettext@plt>
  4034c8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4034cc:	ldr	x1, [x8, #616]
  4034d0:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  4034d4:	add	x2, x2, #0x23a
  4034d8:	bl	401af0 <printf@plt>
  4034dc:	mov	w0, wzr
  4034e0:	bl	401790 <exit@plt>
  4034e4:	bl	403bc4 <tigetstr@plt+0x2034>
  4034e8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4034ec:	add	x1, x1, #0xf97
  4034f0:	mov	w2, #0x5                   	// #5
  4034f4:	mov	x0, xzr
  4034f8:	bl	401ab0 <dcgettext@plt>
  4034fc:	ldr	x2, [sp, #48]
  403500:	mov	x1, x0
  403504:	mov	w0, #0xffffffff            	// #-1
  403508:	bl	401b50 <err@plt>
  40350c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403510:	add	x1, x1, #0x212
  403514:	mov	w2, #0x5                   	// #5
  403518:	mov	x0, xzr
  40351c:	bl	401ab0 <dcgettext@plt>
  403520:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403524:	mov	x2, x0
  403528:	add	x1, x1, #0x279
  40352c:	mov	w0, #0x1                   	// #1
  403530:	mov	x3, x22
  403534:	bl	401ad0 <errx@plt>
  403538:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40353c:	add	x1, x1, #0x125
  403540:	mov	w2, #0x5                   	// #5
  403544:	mov	x0, xzr
  403548:	bl	401ab0 <dcgettext@plt>
  40354c:	bl	401a50 <warnx@plt>
  403550:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  403554:	ldr	x19, [x8, #584]
  403558:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40355c:	add	x1, x1, #0x12f
  403560:	mov	w2, #0x5                   	// #5
  403564:	mov	x0, xzr
  403568:	bl	401ab0 <dcgettext@plt>
  40356c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  403570:	ldr	x2, [x8, #616]
  403574:	mov	x1, x0
  403578:	mov	x0, x19
  40357c:	bl	401b40 <fprintf@plt>
  403580:	mov	w0, #0x1                   	// #1
  403584:	bl	401790 <exit@plt>
  403588:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40358c:	add	x1, x1, #0xcc4
  403590:	b	403640 <tigetstr@plt+0x1ab0>
  403594:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403598:	add	x1, x1, #0xcaa
  40359c:	mov	w2, #0x5                   	// #5
  4035a0:	mov	x0, xzr
  4035a4:	bl	401ab0 <dcgettext@plt>
  4035a8:	ldr	x2, [sp, #16]
  4035ac:	mov	x1, x0
  4035b0:	mov	w0, #0x1                   	// #1
  4035b4:	bl	401ad0 <errx@plt>
  4035b8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4035bc:	add	x1, x1, #0xc88
  4035c0:	b	403640 <tigetstr@plt+0x1ab0>
  4035c4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4035c8:	add	x1, x1, #0xf73
  4035cc:	mov	w2, #0x5                   	// #5
  4035d0:	bl	401ab0 <dcgettext@plt>
  4035d4:	ldr	x2, [sp, #40]
  4035d8:	b	403500 <tigetstr@plt+0x1970>
  4035dc:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4035e0:	add	x1, x1, #0xfd3
  4035e4:	mov	w0, #0x1                   	// #1
  4035e8:	mov	x2, x23
  4035ec:	bl	401b50 <err@plt>
  4035f0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4035f4:	add	x1, x1, #0xfd3
  4035f8:	mov	w0, #0x1                   	// #1
  4035fc:	mov	x2, x24
  403600:	bl	401b50 <err@plt>
  403604:	cbnz	w0, 40361c <tigetstr@plt+0x1a8c>
  403608:	bl	401b00 <__errno_location@plt>
  40360c:	ldr	w8, [x0]
  403610:	cmp	w8, #0x20
  403614:	b.eq	40361c <tigetstr@plt+0x1a8c>  // b.none
  403618:	str	wzr, [x0]
  40361c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403620:	add	x1, x1, #0x156
  403624:	b	403640 <tigetstr@plt+0x1ab0>
  403628:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40362c:	add	x1, x1, #0xc72
  403630:	mov	w2, #0x5                   	// #5
  403634:	b	403648 <tigetstr@plt+0x1ab8>
  403638:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40363c:	add	x1, x1, #0xe72
  403640:	mov	w2, #0x5                   	// #5
  403644:	mov	x0, xzr
  403648:	bl	401ab0 <dcgettext@plt>
  40364c:	mov	x1, x0
  403650:	mov	w0, #0x1                   	// #1
  403654:	bl	401ad0 <errx@plt>
  403658:	bl	401960 <abort@plt>
  40365c:	stp	x29, x30, [sp, #-32]!
  403660:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  403664:	stp	x20, x19, [sp, #16]
  403668:	ldr	x20, [x8, #608]
  40366c:	mov	x29, sp
  403670:	bl	401b00 <__errno_location@plt>
  403674:	mov	x19, x0
  403678:	str	wzr, [x0]
  40367c:	mov	x0, x20
  403680:	bl	401b80 <ferror@plt>
  403684:	cbnz	w0, 403724 <tigetstr@plt+0x1b94>
  403688:	mov	x0, x20
  40368c:	bl	401a40 <fflush@plt>
  403690:	cbz	w0, 4036e4 <tigetstr@plt+0x1b54>
  403694:	ldr	w20, [x19]
  403698:	cmp	w20, #0x9
  40369c:	b.eq	4036a8 <tigetstr@plt+0x1b18>  // b.none
  4036a0:	cmp	w20, #0x20
  4036a4:	b.ne	40373c <tigetstr@plt+0x1bac>  // b.any
  4036a8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4036ac:	ldr	x20, [x8, #584]
  4036b0:	str	wzr, [x19]
  4036b4:	mov	x0, x20
  4036b8:	bl	401b80 <ferror@plt>
  4036bc:	cbnz	w0, 403760 <tigetstr@plt+0x1bd0>
  4036c0:	mov	x0, x20
  4036c4:	bl	401a40 <fflush@plt>
  4036c8:	cbz	w0, 403704 <tigetstr@plt+0x1b74>
  4036cc:	ldr	w8, [x19]
  4036d0:	cmp	w8, #0x9
  4036d4:	b.ne	403760 <tigetstr@plt+0x1bd0>  // b.any
  4036d8:	ldp	x20, x19, [sp, #16]
  4036dc:	ldp	x29, x30, [sp], #32
  4036e0:	ret
  4036e4:	mov	x0, x20
  4036e8:	bl	401860 <fileno@plt>
  4036ec:	tbnz	w0, #31, 403694 <tigetstr@plt+0x1b04>
  4036f0:	bl	4017a0 <dup@plt>
  4036f4:	tbnz	w0, #31, 403694 <tigetstr@plt+0x1b04>
  4036f8:	bl	401920 <close@plt>
  4036fc:	cbnz	w0, 403694 <tigetstr@plt+0x1b04>
  403700:	b	4036a8 <tigetstr@plt+0x1b18>
  403704:	mov	x0, x20
  403708:	bl	401860 <fileno@plt>
  40370c:	tbnz	w0, #31, 4036cc <tigetstr@plt+0x1b3c>
  403710:	bl	4017a0 <dup@plt>
  403714:	tbnz	w0, #31, 4036cc <tigetstr@plt+0x1b3c>
  403718:	bl	401920 <close@plt>
  40371c:	cbnz	w0, 4036cc <tigetstr@plt+0x1b3c>
  403720:	b	4036d8 <tigetstr@plt+0x1b48>
  403724:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403728:	add	x1, x1, #0x156
  40372c:	mov	w2, #0x5                   	// #5
  403730:	mov	x0, xzr
  403734:	bl	401ab0 <dcgettext@plt>
  403738:	b	403754 <tigetstr@plt+0x1bc4>
  40373c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403740:	add	x1, x1, #0x156
  403744:	mov	w2, #0x5                   	// #5
  403748:	mov	x0, xzr
  40374c:	bl	401ab0 <dcgettext@plt>
  403750:	cbnz	w20, 40375c <tigetstr@plt+0x1bcc>
  403754:	bl	401a50 <warnx@plt>
  403758:	b	403760 <tigetstr@plt+0x1bd0>
  40375c:	bl	401990 <warn@plt>
  403760:	mov	w0, #0x1                   	// #1
  403764:	bl	401750 <_exit@plt>
  403768:	stp	x29, x30, [sp, #-48]!
  40376c:	str	x21, [sp, #16]
  403770:	adrp	x21, 406000 <tigetstr@plt+0x4470>
  403774:	stp	x20, x19, [sp, #32]
  403778:	mov	x19, x0
  40377c:	mov	x20, xzr
  403780:	add	x21, x21, #0xb8
  403784:	mov	x29, sp
  403788:	ldr	x0, [x21, x20, lsl #3]
  40378c:	mov	x1, x19
  403790:	bl	401980 <strcmp@plt>
  403794:	cbz	w0, 4037a8 <tigetstr@plt+0x1c18>
  403798:	add	x20, x20, #0x1
  40379c:	cmp	x20, #0xa
  4037a0:	b.ne	403788 <tigetstr@plt+0x1bf8>  // b.any
  4037a4:	b	4037ac <tigetstr@plt+0x1c1c>
  4037a8:	tbz	w20, #31, 4037d4 <tigetstr@plt+0x1c44>
  4037ac:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4037b0:	add	x1, x1, #0x212
  4037b4:	mov	w2, #0x5                   	// #5
  4037b8:	mov	x0, xzr
  4037bc:	bl	401ab0 <dcgettext@plt>
  4037c0:	mov	x1, x0
  4037c4:	mov	x0, x19
  4037c8:	bl	40487c <tigetstr@plt+0x2cec>
  4037cc:	mov	w20, w0
  4037d0:	tbnz	w0, #31, 4037f8 <tigetstr@plt+0x1c68>
  4037d4:	cmp	w20, #0x9
  4037d8:	b.hi	4037f8 <tigetstr@plt+0x1c68>  // b.pmore
  4037dc:	cmp	w20, #0x8
  4037e0:	b.eq	4037f8 <tigetstr@plt+0x1c68>  // b.none
  4037e4:	mov	w0, w20
  4037e8:	ldp	x20, x19, [sp, #32]
  4037ec:	ldr	x21, [sp, #16]
  4037f0:	ldp	x29, x30, [sp], #48
  4037f4:	ret
  4037f8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4037fc:	add	x1, x1, #0x212
  403800:	mov	w2, #0x5                   	// #5
  403804:	mov	x0, xzr
  403808:	bl	401ab0 <dcgettext@plt>
  40380c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403810:	mov	x2, x0
  403814:	add	x1, x1, #0x279
  403818:	mov	w0, #0x1                   	// #1
  40381c:	mov	x3, x19
  403820:	bl	401ad0 <errx@plt>
  403824:	stp	x29, x30, [sp, #-64]!
  403828:	stp	x22, x21, [sp, #32]
  40382c:	adrp	x21, 418000 <tigetstr@plt+0x16470>
  403830:	ldrsw	x22, [x21, #600]
  403834:	stp	x20, x19, [sp, #48]
  403838:	str	x23, [sp, #16]
  40383c:	mov	x20, x0
  403840:	ldr	x19, [x0, x22, lsl #3]
  403844:	sub	w8, w22, #0x1
  403848:	sxtw	x23, w8
  40384c:	mov	x29, sp
  403850:	cbz	x19, 403868 <tigetstr@plt+0x1cd8>
  403854:	ldr	x0, [x20, x23, lsl #3]
  403858:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40385c:	add	x1, x1, #0x1cd
  403860:	bl	401980 <strcmp@plt>
  403864:	cbz	w0, 403874 <tigetstr@plt+0x1ce4>
  403868:	ldr	x19, [x20, x23, lsl #3]
  40386c:	mov	w21, wzr
  403870:	b	403880 <tigetstr@plt+0x1cf0>
  403874:	add	w8, w22, #0x1
  403878:	str	w8, [x21, #600]
  40387c:	mov	w21, #0x1                   	// #1
  403880:	adrp	x22, 406000 <tigetstr@plt+0x4470>
  403884:	mov	x20, xzr
  403888:	add	x22, x22, #0xb8
  40388c:	ldr	x0, [x22, x20, lsl #3]
  403890:	mov	x1, x19
  403894:	bl	401980 <strcmp@plt>
  403898:	cbz	w0, 4038ac <tigetstr@plt+0x1d1c>
  40389c:	add	x20, x20, #0x1
  4038a0:	cmp	x20, #0xa
  4038a4:	b.ne	40388c <tigetstr@plt+0x1cfc>  // b.any
  4038a8:	b	4038b0 <tigetstr@plt+0x1d20>
  4038ac:	tbz	w20, #31, 4038d4 <tigetstr@plt+0x1d44>
  4038b0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4038b4:	add	x1, x1, #0x212
  4038b8:	mov	w2, #0x5                   	// #5
  4038bc:	mov	x0, xzr
  4038c0:	bl	401ab0 <dcgettext@plt>
  4038c4:	mov	x1, x0
  4038c8:	mov	x0, x19
  4038cc:	bl	40487c <tigetstr@plt+0x2cec>
  4038d0:	mov	w20, w0
  4038d4:	cmp	w20, #0x9
  4038d8:	b.cs	403908 <tigetstr@plt+0x1d78>  // b.hs, b.nlast
  4038dc:	cbz	w21, 4038e8 <tigetstr@plt+0x1d58>
  4038e0:	and	w8, w20, #0xfffffff7
  4038e4:	cbz	w8, 403934 <tigetstr@plt+0x1da4>
  4038e8:	orr	w8, w20, #0x8
  4038ec:	cmp	w21, #0x0
  4038f0:	csel	w0, w8, w20, ne  // ne = any
  4038f4:	ldp	x20, x19, [sp, #48]
  4038f8:	ldp	x22, x21, [sp, #32]
  4038fc:	ldr	x23, [sp, #16]
  403900:	ldp	x29, x30, [sp], #64
  403904:	ret
  403908:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40390c:	add	x1, x1, #0x212
  403910:	mov	w2, #0x5                   	// #5
  403914:	mov	x0, xzr
  403918:	bl	401ab0 <dcgettext@plt>
  40391c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403920:	mov	x2, x0
  403924:	add	x1, x1, #0x279
  403928:	mov	w0, #0x1                   	// #1
  40392c:	mov	x3, x19
  403930:	bl	401ad0 <errx@plt>
  403934:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403938:	add	x1, x1, #0x2b4
  40393c:	mov	w2, #0x5                   	// #5
  403940:	mov	x0, xzr
  403944:	bl	401ab0 <dcgettext@plt>
  403948:	mov	x1, x0
  40394c:	mov	w0, #0x1                   	// #1
  403950:	mov	x2, x19
  403954:	bl	401ad0 <errx@plt>
  403958:	stp	x29, x30, [sp, #-64]!
  40395c:	stp	x20, x19, [sp, #48]
  403960:	mov	x19, x2
  403964:	mov	x20, x0
  403968:	stp	x24, x23, [sp, #16]
  40396c:	stp	x22, x21, [sp, #32]
  403970:	mov	x29, sp
  403974:	cbz	x1, 4039a8 <tigetstr@plt+0x1e18>
  403978:	mov	x21, x1
  40397c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403980:	add	x1, x1, #0x212
  403984:	mov	w2, #0x5                   	// #5
  403988:	mov	x0, xzr
  40398c:	bl	401ab0 <dcgettext@plt>
  403990:	mov	x1, x0
  403994:	mov	x0, x21
  403998:	bl	40487c <tigetstr@plt+0x2cec>
  40399c:	mov	w23, #0x1                   	// #1
  4039a0:	str	w0, [x19]
  4039a4:	b	4039ac <tigetstr@plt+0x1e1c>
  4039a8:	mov	w23, wzr
  4039ac:	adrp	x24, 418000 <tigetstr@plt+0x16470>
  4039b0:	ldrsw	x8, [x24, #600]
  4039b4:	ldr	x22, [x20, x8, lsl #3]
  4039b8:	cbz	x22, 403a10 <tigetstr@plt+0x1e80>
  4039bc:	adrp	x21, 406000 <tigetstr@plt+0x4470>
  4039c0:	add	x21, x21, #0x212
  4039c4:	cmp	x23, #0xa1
  4039c8:	b.eq	403a2c <tigetstr@plt+0x1e9c>  // b.none
  4039cc:	ldrb	w8, [x22]
  4039d0:	cmp	w8, #0x2d
  4039d4:	b.eq	403a10 <tigetstr@plt+0x1e80>  // b.none
  4039d8:	mov	w2, #0x5                   	// #5
  4039dc:	mov	x0, xzr
  4039e0:	mov	x1, x21
  4039e4:	bl	401ab0 <dcgettext@plt>
  4039e8:	mov	x1, x0
  4039ec:	mov	x0, x22
  4039f0:	bl	40487c <tigetstr@plt+0x2cec>
  4039f4:	str	w0, [x19, x23, lsl #2]
  4039f8:	ldrsw	x8, [x24, #600]
  4039fc:	add	x23, x23, #0x1
  403a00:	add	x8, x8, #0x1
  403a04:	str	w8, [x24, #600]
  403a08:	ldr	x22, [x20, x8, lsl #3]
  403a0c:	cbnz	x22, 4039c4 <tigetstr@plt+0x1e34>
  403a10:	mov	w8, #0xffffffff            	// #-1
  403a14:	str	w8, [x19, w23, uxtw #2]
  403a18:	ldp	x20, x19, [sp, #48]
  403a1c:	ldp	x22, x21, [sp, #32]
  403a20:	ldp	x24, x23, [sp, #16]
  403a24:	ldp	x29, x30, [sp], #64
  403a28:	ret
  403a2c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403a30:	add	x1, x1, #0x2df
  403a34:	mov	w2, #0x5                   	// #5
  403a38:	mov	x0, xzr
  403a3c:	bl	401ab0 <dcgettext@plt>
  403a40:	mov	x1, x0
  403a44:	mov	w0, #0x1                   	// #1
  403a48:	bl	401ad0 <errx@plt>
  403a4c:	stp	x29, x30, [sp, #-32]!
  403a50:	str	x19, [sp, #16]
  403a54:	mov	x19, x1
  403a58:	mov	x29, sp
  403a5c:	cbz	x1, 403adc <tigetstr@plt+0x1f4c>
  403a60:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403a64:	add	x1, x1, #0x2ed
  403a68:	mov	x0, x19
  403a6c:	bl	401980 <strcmp@plt>
  403a70:	cbz	w0, 403b00 <tigetstr@plt+0x1f70>
  403a74:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403a78:	add	x1, x1, #0x2f3
  403a7c:	mov	x0, x19
  403a80:	bl	401980 <strcmp@plt>
  403a84:	cbz	w0, 403b08 <tigetstr@plt+0x1f78>
  403a88:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403a8c:	add	x1, x1, #0x212
  403a90:	mov	w2, #0x5                   	// #5
  403a94:	mov	x0, xzr
  403a98:	bl	401ab0 <dcgettext@plt>
  403a9c:	mov	x1, x0
  403aa0:	mov	x0, x19
  403aa4:	bl	40487c <tigetstr@plt+0x2cec>
  403aa8:	cmp	w0, #0x3d
  403aac:	b.cc	403b0c <tigetstr@plt+0x1f7c>  // b.lo, b.ul, b.last
  403ab0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403ab4:	add	x1, x1, #0x212
  403ab8:	mov	w2, #0x5                   	// #5
  403abc:	mov	x0, xzr
  403ac0:	bl	401ab0 <dcgettext@plt>
  403ac4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403ac8:	mov	x2, x0
  403acc:	add	x1, x1, #0x279
  403ad0:	mov	w0, #0x1                   	// #1
  403ad4:	mov	x3, x19
  403ad8:	bl	401ad0 <errx@plt>
  403adc:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  403ae0:	ldrsw	x9, [x8, #600]
  403ae4:	ldr	x19, [x0, x9, lsl #3]
  403ae8:	cbz	x19, 403af8 <tigetstr@plt+0x1f68>
  403aec:	ldrb	w10, [x19]
  403af0:	cmp	w10, #0x2d
  403af4:	b.ne	403b18 <tigetstr@plt+0x1f88>  // b.any
  403af8:	mov	w0, #0xfffffffd            	// #-3
  403afc:	b	403b0c <tigetstr@plt+0x1f7c>
  403b00:	mov	w0, #0xffffffff            	// #-1
  403b04:	b	403b0c <tigetstr@plt+0x1f7c>
  403b08:	mov	w0, #0xfffffffe            	// #-2
  403b0c:	ldr	x19, [sp, #16]
  403b10:	ldp	x29, x30, [sp], #32
  403b14:	ret
  403b18:	add	w9, w9, #0x1
  403b1c:	str	w9, [x8, #600]
  403b20:	b	403a60 <tigetstr@plt+0x1ed0>
  403b24:	stp	x29, x30, [sp, #-32]!
  403b28:	str	x19, [sp, #16]
  403b2c:	mov	x19, x1
  403b30:	mov	x29, sp
  403b34:	cbz	x1, 403b8c <tigetstr@plt+0x1ffc>
  403b38:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403b3c:	add	x1, x1, #0x212
  403b40:	mov	w2, #0x5                   	// #5
  403b44:	mov	x0, xzr
  403b48:	bl	401ab0 <dcgettext@plt>
  403b4c:	mov	x1, x0
  403b50:	mov	x0, x19
  403b54:	bl	40487c <tigetstr@plt+0x2cec>
  403b58:	cmp	w0, #0x0
  403b5c:	b.gt	403bac <tigetstr@plt+0x201c>
  403b60:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403b64:	add	x1, x1, #0x212
  403b68:	mov	w2, #0x5                   	// #5
  403b6c:	mov	x0, xzr
  403b70:	bl	401ab0 <dcgettext@plt>
  403b74:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403b78:	mov	x2, x0
  403b7c:	add	x1, x1, #0x279
  403b80:	mov	w0, #0x1                   	// #1
  403b84:	mov	x3, x19
  403b88:	bl	401ad0 <errx@plt>
  403b8c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  403b90:	ldrsw	x9, [x8, #600]
  403b94:	ldr	x19, [x0, x9, lsl #3]
  403b98:	cbz	x19, 403ba8 <tigetstr@plt+0x2018>
  403b9c:	ldrb	w10, [x19]
  403ba0:	cmp	w10, #0x2d
  403ba4:	b.ne	403bb8 <tigetstr@plt+0x2028>  // b.any
  403ba8:	mov	w0, wzr
  403bac:	ldr	x19, [sp, #16]
  403bb0:	ldp	x29, x30, [sp], #32
  403bb4:	ret
  403bb8:	add	w9, w9, #0x1
  403bbc:	str	w9, [x8, #600]
  403bc0:	b	403b38 <tigetstr@plt+0x1fa8>
  403bc4:	stp	x29, x30, [sp, #-32]!
  403bc8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  403bcc:	stp	x20, x19, [sp, #16]
  403bd0:	ldr	x19, [x8, #608]
  403bd4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403bd8:	add	x1, x1, #0x304
  403bdc:	mov	w2, #0x5                   	// #5
  403be0:	mov	x0, xzr
  403be4:	mov	x29, sp
  403be8:	bl	401ab0 <dcgettext@plt>
  403bec:	mov	x1, x19
  403bf0:	bl	401780 <fputs@plt>
  403bf4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403bf8:	add	x1, x1, #0x30d
  403bfc:	mov	w2, #0x5                   	// #5
  403c00:	mov	x0, xzr
  403c04:	bl	401ab0 <dcgettext@plt>
  403c08:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  403c0c:	ldr	x2, [x8, #616]
  403c10:	mov	x1, x0
  403c14:	mov	x0, x19
  403c18:	bl	401b40 <fprintf@plt>
  403c1c:	adrp	x20, 406000 <tigetstr@plt+0x4470>
  403c20:	add	x20, x20, #0x33d
  403c24:	mov	x0, x20
  403c28:	mov	x1, x19
  403c2c:	bl	401780 <fputs@plt>
  403c30:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403c34:	add	x1, x1, #0x31c
  403c38:	mov	w2, #0x5                   	// #5
  403c3c:	mov	x0, xzr
  403c40:	bl	401ab0 <dcgettext@plt>
  403c44:	mov	x1, x19
  403c48:	bl	401780 <fputs@plt>
  403c4c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403c50:	add	x1, x1, #0x33f
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	mov	x0, xzr
  403c5c:	bl	401ab0 <dcgettext@plt>
  403c60:	mov	x1, x19
  403c64:	bl	401780 <fputs@plt>
  403c68:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403c6c:	add	x1, x1, #0x34a
  403c70:	mov	w2, #0x5                   	// #5
  403c74:	mov	x0, xzr
  403c78:	bl	401ab0 <dcgettext@plt>
  403c7c:	mov	x1, x19
  403c80:	bl	401780 <fputs@plt>
  403c84:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403c88:	add	x1, x1, #0x38d
  403c8c:	mov	w2, #0x5                   	// #5
  403c90:	mov	x0, xzr
  403c94:	bl	401ab0 <dcgettext@plt>
  403c98:	mov	x1, x19
  403c9c:	bl	401780 <fputs@plt>
  403ca0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403ca4:	add	x1, x1, #0x3ce
  403ca8:	mov	w2, #0x5                   	// #5
  403cac:	mov	x0, xzr
  403cb0:	bl	401ab0 <dcgettext@plt>
  403cb4:	mov	x1, x19
  403cb8:	bl	401780 <fputs@plt>
  403cbc:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403cc0:	add	x1, x1, #0x40e
  403cc4:	mov	w2, #0x5                   	// #5
  403cc8:	mov	x0, xzr
  403ccc:	bl	401ab0 <dcgettext@plt>
  403cd0:	mov	x1, x19
  403cd4:	bl	401780 <fputs@plt>
  403cd8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403cdc:	add	x1, x1, #0x45c
  403ce0:	mov	w2, #0x5                   	// #5
  403ce4:	mov	x0, xzr
  403ce8:	bl	401ab0 <dcgettext@plt>
  403cec:	mov	x1, x19
  403cf0:	bl	401780 <fputs@plt>
  403cf4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403cf8:	add	x1, x1, #0x49a
  403cfc:	mov	w2, #0x5                   	// #5
  403d00:	mov	x0, xzr
  403d04:	bl	401ab0 <dcgettext@plt>
  403d08:	mov	x1, x19
  403d0c:	bl	401780 <fputs@plt>
  403d10:	mov	x0, x20
  403d14:	mov	x1, x19
  403d18:	bl	401780 <fputs@plt>
  403d1c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403d20:	add	x1, x1, #0x4e4
  403d24:	mov	w2, #0x5                   	// #5
  403d28:	mov	x0, xzr
  403d2c:	bl	401ab0 <dcgettext@plt>
  403d30:	mov	x1, x19
  403d34:	bl	401780 <fputs@plt>
  403d38:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403d3c:	add	x1, x1, #0x513
  403d40:	mov	w2, #0x5                   	// #5
  403d44:	mov	x0, xzr
  403d48:	bl	401ab0 <dcgettext@plt>
  403d4c:	mov	x1, x19
  403d50:	bl	401780 <fputs@plt>
  403d54:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403d58:	add	x1, x1, #0x543
  403d5c:	mov	w2, #0x5                   	// #5
  403d60:	mov	x0, xzr
  403d64:	bl	401ab0 <dcgettext@plt>
  403d68:	mov	x1, x19
  403d6c:	bl	401780 <fputs@plt>
  403d70:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403d74:	add	x1, x1, #0x57f
  403d78:	mov	w2, #0x5                   	// #5
  403d7c:	mov	x0, xzr
  403d80:	bl	401ab0 <dcgettext@plt>
  403d84:	mov	x1, x19
  403d88:	bl	401780 <fputs@plt>
  403d8c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403d90:	add	x1, x1, #0x5ca
  403d94:	mov	w2, #0x5                   	// #5
  403d98:	mov	x0, xzr
  403d9c:	bl	401ab0 <dcgettext@plt>
  403da0:	mov	x1, x19
  403da4:	bl	401780 <fputs@plt>
  403da8:	mov	x0, x20
  403dac:	mov	x1, x19
  403db0:	bl	401780 <fputs@plt>
  403db4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403db8:	add	x1, x1, #0x60b
  403dbc:	mov	w2, #0x5                   	// #5
  403dc0:	mov	x0, xzr
  403dc4:	bl	401ab0 <dcgettext@plt>
  403dc8:	mov	x1, x19
  403dcc:	bl	401780 <fputs@plt>
  403dd0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403dd4:	add	x1, x1, #0x64b
  403dd8:	mov	w2, #0x5                   	// #5
  403ddc:	mov	x0, xzr
  403de0:	bl	401ab0 <dcgettext@plt>
  403de4:	mov	x1, x19
  403de8:	bl	401780 <fputs@plt>
  403dec:	mov	x0, x20
  403df0:	mov	x1, x19
  403df4:	bl	401780 <fputs@plt>
  403df8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403dfc:	add	x1, x1, #0x684
  403e00:	mov	w2, #0x5                   	// #5
  403e04:	mov	x0, xzr
  403e08:	bl	401ab0 <dcgettext@plt>
  403e0c:	mov	x1, x19
  403e10:	bl	401780 <fputs@plt>
  403e14:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403e18:	add	x1, x1, #0x6b9
  403e1c:	mov	w2, #0x5                   	// #5
  403e20:	mov	x0, xzr
  403e24:	bl	401ab0 <dcgettext@plt>
  403e28:	mov	x1, x19
  403e2c:	bl	401780 <fputs@plt>
  403e30:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403e34:	add	x1, x1, #0x6ee
  403e38:	mov	w2, #0x5                   	// #5
  403e3c:	mov	x0, xzr
  403e40:	bl	401ab0 <dcgettext@plt>
  403e44:	mov	x1, x19
  403e48:	bl	401780 <fputs@plt>
  403e4c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403e50:	add	x1, x1, #0x728
  403e54:	mov	w2, #0x5                   	// #5
  403e58:	mov	x0, xzr
  403e5c:	bl	401ab0 <dcgettext@plt>
  403e60:	mov	x1, x19
  403e64:	bl	401780 <fputs@plt>
  403e68:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403e6c:	add	x1, x1, #0x763
  403e70:	mov	w2, #0x5                   	// #5
  403e74:	mov	x0, xzr
  403e78:	bl	401ab0 <dcgettext@plt>
  403e7c:	mov	x1, x19
  403e80:	bl	401780 <fputs@plt>
  403e84:	mov	x0, x20
  403e88:	mov	x1, x19
  403e8c:	bl	401780 <fputs@plt>
  403e90:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403e94:	add	x1, x1, #0x7a9
  403e98:	mov	w2, #0x5                   	// #5
  403e9c:	mov	x0, xzr
  403ea0:	bl	401ab0 <dcgettext@plt>
  403ea4:	mov	x1, x19
  403ea8:	bl	401780 <fputs@plt>
  403eac:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403eb0:	add	x1, x1, #0x7ce
  403eb4:	mov	w2, #0x5                   	// #5
  403eb8:	mov	x0, xzr
  403ebc:	bl	401ab0 <dcgettext@plt>
  403ec0:	mov	x1, x19
  403ec4:	bl	401780 <fputs@plt>
  403ec8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403ecc:	add	x1, x1, #0x7f2
  403ed0:	mov	w2, #0x5                   	// #5
  403ed4:	mov	x0, xzr
  403ed8:	bl	401ab0 <dcgettext@plt>
  403edc:	mov	x1, x19
  403ee0:	bl	401780 <fputs@plt>
  403ee4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403ee8:	add	x1, x1, #0x818
  403eec:	mov	w2, #0x5                   	// #5
  403ef0:	mov	x0, xzr
  403ef4:	bl	401ab0 <dcgettext@plt>
  403ef8:	mov	x1, x19
  403efc:	bl	401780 <fputs@plt>
  403f00:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403f04:	add	x1, x1, #0x842
  403f08:	mov	w2, #0x5                   	// #5
  403f0c:	mov	x0, xzr
  403f10:	bl	401ab0 <dcgettext@plt>
  403f14:	mov	x1, x19
  403f18:	bl	401780 <fputs@plt>
  403f1c:	mov	x0, x20
  403f20:	mov	x1, x19
  403f24:	bl	401780 <fputs@plt>
  403f28:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403f2c:	add	x1, x1, #0x888
  403f30:	mov	w2, #0x5                   	// #5
  403f34:	mov	x0, xzr
  403f38:	bl	401ab0 <dcgettext@plt>
  403f3c:	mov	x1, x19
  403f40:	bl	401780 <fputs@plt>
  403f44:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403f48:	add	x1, x1, #0x8cd
  403f4c:	mov	w2, #0x5                   	// #5
  403f50:	mov	x0, xzr
  403f54:	bl	401ab0 <dcgettext@plt>
  403f58:	mov	x1, x19
  403f5c:	bl	401780 <fputs@plt>
  403f60:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403f64:	add	x1, x1, #0x918
  403f68:	mov	w2, #0x5                   	// #5
  403f6c:	mov	x0, xzr
  403f70:	bl	401ab0 <dcgettext@plt>
  403f74:	mov	x1, x19
  403f78:	bl	401780 <fputs@plt>
  403f7c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403f80:	add	x1, x1, #0x95f
  403f84:	mov	w2, #0x5                   	// #5
  403f88:	mov	x0, xzr
  403f8c:	bl	401ab0 <dcgettext@plt>
  403f90:	mov	x1, x19
  403f94:	bl	401780 <fputs@plt>
  403f98:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403f9c:	add	x1, x1, #0x99f
  403fa0:	mov	w2, #0x5                   	// #5
  403fa4:	mov	x0, xzr
  403fa8:	bl	401ab0 <dcgettext@plt>
  403fac:	mov	x1, x19
  403fb0:	bl	401780 <fputs@plt>
  403fb4:	mov	x0, x20
  403fb8:	mov	x1, x19
  403fbc:	bl	401780 <fputs@plt>
  403fc0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403fc4:	add	x1, x1, #0x9eb
  403fc8:	mov	w2, #0x5                   	// #5
  403fcc:	mov	x0, xzr
  403fd0:	bl	401ab0 <dcgettext@plt>
  403fd4:	mov	x1, x19
  403fd8:	bl	401780 <fputs@plt>
  403fdc:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403fe0:	add	x1, x1, #0xa33
  403fe4:	mov	w2, #0x5                   	// #5
  403fe8:	mov	x0, xzr
  403fec:	bl	401ab0 <dcgettext@plt>
  403ff0:	mov	x1, x19
  403ff4:	bl	401780 <fputs@plt>
  403ff8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403ffc:	add	x1, x1, #0xa7c
  404000:	mov	w2, #0x5                   	// #5
  404004:	mov	x0, xzr
  404008:	bl	401ab0 <dcgettext@plt>
  40400c:	mov	x1, x19
  404010:	bl	401780 <fputs@plt>
  404014:	mov	x0, x20
  404018:	mov	x1, x19
  40401c:	bl	401780 <fputs@plt>
  404020:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  404024:	add	x1, x1, #0xab2
  404028:	mov	w2, #0x5                   	// #5
  40402c:	mov	x0, xzr
  404030:	bl	401ab0 <dcgettext@plt>
  404034:	mov	x1, x19
  404038:	bl	401780 <fputs@plt>
  40403c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  404040:	add	x1, x1, #0xadd
  404044:	mov	w2, #0x5                   	// #5
  404048:	mov	x0, xzr
  40404c:	bl	401ab0 <dcgettext@plt>
  404050:	mov	x1, x19
  404054:	bl	401780 <fputs@plt>
  404058:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40405c:	add	x1, x1, #0xb1b
  404060:	mov	w2, #0x5                   	// #5
  404064:	mov	x0, xzr
  404068:	bl	401ab0 <dcgettext@plt>
  40406c:	mov	x1, x19
  404070:	bl	401780 <fputs@plt>
  404074:	mov	x0, x20
  404078:	mov	x1, x19
  40407c:	bl	401780 <fputs@plt>
  404080:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  404084:	add	x1, x1, #0xb62
  404088:	mov	w2, #0x5                   	// #5
  40408c:	mov	x0, xzr
  404090:	bl	401ab0 <dcgettext@plt>
  404094:	mov	x1, x19
  404098:	bl	401780 <fputs@plt>
  40409c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4040a0:	add	x1, x1, #0xba7
  4040a4:	mov	w2, #0x5                   	// #5
  4040a8:	mov	x0, xzr
  4040ac:	bl	401ab0 <dcgettext@plt>
  4040b0:	mov	x1, x19
  4040b4:	bl	401780 <fputs@plt>
  4040b8:	mov	x0, x20
  4040bc:	mov	x1, x19
  4040c0:	bl	401780 <fputs@plt>
  4040c4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4040c8:	add	x1, x1, #0xc02
  4040cc:	mov	w2, #0x5                   	// #5
  4040d0:	mov	x0, xzr
  4040d4:	bl	401ab0 <dcgettext@plt>
  4040d8:	mov	x1, x0
  4040dc:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  4040e0:	add	x0, x0, #0xbdf
  4040e4:	bl	401af0 <printf@plt>
  4040e8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4040ec:	add	x1, x1, #0xc37
  4040f0:	mov	w2, #0x5                   	// #5
  4040f4:	mov	x0, xzr
  4040f8:	bl	401ab0 <dcgettext@plt>
  4040fc:	mov	x1, x0
  404100:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  404104:	add	x0, x0, #0xc14
  404108:	bl	401af0 <printf@plt>
  40410c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  404110:	add	x1, x1, #0xc47
  404114:	mov	w2, #0x5                   	// #5
  404118:	mov	x0, xzr
  40411c:	bl	401ab0 <dcgettext@plt>
  404120:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  404124:	add	x1, x1, #0xc62
  404128:	bl	401af0 <printf@plt>
  40412c:	mov	w0, wzr
  404130:	bl	401790 <exit@plt>
  404134:	stp	x29, x30, [sp, #-48]!
  404138:	str	x21, [sp, #16]
  40413c:	stp	x20, x19, [sp, #32]
  404140:	add	x21, x0, #0x2bc
  404144:	ldr	x8, [x21]
  404148:	mov	x29, sp
  40414c:	cbz	x1, 404180 <tigetstr@plt+0x25f0>
  404150:	tbnz	w8, #28, 404180 <tigetstr@plt+0x25f0>
  404154:	mov	x19, x1
  404158:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40415c:	mov	x20, x0
  404160:	add	x1, x1, #0xee1
  404164:	mov	w2, #0x5                   	// #5
  404168:	mov	x0, xzr
  40416c:	bl	401ab0 <dcgettext@plt>
  404170:	ldr	x1, [x20]
  404174:	mov	x2, x19
  404178:	bl	401a50 <warnx@plt>
  40417c:	ldr	x8, [x21]
  404180:	ldp	x20, x19, [sp, #32]
  404184:	ldr	x21, [sp, #16]
  404188:	ubfx	w0, w8, #28, #1
  40418c:	ldp	x29, x30, [sp], #48
  404190:	ret
  404194:	sub	sp, sp, #0x100
  404198:	stp	x29, x30, [sp, #240]
  40419c:	add	x29, sp, #0xf0
  4041a0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4041a4:	mov	x9, sp
  4041a8:	sub	x10, x29, #0x70
  4041ac:	movk	x8, #0xff80, lsl #32
  4041b0:	add	x11, x29, #0x10
  4041b4:	add	x9, x9, #0x80
  4041b8:	add	x10, x10, #0x30
  4041bc:	stp	x9, x8, [x29, #-16]
  4041c0:	stp	x11, x10, [x29, #-32]
  4041c4:	stp	x2, x3, [x29, #-112]
  4041c8:	stp	x4, x5, [x29, #-96]
  4041cc:	stp	x6, x7, [x29, #-80]
  4041d0:	stp	q1, q2, [sp, #16]
  4041d4:	str	q0, [sp]
  4041d8:	ldp	q0, q1, [x29, #-32]
  4041dc:	sub	x2, x29, #0x40
  4041e0:	stp	q3, q4, [sp, #48]
  4041e4:	stp	q5, q6, [sp, #80]
  4041e8:	str	q7, [sp, #112]
  4041ec:	stp	q0, q1, [x29, #-64]
  4041f0:	bl	4019e0 <vasprintf@plt>
  4041f4:	tbnz	w0, #31, 404204 <tigetstr@plt+0x2674>
  4041f8:	ldp	x29, x30, [sp, #240]
  4041fc:	add	sp, sp, #0x100
  404200:	ret
  404204:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  404208:	add	x1, x1, #0xfbc
  40420c:	mov	w0, #0x1                   	// #1
  404210:	bl	401b50 <err@plt>
  404214:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404218:	str	w0, [x8, #576]
  40421c:	ret
  404220:	sub	sp, sp, #0x70
  404224:	stp	x29, x30, [sp, #16]
  404228:	stp	x28, x27, [sp, #32]
  40422c:	stp	x26, x25, [sp, #48]
  404230:	stp	x24, x23, [sp, #64]
  404234:	stp	x22, x21, [sp, #80]
  404238:	stp	x20, x19, [sp, #96]
  40423c:	add	x29, sp, #0x10
  404240:	str	xzr, [x1]
  404244:	cbz	x0, 404288 <tigetstr@plt+0x26f8>
  404248:	ldrb	w23, [x0]
  40424c:	mov	x20, x0
  404250:	cbz	x23, 404288 <tigetstr@plt+0x26f8>
  404254:	mov	x21, x2
  404258:	mov	x19, x1
  40425c:	bl	4019a0 <__ctype_b_loc@plt>
  404260:	ldr	x8, [x0]
  404264:	mov	x22, x0
  404268:	ldrh	w9, [x8, x23, lsl #1]
  40426c:	tbz	w9, #13, 404280 <tigetstr@plt+0x26f0>
  404270:	add	x9, x20, #0x1
  404274:	ldrb	w23, [x9], #1
  404278:	ldrh	w10, [x8, x23, lsl #1]
  40427c:	tbnz	w10, #13, 404274 <tigetstr@plt+0x26e4>
  404280:	cmp	w23, #0x2d
  404284:	b.ne	4042bc <tigetstr@plt+0x272c>  // b.any
  404288:	mov	w24, #0xffffffea            	// #-22
  40428c:	neg	w19, w24
  404290:	bl	401b00 <__errno_location@plt>
  404294:	str	w19, [x0]
  404298:	mov	w0, w24
  40429c:	ldp	x20, x19, [sp, #96]
  4042a0:	ldp	x22, x21, [sp, #80]
  4042a4:	ldp	x24, x23, [sp, #64]
  4042a8:	ldp	x26, x25, [sp, #48]
  4042ac:	ldp	x28, x27, [sp, #32]
  4042b0:	ldp	x29, x30, [sp, #16]
  4042b4:	add	sp, sp, #0x70
  4042b8:	ret
  4042bc:	bl	401b00 <__errno_location@plt>
  4042c0:	mov	x23, x0
  4042c4:	str	wzr, [x0]
  4042c8:	add	x1, sp, #0x8
  4042cc:	mov	x0, x20
  4042d0:	mov	w2, wzr
  4042d4:	str	xzr, [sp, #8]
  4042d8:	bl	401950 <strtoumax@plt>
  4042dc:	ldr	x25, [sp, #8]
  4042e0:	ldr	w8, [x23]
  4042e4:	cmp	x25, x20
  4042e8:	b.eq	404468 <tigetstr@plt+0x28d8>  // b.none
  4042ec:	add	x9, x0, #0x1
  4042f0:	mov	x20, x0
  4042f4:	cmp	x9, #0x1
  4042f8:	b.hi	404300 <tigetstr@plt+0x2770>  // b.pmore
  4042fc:	cbnz	w8, 40446c <tigetstr@plt+0x28dc>
  404300:	cbz	x25, 404478 <tigetstr@plt+0x28e8>
  404304:	ldrb	w8, [x25]
  404308:	cbz	w8, 404478 <tigetstr@plt+0x28e8>
  40430c:	mov	w27, wzr
  404310:	mov	x28, xzr
  404314:	mov	w8, #0x400                 	// #1024
  404318:	str	x8, [sp]
  40431c:	ldrb	w8, [x25, #1]
  404320:	cmp	w8, #0x61
  404324:	b.le	404350 <tigetstr@plt+0x27c0>
  404328:	cmp	w8, #0x62
  40432c:	b.eq	404358 <tigetstr@plt+0x27c8>  // b.none
  404330:	cmp	w8, #0x69
  404334:	b.ne	404368 <tigetstr@plt+0x27d8>  // b.any
  404338:	ldrb	w8, [x25, #2]
  40433c:	orr	w8, w8, #0x20
  404340:	cmp	w8, #0x62
  404344:	b.ne	404368 <tigetstr@plt+0x27d8>  // b.any
  404348:	ldrb	w8, [x25, #3]
  40434c:	b	404364 <tigetstr@plt+0x27d4>
  404350:	cmp	w8, #0x42
  404354:	b.ne	404364 <tigetstr@plt+0x27d4>  // b.any
  404358:	ldrb	w8, [x25, #2]
  40435c:	cbnz	w8, 404368 <tigetstr@plt+0x27d8>
  404360:	b	404488 <tigetstr@plt+0x28f8>
  404364:	cbz	w8, 404490 <tigetstr@plt+0x2900>
  404368:	bl	401840 <localeconv@plt>
  40436c:	cbz	x0, 40438c <tigetstr@plt+0x27fc>
  404370:	ldr	x24, [x0]
  404374:	cbz	x24, 404398 <tigetstr@plt+0x2808>
  404378:	mov	x0, x24
  40437c:	bl	401770 <strlen@plt>
  404380:	mov	x26, x0
  404384:	mov	w8, #0x1                   	// #1
  404388:	b	4043a0 <tigetstr@plt+0x2810>
  40438c:	mov	w8, wzr
  404390:	mov	x24, xzr
  404394:	b	40439c <tigetstr@plt+0x280c>
  404398:	mov	w8, wzr
  40439c:	mov	x26, xzr
  4043a0:	cbnz	x28, 404288 <tigetstr@plt+0x26f8>
  4043a4:	ldrb	w9, [x25]
  4043a8:	eor	w8, w8, #0x1
  4043ac:	cmp	w9, #0x0
  4043b0:	cset	w9, eq  // eq = none
  4043b4:	orr	w8, w8, w9
  4043b8:	tbnz	w8, #0, 404288 <tigetstr@plt+0x26f8>
  4043bc:	mov	x0, x24
  4043c0:	mov	x1, x25
  4043c4:	mov	x2, x26
  4043c8:	bl	4018c0 <strncmp@plt>
  4043cc:	cbnz	w0, 404288 <tigetstr@plt+0x26f8>
  4043d0:	add	x24, x25, x26
  4043d4:	ldrb	w8, [x24]
  4043d8:	cmp	w8, #0x30
  4043dc:	b.ne	4043f0 <tigetstr@plt+0x2860>  // b.any
  4043e0:	ldrb	w8, [x24, #1]!
  4043e4:	add	w27, w27, #0x1
  4043e8:	cmp	w8, #0x30
  4043ec:	b.eq	4043e0 <tigetstr@plt+0x2850>  // b.none
  4043f0:	ldr	x9, [x22]
  4043f4:	sxtb	x8, w8
  4043f8:	ldrh	w8, [x9, x8, lsl #1]
  4043fc:	tbnz	w8, #11, 404410 <tigetstr@plt+0x2880>
  404400:	mov	x28, xzr
  404404:	str	x24, [sp, #8]
  404408:	mov	x25, x24
  40440c:	b	40431c <tigetstr@plt+0x278c>
  404410:	add	x1, sp, #0x8
  404414:	mov	x0, x24
  404418:	mov	w2, wzr
  40441c:	str	wzr, [x23]
  404420:	str	xzr, [sp, #8]
  404424:	bl	401950 <strtoumax@plt>
  404428:	ldr	x25, [sp, #8]
  40442c:	ldr	w8, [x23]
  404430:	cmp	x25, x24
  404434:	b.eq	404468 <tigetstr@plt+0x28d8>  // b.none
  404438:	add	x9, x0, #0x1
  40443c:	cmp	x9, #0x1
  404440:	b.hi	404448 <tigetstr@plt+0x28b8>  // b.pmore
  404444:	cbnz	w8, 40446c <tigetstr@plt+0x28dc>
  404448:	mov	x28, xzr
  40444c:	cbz	x0, 40431c <tigetstr@plt+0x278c>
  404450:	cbz	x25, 404288 <tigetstr@plt+0x26f8>
  404454:	ldrb	w8, [x25]
  404458:	mov	w24, #0xffffffea            	// #-22
  40445c:	mov	x28, x0
  404460:	cbnz	w8, 40431c <tigetstr@plt+0x278c>
  404464:	b	40428c <tigetstr@plt+0x26fc>
  404468:	cbz	w8, 404288 <tigetstr@plt+0x26f8>
  40446c:	neg	w24, w8
  404470:	tbz	w24, #31, 404298 <tigetstr@plt+0x2708>
  404474:	b	40428c <tigetstr@plt+0x26fc>
  404478:	mov	w24, wzr
  40447c:	str	x20, [x19]
  404480:	tbz	w24, #31, 404298 <tigetstr@plt+0x2708>
  404484:	b	40428c <tigetstr@plt+0x26fc>
  404488:	mov	w8, #0x3e8                 	// #1000
  40448c:	str	x8, [sp]
  404490:	ldrsb	w23, [x25]
  404494:	adrp	x22, 407000 <tigetstr@plt+0x5470>
  404498:	add	x22, x22, #0x4
  40449c:	mov	w2, #0x9                   	// #9
  4044a0:	mov	x0, x22
  4044a4:	mov	w1, w23
  4044a8:	bl	401a70 <memchr@plt>
  4044ac:	cbnz	x0, 4044cc <tigetstr@plt+0x293c>
  4044b0:	adrp	x22, 407000 <tigetstr@plt+0x5470>
  4044b4:	add	x22, x22, #0xd
  4044b8:	mov	w2, #0x9                   	// #9
  4044bc:	mov	x0, x22
  4044c0:	mov	w1, w23
  4044c4:	bl	401a70 <memchr@plt>
  4044c8:	cbz	x0, 404288 <tigetstr@plt+0x26f8>
  4044cc:	ldr	x11, [sp]
  4044d0:	sub	w8, w0, w22
  4044d4:	adds	w8, w8, #0x1
  4044d8:	b.cs	4044fc <tigetstr@plt+0x296c>  // b.hs, b.nlast
  4044dc:	mvn	w9, w0
  4044e0:	add	w9, w9, w22
  4044e4:	umulh	x10, x11, x20
  4044e8:	cmp	xzr, x10
  4044ec:	b.ne	404504 <tigetstr@plt+0x2974>  // b.any
  4044f0:	adds	w9, w9, #0x1
  4044f4:	mul	x20, x20, x11
  4044f8:	b.cc	4044e4 <tigetstr@plt+0x2954>  // b.lo, b.ul, b.last
  4044fc:	mov	w24, wzr
  404500:	b	404508 <tigetstr@plt+0x2978>
  404504:	mov	w24, #0xffffffde            	// #-34
  404508:	cbz	x21, 404510 <tigetstr@plt+0x2980>
  40450c:	str	w8, [x21]
  404510:	cbz	x28, 40447c <tigetstr@plt+0x28ec>
  404514:	cbz	w8, 40447c <tigetstr@plt+0x28ec>
  404518:	mvn	w8, w0
  40451c:	add	w9, w8, w22
  404520:	mov	w8, #0x1                   	// #1
  404524:	umulh	x10, x11, x8
  404528:	cmp	xzr, x10
  40452c:	b.ne	40453c <tigetstr@plt+0x29ac>  // b.any
  404530:	adds	w9, w9, #0x1
  404534:	mul	x8, x8, x11
  404538:	b.cc	404524 <tigetstr@plt+0x2994>  // b.lo, b.ul, b.last
  40453c:	mov	w9, #0xa                   	// #10
  404540:	cmp	x28, #0xb
  404544:	b.cc	404558 <tigetstr@plt+0x29c8>  // b.lo, b.ul, b.last
  404548:	add	x9, x9, x9, lsl #2
  40454c:	lsl	x9, x9, #1
  404550:	cmp	x9, x28
  404554:	b.cc	404548 <tigetstr@plt+0x29b8>  // b.lo, b.ul, b.last
  404558:	cmp	w27, #0x1
  40455c:	b.lt	404570 <tigetstr@plt+0x29e0>  // b.tstop
  404560:	add	x9, x9, x9, lsl #2
  404564:	subs	w27, w27, #0x1
  404568:	lsl	x9, x9, #1
  40456c:	b.ne	404560 <tigetstr@plt+0x29d0>  // b.any
  404570:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404574:	mov	w12, #0x1                   	// #1
  404578:	movk	x10, #0xcccd
  40457c:	mov	w11, #0xa                   	// #10
  404580:	umulh	x13, x28, x10
  404584:	lsr	x13, x13, #3
  404588:	add	x14, x12, x12, lsl #2
  40458c:	msub	x15, x13, x11, x28
  404590:	lsl	x14, x14, #1
  404594:	cbz	x15, 4045a8 <tigetstr@plt+0x2a18>
  404598:	udiv	x12, x9, x12
  40459c:	udiv	x12, x12, x15
  4045a0:	udiv	x12, x8, x12
  4045a4:	add	x20, x12, x20
  4045a8:	cmp	x28, #0x9
  4045ac:	mov	x28, x13
  4045b0:	mov	x12, x14
  4045b4:	b.hi	404580 <tigetstr@plt+0x29f0>  // b.pmore
  4045b8:	b	40447c <tigetstr@plt+0x28ec>
  4045bc:	mov	x2, xzr
  4045c0:	b	404220 <tigetstr@plt+0x2690>
  4045c4:	stp	x29, x30, [sp, #-48]!
  4045c8:	stp	x20, x19, [sp, #32]
  4045cc:	mov	x20, x1
  4045d0:	mov	x19, x0
  4045d4:	str	x21, [sp, #16]
  4045d8:	mov	x29, sp
  4045dc:	cbz	x0, 404610 <tigetstr@plt+0x2a80>
  4045e0:	ldrb	w21, [x19]
  4045e4:	mov	x8, x19
  4045e8:	cbz	w21, 404614 <tigetstr@plt+0x2a84>
  4045ec:	bl	4019a0 <__ctype_b_loc@plt>
  4045f0:	ldr	x9, [x0]
  4045f4:	mov	x8, x19
  4045f8:	and	x10, x21, #0xff
  4045fc:	ldrh	w10, [x9, x10, lsl #1]
  404600:	tbz	w10, #11, 404614 <tigetstr@plt+0x2a84>
  404604:	ldrb	w21, [x8, #1]!
  404608:	cbnz	w21, 4045f8 <tigetstr@plt+0x2a68>
  40460c:	b	404614 <tigetstr@plt+0x2a84>
  404610:	mov	x8, xzr
  404614:	cbz	x20, 40461c <tigetstr@plt+0x2a8c>
  404618:	str	x8, [x20]
  40461c:	cmp	x8, x19
  404620:	b.ls	404634 <tigetstr@plt+0x2aa4>  // b.plast
  404624:	ldrb	w8, [x8]
  404628:	cmp	w8, #0x0
  40462c:	cset	w0, eq  // eq = none
  404630:	b	404638 <tigetstr@plt+0x2aa8>
  404634:	mov	w0, wzr
  404638:	ldp	x20, x19, [sp, #32]
  40463c:	ldr	x21, [sp, #16]
  404640:	ldp	x29, x30, [sp], #48
  404644:	ret
  404648:	stp	x29, x30, [sp, #-48]!
  40464c:	stp	x20, x19, [sp, #32]
  404650:	mov	x20, x1
  404654:	mov	x19, x0
  404658:	str	x21, [sp, #16]
  40465c:	mov	x29, sp
  404660:	cbz	x0, 404694 <tigetstr@plt+0x2b04>
  404664:	ldrb	w21, [x19]
  404668:	mov	x8, x19
  40466c:	cbz	w21, 404698 <tigetstr@plt+0x2b08>
  404670:	bl	4019a0 <__ctype_b_loc@plt>
  404674:	ldr	x9, [x0]
  404678:	mov	x8, x19
  40467c:	and	x10, x21, #0xff
  404680:	ldrh	w10, [x9, x10, lsl #1]
  404684:	tbz	w10, #12, 404698 <tigetstr@plt+0x2b08>
  404688:	ldrb	w21, [x8, #1]!
  40468c:	cbnz	w21, 40467c <tigetstr@plt+0x2aec>
  404690:	b	404698 <tigetstr@plt+0x2b08>
  404694:	mov	x8, xzr
  404698:	cbz	x20, 4046a0 <tigetstr@plt+0x2b10>
  40469c:	str	x8, [x20]
  4046a0:	cmp	x8, x19
  4046a4:	b.ls	4046b8 <tigetstr@plt+0x2b28>  // b.plast
  4046a8:	ldrb	w8, [x8]
  4046ac:	cmp	w8, #0x0
  4046b0:	cset	w0, eq  // eq = none
  4046b4:	b	4046bc <tigetstr@plt+0x2b2c>
  4046b8:	mov	w0, wzr
  4046bc:	ldp	x20, x19, [sp, #32]
  4046c0:	ldr	x21, [sp, #16]
  4046c4:	ldp	x29, x30, [sp], #48
  4046c8:	ret
  4046cc:	sub	sp, sp, #0x110
  4046d0:	stp	x29, x30, [sp, #208]
  4046d4:	add	x29, sp, #0xd0
  4046d8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4046dc:	mov	x9, sp
  4046e0:	sub	x10, x29, #0x50
  4046e4:	stp	x28, x23, [sp, #224]
  4046e8:	stp	x22, x21, [sp, #240]
  4046ec:	stp	x20, x19, [sp, #256]
  4046f0:	mov	x20, x1
  4046f4:	mov	x19, x0
  4046f8:	movk	x8, #0xff80, lsl #32
  4046fc:	add	x11, x29, #0x40
  404700:	add	x9, x9, #0x80
  404704:	add	x22, x10, #0x30
  404708:	mov	w23, #0xffffffd0            	// #-48
  40470c:	stp	x2, x3, [x29, #-80]
  404710:	stp	x4, x5, [x29, #-64]
  404714:	stp	x6, x7, [x29, #-48]
  404718:	stp	q1, q2, [sp, #16]
  40471c:	stp	q3, q4, [sp, #48]
  404720:	str	q0, [sp]
  404724:	stp	q5, q6, [sp, #80]
  404728:	str	q7, [sp, #112]
  40472c:	stp	x9, x8, [x29, #-16]
  404730:	stp	x11, x22, [x29, #-32]
  404734:	tbnz	w23, #31, 404740 <tigetstr@plt+0x2bb0>
  404738:	mov	w8, w23
  40473c:	b	404758 <tigetstr@plt+0x2bc8>
  404740:	add	w8, w23, #0x8
  404744:	cmn	w23, #0x8
  404748:	stur	w8, [x29, #-8]
  40474c:	b.gt	404758 <tigetstr@plt+0x2bc8>
  404750:	add	x9, x22, w23, sxtw
  404754:	b	404764 <tigetstr@plt+0x2bd4>
  404758:	ldur	x9, [x29, #-32]
  40475c:	add	x10, x9, #0x8
  404760:	stur	x10, [x29, #-32]
  404764:	ldr	x1, [x9]
  404768:	cbz	x1, 4047e0 <tigetstr@plt+0x2c50>
  40476c:	tbnz	w8, #31, 404778 <tigetstr@plt+0x2be8>
  404770:	mov	w23, w8
  404774:	b	404790 <tigetstr@plt+0x2c00>
  404778:	add	w23, w8, #0x8
  40477c:	cmn	w8, #0x8
  404780:	stur	w23, [x29, #-8]
  404784:	b.gt	404790 <tigetstr@plt+0x2c00>
  404788:	add	x8, x22, w8, sxtw
  40478c:	b	40479c <tigetstr@plt+0x2c0c>
  404790:	ldur	x8, [x29, #-32]
  404794:	add	x9, x8, #0x8
  404798:	stur	x9, [x29, #-32]
  40479c:	ldr	x21, [x8]
  4047a0:	cbz	x21, 4047e0 <tigetstr@plt+0x2c50>
  4047a4:	mov	x0, x19
  4047a8:	bl	401980 <strcmp@plt>
  4047ac:	cbz	w0, 4047c4 <tigetstr@plt+0x2c34>
  4047b0:	mov	x0, x19
  4047b4:	mov	x1, x21
  4047b8:	bl	401980 <strcmp@plt>
  4047bc:	cbnz	w0, 404734 <tigetstr@plt+0x2ba4>
  4047c0:	b	4047c8 <tigetstr@plt+0x2c38>
  4047c4:	mov	w0, #0x1                   	// #1
  4047c8:	ldp	x20, x19, [sp, #256]
  4047cc:	ldp	x22, x21, [sp, #240]
  4047d0:	ldp	x28, x23, [sp, #224]
  4047d4:	ldp	x29, x30, [sp, #208]
  4047d8:	add	sp, sp, #0x110
  4047dc:	ret
  4047e0:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4047e4:	ldr	w0, [x8, #576]
  4047e8:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4047ec:	add	x1, x1, #0x16
  4047f0:	mov	x2, x20
  4047f4:	mov	x3, x19
  4047f8:	bl	401ad0 <errx@plt>
  4047fc:	cbz	x1, 404820 <tigetstr@plt+0x2c90>
  404800:	sxtb	w8, w2
  404804:	ldrsb	w9, [x0]
  404808:	cbz	w9, 404820 <tigetstr@plt+0x2c90>
  40480c:	cmp	w8, w9
  404810:	b.eq	404824 <tigetstr@plt+0x2c94>  // b.none
  404814:	sub	x1, x1, #0x1
  404818:	add	x0, x0, #0x1
  40481c:	cbnz	x1, 404804 <tigetstr@plt+0x2c74>
  404820:	mov	x0, xzr
  404824:	ret
  404828:	stp	x29, x30, [sp, #-32]!
  40482c:	stp	x20, x19, [sp, #16]
  404830:	mov	x29, sp
  404834:	mov	x20, x1
  404838:	mov	x19, x0
  40483c:	bl	40487c <tigetstr@plt+0x2cec>
  404840:	cmp	w0, w0, sxth
  404844:	b.ne	404854 <tigetstr@plt+0x2cc4>  // b.any
  404848:	ldp	x20, x19, [sp, #16]
  40484c:	ldp	x29, x30, [sp], #32
  404850:	ret
  404854:	bl	401b00 <__errno_location@plt>
  404858:	mov	w8, #0x22                  	// #34
  40485c:	str	w8, [x0]
  404860:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404864:	ldr	w0, [x8, #576]
  404868:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  40486c:	add	x1, x1, #0x16
  404870:	mov	x2, x20
  404874:	mov	x3, x19
  404878:	bl	401b50 <err@plt>
  40487c:	stp	x29, x30, [sp, #-32]!
  404880:	stp	x20, x19, [sp, #16]
  404884:	mov	x29, sp
  404888:	mov	x20, x1
  40488c:	mov	x19, x0
  404890:	bl	404934 <tigetstr@plt+0x2da4>
  404894:	cmp	x0, w0, sxtw
  404898:	b.ne	4048a8 <tigetstr@plt+0x2d18>  // b.any
  40489c:	ldp	x20, x19, [sp, #16]
  4048a0:	ldp	x29, x30, [sp], #32
  4048a4:	ret
  4048a8:	bl	401b00 <__errno_location@plt>
  4048ac:	mov	w8, #0x22                  	// #34
  4048b0:	str	w8, [x0]
  4048b4:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4048b8:	ldr	w0, [x8, #576]
  4048bc:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4048c0:	add	x1, x1, #0x16
  4048c4:	mov	x2, x20
  4048c8:	mov	x3, x19
  4048cc:	bl	401b50 <err@plt>
  4048d0:	mov	w2, #0xa                   	// #10
  4048d4:	b	4048d8 <tigetstr@plt+0x2d48>
  4048d8:	stp	x29, x30, [sp, #-32]!
  4048dc:	stp	x20, x19, [sp, #16]
  4048e0:	mov	x29, sp
  4048e4:	mov	x20, x1
  4048e8:	mov	x19, x0
  4048ec:	bl	4049f0 <tigetstr@plt+0x2e60>
  4048f0:	cmp	w0, #0x10, lsl #12
  4048f4:	b.cs	404904 <tigetstr@plt+0x2d74>  // b.hs, b.nlast
  4048f8:	ldp	x20, x19, [sp, #16]
  4048fc:	ldp	x29, x30, [sp], #32
  404900:	ret
  404904:	bl	401b00 <__errno_location@plt>
  404908:	mov	w8, #0x22                  	// #34
  40490c:	str	w8, [x0]
  404910:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404914:	ldr	w0, [x8, #576]
  404918:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  40491c:	add	x1, x1, #0x16
  404920:	mov	x2, x20
  404924:	mov	x3, x19
  404928:	bl	401b50 <err@plt>
  40492c:	mov	w2, #0x10                  	// #16
  404930:	b	4048d8 <tigetstr@plt+0x2d48>
  404934:	stp	x29, x30, [sp, #-48]!
  404938:	mov	x29, sp
  40493c:	str	x21, [sp, #16]
  404940:	stp	x20, x19, [sp, #32]
  404944:	mov	x20, x1
  404948:	mov	x19, x0
  40494c:	str	xzr, [x29, #24]
  404950:	bl	401b00 <__errno_location@plt>
  404954:	str	wzr, [x0]
  404958:	cbz	x19, 4049a8 <tigetstr@plt+0x2e18>
  40495c:	ldrb	w8, [x19]
  404960:	cbz	w8, 4049a8 <tigetstr@plt+0x2e18>
  404964:	mov	x21, x0
  404968:	add	x1, x29, #0x18
  40496c:	mov	w2, #0xa                   	// #10
  404970:	mov	x0, x19
  404974:	bl	4017c0 <strtoimax@plt>
  404978:	ldr	w8, [x21]
  40497c:	cbnz	w8, 4049c4 <tigetstr@plt+0x2e34>
  404980:	ldr	x8, [x29, #24]
  404984:	cmp	x8, x19
  404988:	b.eq	4049a8 <tigetstr@plt+0x2e18>  // b.none
  40498c:	cbz	x8, 404998 <tigetstr@plt+0x2e08>
  404990:	ldrb	w8, [x8]
  404994:	cbnz	w8, 4049a8 <tigetstr@plt+0x2e18>
  404998:	ldp	x20, x19, [sp, #32]
  40499c:	ldr	x21, [sp, #16]
  4049a0:	ldp	x29, x30, [sp], #48
  4049a4:	ret
  4049a8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4049ac:	ldr	w0, [x8, #576]
  4049b0:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4049b4:	add	x1, x1, #0x16
  4049b8:	mov	x2, x20
  4049bc:	mov	x3, x19
  4049c0:	bl	401ad0 <errx@plt>
  4049c4:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  4049c8:	ldr	w0, [x9, #576]
  4049cc:	cmp	w8, #0x22
  4049d0:	b.ne	4049b0 <tigetstr@plt+0x2e20>  // b.any
  4049d4:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4049d8:	add	x1, x1, #0x16
  4049dc:	mov	x2, x20
  4049e0:	mov	x3, x19
  4049e4:	bl	401b50 <err@plt>
  4049e8:	mov	w2, #0xa                   	// #10
  4049ec:	b	4049f0 <tigetstr@plt+0x2e60>
  4049f0:	stp	x29, x30, [sp, #-32]!
  4049f4:	stp	x20, x19, [sp, #16]
  4049f8:	mov	x29, sp
  4049fc:	mov	x20, x1
  404a00:	mov	x19, x0
  404a04:	bl	404a54 <tigetstr@plt+0x2ec4>
  404a08:	lsr	x8, x0, #32
  404a0c:	cbnz	x8, 404a1c <tigetstr@plt+0x2e8c>
  404a10:	ldp	x20, x19, [sp, #16]
  404a14:	ldp	x29, x30, [sp], #32
  404a18:	ret
  404a1c:	bl	401b00 <__errno_location@plt>
  404a20:	mov	w8, #0x22                  	// #34
  404a24:	str	w8, [x0]
  404a28:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404a2c:	ldr	w0, [x8, #576]
  404a30:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404a34:	add	x1, x1, #0x16
  404a38:	mov	x2, x20
  404a3c:	mov	x3, x19
  404a40:	bl	401b50 <err@plt>
  404a44:	mov	w2, #0x10                  	// #16
  404a48:	b	4049f0 <tigetstr@plt+0x2e60>
  404a4c:	mov	w2, #0xa                   	// #10
  404a50:	b	404a54 <tigetstr@plt+0x2ec4>
  404a54:	sub	sp, sp, #0x40
  404a58:	stp	x29, x30, [sp, #16]
  404a5c:	stp	x22, x21, [sp, #32]
  404a60:	stp	x20, x19, [sp, #48]
  404a64:	add	x29, sp, #0x10
  404a68:	mov	w21, w2
  404a6c:	mov	x20, x1
  404a70:	mov	x19, x0
  404a74:	str	xzr, [sp, #8]
  404a78:	bl	401b00 <__errno_location@plt>
  404a7c:	str	wzr, [x0]
  404a80:	cbz	x19, 404ad4 <tigetstr@plt+0x2f44>
  404a84:	ldrb	w8, [x19]
  404a88:	cbz	w8, 404ad4 <tigetstr@plt+0x2f44>
  404a8c:	mov	x22, x0
  404a90:	add	x1, sp, #0x8
  404a94:	mov	x0, x19
  404a98:	mov	w2, w21
  404a9c:	bl	401950 <strtoumax@plt>
  404aa0:	ldr	w8, [x22]
  404aa4:	cbnz	w8, 404af0 <tigetstr@plt+0x2f60>
  404aa8:	ldr	x8, [sp, #8]
  404aac:	cmp	x8, x19
  404ab0:	b.eq	404ad4 <tigetstr@plt+0x2f44>  // b.none
  404ab4:	cbz	x8, 404ac0 <tigetstr@plt+0x2f30>
  404ab8:	ldrb	w8, [x8]
  404abc:	cbnz	w8, 404ad4 <tigetstr@plt+0x2f44>
  404ac0:	ldp	x20, x19, [sp, #48]
  404ac4:	ldp	x22, x21, [sp, #32]
  404ac8:	ldp	x29, x30, [sp, #16]
  404acc:	add	sp, sp, #0x40
  404ad0:	ret
  404ad4:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404ad8:	ldr	w0, [x8, #576]
  404adc:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404ae0:	add	x1, x1, #0x16
  404ae4:	mov	x2, x20
  404ae8:	mov	x3, x19
  404aec:	bl	401ad0 <errx@plt>
  404af0:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  404af4:	ldr	w0, [x9, #576]
  404af8:	cmp	w8, #0x22
  404afc:	b.ne	404adc <tigetstr@plt+0x2f4c>  // b.any
  404b00:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404b04:	add	x1, x1, #0x16
  404b08:	mov	x2, x20
  404b0c:	mov	x3, x19
  404b10:	bl	401b50 <err@plt>
  404b14:	mov	w2, #0x10                  	// #16
  404b18:	b	404a54 <tigetstr@plt+0x2ec4>
  404b1c:	stp	x29, x30, [sp, #-48]!
  404b20:	mov	x29, sp
  404b24:	str	x21, [sp, #16]
  404b28:	stp	x20, x19, [sp, #32]
  404b2c:	mov	x20, x1
  404b30:	mov	x19, x0
  404b34:	str	xzr, [x29, #24]
  404b38:	bl	401b00 <__errno_location@plt>
  404b3c:	str	wzr, [x0]
  404b40:	cbz	x19, 404b8c <tigetstr@plt+0x2ffc>
  404b44:	ldrb	w8, [x19]
  404b48:	cbz	w8, 404b8c <tigetstr@plt+0x2ffc>
  404b4c:	mov	x21, x0
  404b50:	add	x1, x29, #0x18
  404b54:	mov	x0, x19
  404b58:	bl	4017d0 <strtod@plt>
  404b5c:	ldr	w8, [x21]
  404b60:	cbnz	w8, 404ba8 <tigetstr@plt+0x3018>
  404b64:	ldr	x8, [x29, #24]
  404b68:	cmp	x8, x19
  404b6c:	b.eq	404b8c <tigetstr@plt+0x2ffc>  // b.none
  404b70:	cbz	x8, 404b7c <tigetstr@plt+0x2fec>
  404b74:	ldrb	w8, [x8]
  404b78:	cbnz	w8, 404b8c <tigetstr@plt+0x2ffc>
  404b7c:	ldp	x20, x19, [sp, #32]
  404b80:	ldr	x21, [sp, #16]
  404b84:	ldp	x29, x30, [sp], #48
  404b88:	ret
  404b8c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404b90:	ldr	w0, [x8, #576]
  404b94:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404b98:	add	x1, x1, #0x16
  404b9c:	mov	x2, x20
  404ba0:	mov	x3, x19
  404ba4:	bl	401ad0 <errx@plt>
  404ba8:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  404bac:	ldr	w0, [x9, #576]
  404bb0:	cmp	w8, #0x22
  404bb4:	b.ne	404b94 <tigetstr@plt+0x3004>  // b.any
  404bb8:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404bbc:	add	x1, x1, #0x16
  404bc0:	mov	x2, x20
  404bc4:	mov	x3, x19
  404bc8:	bl	401b50 <err@plt>
  404bcc:	stp	x29, x30, [sp, #-48]!
  404bd0:	mov	x29, sp
  404bd4:	str	x21, [sp, #16]
  404bd8:	stp	x20, x19, [sp, #32]
  404bdc:	mov	x20, x1
  404be0:	mov	x19, x0
  404be4:	str	xzr, [x29, #24]
  404be8:	bl	401b00 <__errno_location@plt>
  404bec:	str	wzr, [x0]
  404bf0:	cbz	x19, 404c40 <tigetstr@plt+0x30b0>
  404bf4:	ldrb	w8, [x19]
  404bf8:	cbz	w8, 404c40 <tigetstr@plt+0x30b0>
  404bfc:	mov	x21, x0
  404c00:	add	x1, x29, #0x18
  404c04:	mov	w2, #0xa                   	// #10
  404c08:	mov	x0, x19
  404c0c:	bl	4019b0 <strtol@plt>
  404c10:	ldr	w8, [x21]
  404c14:	cbnz	w8, 404c5c <tigetstr@plt+0x30cc>
  404c18:	ldr	x8, [x29, #24]
  404c1c:	cmp	x8, x19
  404c20:	b.eq	404c40 <tigetstr@plt+0x30b0>  // b.none
  404c24:	cbz	x8, 404c30 <tigetstr@plt+0x30a0>
  404c28:	ldrb	w8, [x8]
  404c2c:	cbnz	w8, 404c40 <tigetstr@plt+0x30b0>
  404c30:	ldp	x20, x19, [sp, #32]
  404c34:	ldr	x21, [sp, #16]
  404c38:	ldp	x29, x30, [sp], #48
  404c3c:	ret
  404c40:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404c44:	ldr	w0, [x8, #576]
  404c48:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404c4c:	add	x1, x1, #0x16
  404c50:	mov	x2, x20
  404c54:	mov	x3, x19
  404c58:	bl	401ad0 <errx@plt>
  404c5c:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  404c60:	ldr	w0, [x9, #576]
  404c64:	cmp	w8, #0x22
  404c68:	b.ne	404c48 <tigetstr@plt+0x30b8>  // b.any
  404c6c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404c70:	add	x1, x1, #0x16
  404c74:	mov	x2, x20
  404c78:	mov	x3, x19
  404c7c:	bl	401b50 <err@plt>
  404c80:	stp	x29, x30, [sp, #-48]!
  404c84:	mov	x29, sp
  404c88:	str	x21, [sp, #16]
  404c8c:	stp	x20, x19, [sp, #32]
  404c90:	mov	x20, x1
  404c94:	mov	x19, x0
  404c98:	str	xzr, [x29, #24]
  404c9c:	bl	401b00 <__errno_location@plt>
  404ca0:	str	wzr, [x0]
  404ca4:	cbz	x19, 404cf4 <tigetstr@plt+0x3164>
  404ca8:	ldrb	w8, [x19]
  404cac:	cbz	w8, 404cf4 <tigetstr@plt+0x3164>
  404cb0:	mov	x21, x0
  404cb4:	add	x1, x29, #0x18
  404cb8:	mov	w2, #0xa                   	// #10
  404cbc:	mov	x0, x19
  404cc0:	bl	401760 <strtoul@plt>
  404cc4:	ldr	w8, [x21]
  404cc8:	cbnz	w8, 404d10 <tigetstr@plt+0x3180>
  404ccc:	ldr	x8, [x29, #24]
  404cd0:	cmp	x8, x19
  404cd4:	b.eq	404cf4 <tigetstr@plt+0x3164>  // b.none
  404cd8:	cbz	x8, 404ce4 <tigetstr@plt+0x3154>
  404cdc:	ldrb	w8, [x8]
  404ce0:	cbnz	w8, 404cf4 <tigetstr@plt+0x3164>
  404ce4:	ldp	x20, x19, [sp, #32]
  404ce8:	ldr	x21, [sp, #16]
  404cec:	ldp	x29, x30, [sp], #48
  404cf0:	ret
  404cf4:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404cf8:	ldr	w0, [x8, #576]
  404cfc:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404d00:	add	x1, x1, #0x16
  404d04:	mov	x2, x20
  404d08:	mov	x3, x19
  404d0c:	bl	401ad0 <errx@plt>
  404d10:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  404d14:	ldr	w0, [x9, #576]
  404d18:	cmp	w8, #0x22
  404d1c:	b.ne	404cfc <tigetstr@plt+0x316c>  // b.any
  404d20:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404d24:	add	x1, x1, #0x16
  404d28:	mov	x2, x20
  404d2c:	mov	x3, x19
  404d30:	bl	401b50 <err@plt>
  404d34:	sub	sp, sp, #0x30
  404d38:	stp	x20, x19, [sp, #32]
  404d3c:	mov	x20, x1
  404d40:	add	x1, sp, #0x8
  404d44:	mov	x2, xzr
  404d48:	stp	x29, x30, [sp, #16]
  404d4c:	add	x29, sp, #0x10
  404d50:	mov	x19, x0
  404d54:	bl	404220 <tigetstr@plt+0x2690>
  404d58:	cbnz	w0, 404d70 <tigetstr@plt+0x31e0>
  404d5c:	ldr	x0, [sp, #8]
  404d60:	ldp	x20, x19, [sp, #32]
  404d64:	ldp	x29, x30, [sp, #16]
  404d68:	add	sp, sp, #0x30
  404d6c:	ret
  404d70:	bl	401b00 <__errno_location@plt>
  404d74:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  404d78:	ldr	w8, [x0]
  404d7c:	ldr	w0, [x9, #576]
  404d80:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404d84:	add	x1, x1, #0x16
  404d88:	mov	x2, x20
  404d8c:	mov	x3, x19
  404d90:	cbnz	w8, 404d98 <tigetstr@plt+0x3208>
  404d94:	bl	401ad0 <errx@plt>
  404d98:	bl	401b50 <err@plt>
  404d9c:	stp	x29, x30, [sp, #-32]!
  404da0:	str	x19, [sp, #16]
  404da4:	mov	x19, x1
  404da8:	mov	x1, x2
  404dac:	mov	x29, sp
  404db0:	bl	404b1c <tigetstr@plt+0x2f8c>
  404db4:	adrp	x8, 406000 <tigetstr@plt+0x4470>
  404db8:	ldr	d1, [x8, #4080]
  404dbc:	fcvtzs	x8, d0
  404dc0:	scvtf	d2, x8
  404dc4:	fsub	d0, d0, d2
  404dc8:	fmul	d0, d0, d1
  404dcc:	fcvtzs	x9, d0
  404dd0:	stp	x8, x9, [x19]
  404dd4:	ldr	x19, [sp, #16]
  404dd8:	ldp	x29, x30, [sp], #32
  404ddc:	ret
  404de0:	and	w8, w0, #0xf000
  404de4:	sub	w8, w8, #0x1, lsl #12
  404de8:	lsr	w9, w8, #12
  404dec:	cmp	w9, #0xb
  404df0:	mov	w8, wzr
  404df4:	b.hi	404e48 <tigetstr@plt+0x32b8>  // b.pmore
  404df8:	adrp	x10, 406000 <tigetstr@plt+0x4470>
  404dfc:	add	x10, x10, #0xff8
  404e00:	adr	x11, 404e14 <tigetstr@plt+0x3284>
  404e04:	ldrb	w12, [x10, x9]
  404e08:	add	x11, x11, x12, lsl #2
  404e0c:	mov	w9, #0x64                  	// #100
  404e10:	br	x11
  404e14:	mov	w9, #0x70                  	// #112
  404e18:	b	404e40 <tigetstr@plt+0x32b0>
  404e1c:	mov	w9, #0x63                  	// #99
  404e20:	b	404e40 <tigetstr@plt+0x32b0>
  404e24:	mov	w9, #0x62                  	// #98
  404e28:	b	404e40 <tigetstr@plt+0x32b0>
  404e2c:	mov	w9, #0x6c                  	// #108
  404e30:	b	404e40 <tigetstr@plt+0x32b0>
  404e34:	mov	w9, #0x73                  	// #115
  404e38:	b	404e40 <tigetstr@plt+0x32b0>
  404e3c:	mov	w9, #0x2d                  	// #45
  404e40:	mov	w8, #0x1                   	// #1
  404e44:	strb	w9, [x1]
  404e48:	tst	w0, #0x100
  404e4c:	mov	w9, #0x72                  	// #114
  404e50:	mov	w10, #0x2d                  	// #45
  404e54:	add	x11, x1, x8
  404e58:	mov	w12, #0x77                  	// #119
  404e5c:	csel	w17, w10, w9, eq  // eq = none
  404e60:	tst	w0, #0x80
  404e64:	mov	w14, #0x53                  	// #83
  404e68:	mov	w15, #0x73                  	// #115
  404e6c:	mov	w16, #0x78                  	// #120
  404e70:	strb	w17, [x11]
  404e74:	csel	w17, w10, w12, eq  // eq = none
  404e78:	tst	w0, #0x40
  404e7c:	orr	x13, x8, #0x2
  404e80:	strb	w17, [x11, #1]
  404e84:	csel	w11, w15, w14, ne  // ne = any
  404e88:	csel	w17, w16, w10, ne  // ne = any
  404e8c:	tst	w0, #0x800
  404e90:	csel	w11, w17, w11, eq  // eq = none
  404e94:	add	x13, x13, x1
  404e98:	tst	w0, #0x20
  404e9c:	strb	w11, [x13]
  404ea0:	csel	w11, w10, w9, eq  // eq = none
  404ea4:	tst	w0, #0x10
  404ea8:	strb	w11, [x13, #1]
  404eac:	csel	w11, w10, w12, eq  // eq = none
  404eb0:	tst	w0, #0x8
  404eb4:	csel	w14, w15, w14, ne  // ne = any
  404eb8:	csel	w15, w16, w10, ne  // ne = any
  404ebc:	tst	w0, #0x400
  404ec0:	orr	x8, x8, #0x6
  404ec4:	csel	w14, w15, w14, eq  // eq = none
  404ec8:	tst	w0, #0x4
  404ecc:	add	x8, x8, x1
  404ed0:	csel	w9, w10, w9, eq  // eq = none
  404ed4:	tst	w0, #0x2
  404ed8:	mov	w17, #0x54                  	// #84
  404edc:	strb	w11, [x13, #2]
  404ee0:	mov	w11, #0x74                  	// #116
  404ee4:	strb	w14, [x13, #3]
  404ee8:	strb	w9, [x8]
  404eec:	csel	w9, w10, w12, eq  // eq = none
  404ef0:	tst	w0, #0x1
  404ef4:	strb	w9, [x8, #1]
  404ef8:	csel	w9, w11, w17, ne  // ne = any
  404efc:	csel	w10, w16, w10, ne  // ne = any
  404f00:	tst	w0, #0x200
  404f04:	csel	w9, w10, w9, eq  // eq = none
  404f08:	mov	x0, x1
  404f0c:	strb	w9, [x8, #2]
  404f10:	strb	wzr, [x8, #3]
  404f14:	ret
  404f18:	sub	sp, sp, #0x50
  404f1c:	add	x8, sp, #0x8
  404f20:	stp	x29, x30, [sp, #48]
  404f24:	stp	x20, x19, [sp, #64]
  404f28:	add	x29, sp, #0x30
  404f2c:	tbz	w0, #1, 404f3c <tigetstr@plt+0x33ac>
  404f30:	orr	x8, x8, #0x1
  404f34:	mov	w9, #0x20                  	// #32
  404f38:	strb	w9, [sp, #8]
  404f3c:	mov	x9, xzr
  404f40:	add	x10, x9, #0xa
  404f44:	lsr	x11, x1, x10
  404f48:	cbz	x11, 404f60 <tigetstr@plt+0x33d0>
  404f4c:	cmp	x10, #0x33
  404f50:	mov	x9, x10
  404f54:	b.cc	404f40 <tigetstr@plt+0x33b0>  // b.lo, b.ul, b.last
  404f58:	mov	w9, #0x3c                  	// #60
  404f5c:	b	404f64 <tigetstr@plt+0x33d4>
  404f60:	cbz	w9, 405018 <tigetstr@plt+0x3488>
  404f64:	mov	w10, #0x6667                	// #26215
  404f68:	movk	w10, #0x6666, lsl #16
  404f6c:	smull	x10, w9, w10
  404f70:	adrp	x11, 407000 <tigetstr@plt+0x5470>
  404f74:	lsr	x12, x10, #63
  404f78:	asr	x10, x10, #34
  404f7c:	add	x11, x11, #0x1f
  404f80:	add	w10, w10, w12
  404f84:	ldrb	w12, [x11, w10, sxtw]
  404f88:	mov	x10, #0xffffffffffffffff    	// #-1
  404f8c:	lsl	x10, x10, x9
  404f90:	mov	x11, x8
  404f94:	lsr	x19, x1, x9
  404f98:	bic	x10, x1, x10
  404f9c:	strb	w12, [x11], #1
  404fa0:	tbz	w0, #0, 404fbc <tigetstr@plt+0x342c>
  404fa4:	add	w12, w9, #0x9
  404fa8:	cmp	w12, #0x13
  404fac:	b.cc	404fbc <tigetstr@plt+0x342c>  // b.lo, b.ul, b.last
  404fb0:	mov	w11, #0x4269                	// #17001
  404fb4:	sturh	w11, [x8, #1]
  404fb8:	add	x11, x8, #0x3
  404fbc:	strb	wzr, [x11]
  404fc0:	cbz	x10, 405090 <tigetstr@plt+0x3500>
  404fc4:	sub	w8, w9, #0xa
  404fc8:	lsr	x8, x10, x8
  404fcc:	tbnz	w0, #2, 404fe4 <tigetstr@plt+0x3454>
  404fd0:	sub	x9, x8, #0x3b6
  404fd4:	cmp	x9, #0x64
  404fd8:	b.cs	405028 <tigetstr@plt+0x3498>  // b.hs, b.nlast
  404fdc:	add	w19, w19, #0x1
  404fe0:	b	405090 <tigetstr@plt+0x3500>
  404fe4:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404fe8:	add	x8, x8, #0x5
  404fec:	movk	x9, #0xcccd
  404ff0:	umulh	x10, x8, x9
  404ff4:	lsr	x20, x10, #3
  404ff8:	mul	x9, x20, x9
  404ffc:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405000:	ror	x9, x9, #1
  405004:	movk	x10, #0x1999, lsl #48
  405008:	cmp	x9, x10
  40500c:	b.ls	40502c <tigetstr@plt+0x349c>  // b.plast
  405010:	cbnz	x20, 40504c <tigetstr@plt+0x34bc>
  405014:	b	405090 <tigetstr@plt+0x3500>
  405018:	mov	w9, #0x42                  	// #66
  40501c:	strh	w9, [x8]
  405020:	mov	w19, w1
  405024:	b	405090 <tigetstr@plt+0x3500>
  405028:	add	x8, x8, #0x32
  40502c:	mov	x9, #0xf5c3                	// #62915
  405030:	movk	x9, #0x5c28, lsl #16
  405034:	movk	x9, #0xc28f, lsl #32
  405038:	lsr	x8, x8, #2
  40503c:	movk	x9, #0x28f5, lsl #48
  405040:	umulh	x8, x8, x9
  405044:	lsr	x20, x8, #2
  405048:	cbz	x20, 405090 <tigetstr@plt+0x3500>
  40504c:	bl	401840 <localeconv@plt>
  405050:	cbz	x0, 405064 <tigetstr@plt+0x34d4>
  405054:	ldr	x4, [x0]
  405058:	cbz	x4, 405064 <tigetstr@plt+0x34d4>
  40505c:	ldrb	w8, [x4]
  405060:	cbnz	w8, 40506c <tigetstr@plt+0x34dc>
  405064:	adrp	x4, 406000 <tigetstr@plt+0x4470>
  405068:	add	x4, x4, #0xc86
  40506c:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  405070:	add	x2, x2, #0x27
  405074:	add	x0, sp, #0x10
  405078:	add	x6, sp, #0x8
  40507c:	mov	w1, #0x20                  	// #32
  405080:	mov	w3, w19
  405084:	mov	x5, x20
  405088:	bl	401830 <snprintf@plt>
  40508c:	b	4050ac <tigetstr@plt+0x351c>
  405090:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  405094:	add	x2, x2, #0x31
  405098:	add	x0, sp, #0x10
  40509c:	add	x4, sp, #0x8
  4050a0:	mov	w1, #0x20                  	// #32
  4050a4:	mov	w3, w19
  4050a8:	bl	401830 <snprintf@plt>
  4050ac:	add	x0, sp, #0x10
  4050b0:	bl	401910 <strdup@plt>
  4050b4:	ldp	x20, x19, [sp, #64]
  4050b8:	ldp	x29, x30, [sp, #48]
  4050bc:	add	sp, sp, #0x50
  4050c0:	ret
  4050c4:	stp	x29, x30, [sp, #-64]!
  4050c8:	stp	x24, x23, [sp, #16]
  4050cc:	stp	x22, x21, [sp, #32]
  4050d0:	stp	x20, x19, [sp, #48]
  4050d4:	mov	x29, sp
  4050d8:	cbz	x0, 40518c <tigetstr@plt+0x35fc>
  4050dc:	mov	x19, x3
  4050e0:	mov	x9, x0
  4050e4:	mov	w0, #0xffffffff            	// #-1
  4050e8:	cbz	x3, 405190 <tigetstr@plt+0x3600>
  4050ec:	mov	x20, x2
  4050f0:	cbz	x2, 405190 <tigetstr@plt+0x3600>
  4050f4:	mov	x21, x1
  4050f8:	cbz	x1, 405190 <tigetstr@plt+0x3600>
  4050fc:	ldrb	w10, [x9]
  405100:	cbz	w10, 405190 <tigetstr@plt+0x3600>
  405104:	mov	x23, xzr
  405108:	mov	x8, xzr
  40510c:	add	x22, x9, #0x1
  405110:	cmp	x23, x20
  405114:	b.cs	4051a4 <tigetstr@plt+0x3614>  // b.hs, b.nlast
  405118:	and	w11, w10, #0xff
  40511c:	ldrb	w10, [x22]
  405120:	sub	x9, x22, #0x1
  405124:	cmp	x8, #0x0
  405128:	csel	x8, x9, x8, eq  // eq = none
  40512c:	cmp	w11, #0x2c
  405130:	csel	x9, x9, xzr, eq  // eq = none
  405134:	cmp	w10, #0x0
  405138:	csel	x24, x22, x9, eq  // eq = none
  40513c:	cbz	x8, 405178 <tigetstr@plt+0x35e8>
  405140:	cbz	x24, 405178 <tigetstr@plt+0x35e8>
  405144:	subs	x1, x24, x8
  405148:	b.ls	40518c <tigetstr@plt+0x35fc>  // b.plast
  40514c:	mov	x0, x8
  405150:	blr	x19
  405154:	cmn	w0, #0x1
  405158:	b.eq	40518c <tigetstr@plt+0x35fc>  // b.none
  40515c:	str	w0, [x21, x23, lsl #2]
  405160:	ldrb	w8, [x24]
  405164:	add	x0, x23, #0x1
  405168:	cbz	w8, 405190 <tigetstr@plt+0x3600>
  40516c:	ldrb	w10, [x22]
  405170:	mov	x8, xzr
  405174:	b	40517c <tigetstr@plt+0x35ec>
  405178:	mov	x0, x23
  40517c:	add	x22, x22, #0x1
  405180:	mov	x23, x0
  405184:	cbnz	w10, 405110 <tigetstr@plt+0x3580>
  405188:	b	405190 <tigetstr@plt+0x3600>
  40518c:	mov	w0, #0xffffffff            	// #-1
  405190:	ldp	x20, x19, [sp, #48]
  405194:	ldp	x22, x21, [sp, #32]
  405198:	ldp	x24, x23, [sp, #16]
  40519c:	ldp	x29, x30, [sp], #64
  4051a0:	ret
  4051a4:	mov	w0, #0xfffffffe            	// #-2
  4051a8:	b	405190 <tigetstr@plt+0x3600>
  4051ac:	stp	x29, x30, [sp, #-32]!
  4051b0:	str	x19, [sp, #16]
  4051b4:	mov	x29, sp
  4051b8:	cbz	x0, 4051dc <tigetstr@plt+0x364c>
  4051bc:	mov	x19, x3
  4051c0:	mov	w8, #0xffffffff            	// #-1
  4051c4:	cbz	x3, 4051e0 <tigetstr@plt+0x3650>
  4051c8:	ldrb	w9, [x0]
  4051cc:	cbz	w9, 4051e0 <tigetstr@plt+0x3650>
  4051d0:	ldr	x8, [x19]
  4051d4:	cmp	x8, x2
  4051d8:	b.ls	4051f0 <tigetstr@plt+0x3660>  // b.plast
  4051dc:	mov	w8, #0xffffffff            	// #-1
  4051e0:	ldr	x19, [sp, #16]
  4051e4:	mov	w0, w8
  4051e8:	ldp	x29, x30, [sp], #32
  4051ec:	ret
  4051f0:	cmp	w9, #0x2b
  4051f4:	b.ne	405200 <tigetstr@plt+0x3670>  // b.any
  4051f8:	add	x0, x0, #0x1
  4051fc:	b	405208 <tigetstr@plt+0x3678>
  405200:	mov	x8, xzr
  405204:	str	xzr, [x19]
  405208:	add	x1, x1, x8, lsl #2
  40520c:	sub	x2, x2, x8
  405210:	mov	x3, x4
  405214:	bl	4050c4 <tigetstr@plt+0x3534>
  405218:	mov	w8, w0
  40521c:	cmp	w0, #0x1
  405220:	b.lt	4051e0 <tigetstr@plt+0x3650>  // b.tstop
  405224:	ldr	x9, [x19]
  405228:	add	x9, x9, w8, uxtw
  40522c:	str	x9, [x19]
  405230:	b	4051e0 <tigetstr@plt+0x3650>
  405234:	stp	x29, x30, [sp, #-64]!
  405238:	mov	x8, x0
  40523c:	mov	w0, #0xffffffea            	// #-22
  405240:	str	x23, [sp, #16]
  405244:	stp	x22, x21, [sp, #32]
  405248:	stp	x20, x19, [sp, #48]
  40524c:	mov	x29, sp
  405250:	cbz	x1, 4052f0 <tigetstr@plt+0x3760>
  405254:	cbz	x8, 4052f0 <tigetstr@plt+0x3760>
  405258:	mov	x19, x2
  40525c:	cbz	x2, 4052f0 <tigetstr@plt+0x3760>
  405260:	ldrb	w9, [x8]
  405264:	cbz	w9, 4052ec <tigetstr@plt+0x375c>
  405268:	mov	x20, x1
  40526c:	mov	x0, xzr
  405270:	add	x21, x8, #0x1
  405274:	mov	w22, #0x1                   	// #1
  405278:	mov	x8, x21
  40527c:	ldrb	w10, [x8], #-1
  405280:	and	w9, w9, #0xff
  405284:	cmp	x0, #0x0
  405288:	csel	x0, x8, x0, eq  // eq = none
  40528c:	cmp	w9, #0x2c
  405290:	csel	x8, x8, xzr, eq  // eq = none
  405294:	cmp	w10, #0x0
  405298:	mov	w9, w10
  40529c:	csel	x23, x21, x8, eq  // eq = none
  4052a0:	cbz	x0, 4052e4 <tigetstr@plt+0x3754>
  4052a4:	cbz	x23, 4052e4 <tigetstr@plt+0x3754>
  4052a8:	subs	x1, x23, x0
  4052ac:	b.ls	405304 <tigetstr@plt+0x3774>  // b.plast
  4052b0:	blr	x19
  4052b4:	tbnz	w0, #31, 4052f0 <tigetstr@plt+0x3760>
  4052b8:	mov	w8, w0
  4052bc:	lsr	x8, x8, #3
  4052c0:	ldrb	w9, [x20, x8]
  4052c4:	and	w10, w0, #0x7
  4052c8:	lsl	w10, w22, w10
  4052cc:	orr	w9, w9, w10
  4052d0:	strb	w9, [x20, x8]
  4052d4:	ldrb	w8, [x23]
  4052d8:	cbz	w8, 4052ec <tigetstr@plt+0x375c>
  4052dc:	ldrb	w9, [x21]
  4052e0:	mov	x0, xzr
  4052e4:	add	x21, x21, #0x1
  4052e8:	cbnz	w9, 405278 <tigetstr@plt+0x36e8>
  4052ec:	mov	w0, wzr
  4052f0:	ldp	x20, x19, [sp, #48]
  4052f4:	ldp	x22, x21, [sp, #32]
  4052f8:	ldr	x23, [sp, #16]
  4052fc:	ldp	x29, x30, [sp], #64
  405300:	ret
  405304:	mov	w0, #0xffffffff            	// #-1
  405308:	b	4052f0 <tigetstr@plt+0x3760>
  40530c:	stp	x29, x30, [sp, #-48]!
  405310:	mov	x8, x0
  405314:	mov	w0, #0xffffffea            	// #-22
  405318:	stp	x22, x21, [sp, #16]
  40531c:	stp	x20, x19, [sp, #32]
  405320:	mov	x29, sp
  405324:	cbz	x1, 4053b0 <tigetstr@plt+0x3820>
  405328:	cbz	x8, 4053b0 <tigetstr@plt+0x3820>
  40532c:	mov	x19, x2
  405330:	cbz	x2, 4053b0 <tigetstr@plt+0x3820>
  405334:	ldrb	w9, [x8]
  405338:	cbz	w9, 4053ac <tigetstr@plt+0x381c>
  40533c:	mov	x20, x1
  405340:	mov	x0, xzr
  405344:	add	x21, x8, #0x1
  405348:	mov	x8, x21
  40534c:	ldrb	w10, [x8], #-1
  405350:	and	w9, w9, #0xff
  405354:	cmp	x0, #0x0
  405358:	csel	x0, x8, x0, eq  // eq = none
  40535c:	cmp	w9, #0x2c
  405360:	csel	x8, x8, xzr, eq  // eq = none
  405364:	cmp	w10, #0x0
  405368:	mov	w9, w10
  40536c:	csel	x22, x21, x8, eq  // eq = none
  405370:	cbz	x0, 4053a4 <tigetstr@plt+0x3814>
  405374:	cbz	x22, 4053a4 <tigetstr@plt+0x3814>
  405378:	subs	x1, x22, x0
  40537c:	b.ls	4053c0 <tigetstr@plt+0x3830>  // b.plast
  405380:	blr	x19
  405384:	tbnz	x0, #63, 4053b0 <tigetstr@plt+0x3820>
  405388:	ldr	x8, [x20]
  40538c:	orr	x8, x8, x0
  405390:	str	x8, [x20]
  405394:	ldrb	w8, [x22]
  405398:	cbz	w8, 4053ac <tigetstr@plt+0x381c>
  40539c:	ldrb	w9, [x21]
  4053a0:	mov	x0, xzr
  4053a4:	add	x21, x21, #0x1
  4053a8:	cbnz	w9, 405348 <tigetstr@plt+0x37b8>
  4053ac:	mov	w0, wzr
  4053b0:	ldp	x20, x19, [sp, #32]
  4053b4:	ldp	x22, x21, [sp, #16]
  4053b8:	ldp	x29, x30, [sp], #48
  4053bc:	ret
  4053c0:	mov	w0, #0xffffffff            	// #-1
  4053c4:	b	4053b0 <tigetstr@plt+0x3820>
  4053c8:	stp	x29, x30, [sp, #-64]!
  4053cc:	mov	x29, sp
  4053d0:	str	x23, [sp, #16]
  4053d4:	stp	x22, x21, [sp, #32]
  4053d8:	stp	x20, x19, [sp, #48]
  4053dc:	str	xzr, [x29, #24]
  4053e0:	cbz	x0, 4054b8 <tigetstr@plt+0x3928>
  4053e4:	mov	w21, w3
  4053e8:	mov	x19, x2
  4053ec:	mov	x23, x1
  4053f0:	mov	x22, x0
  4053f4:	str	w3, [x1]
  4053f8:	str	w3, [x2]
  4053fc:	bl	401b00 <__errno_location@plt>
  405400:	str	wzr, [x0]
  405404:	ldrb	w8, [x22]
  405408:	mov	x20, x0
  40540c:	cmp	w8, #0x3a
  405410:	b.ne	40541c <tigetstr@plt+0x388c>  // b.any
  405414:	add	x21, x22, #0x1
  405418:	b	405478 <tigetstr@plt+0x38e8>
  40541c:	add	x1, x29, #0x18
  405420:	mov	w2, #0xa                   	// #10
  405424:	mov	x0, x22
  405428:	bl	4019b0 <strtol@plt>
  40542c:	str	w0, [x23]
  405430:	str	w0, [x19]
  405434:	ldr	x8, [x29, #24]
  405438:	mov	w0, #0xffffffff            	// #-1
  40543c:	cmp	x8, x22
  405440:	b.eq	4054b8 <tigetstr@plt+0x3928>  // b.none
  405444:	ldr	w9, [x20]
  405448:	cbnz	w9, 4054b8 <tigetstr@plt+0x3928>
  40544c:	cbz	x8, 4054b8 <tigetstr@plt+0x3928>
  405450:	ldrb	w9, [x8]
  405454:	cmp	w9, #0x2d
  405458:	b.eq	40546c <tigetstr@plt+0x38dc>  // b.none
  40545c:	cmp	w9, #0x3a
  405460:	b.ne	4054b4 <tigetstr@plt+0x3924>  // b.any
  405464:	ldrb	w9, [x8, #1]
  405468:	cbz	w9, 4054cc <tigetstr@plt+0x393c>
  40546c:	add	x21, x8, #0x1
  405470:	str	xzr, [x29, #24]
  405474:	str	wzr, [x20]
  405478:	add	x1, x29, #0x18
  40547c:	mov	w2, #0xa                   	// #10
  405480:	mov	x0, x21
  405484:	bl	4019b0 <strtol@plt>
  405488:	str	w0, [x19]
  40548c:	ldr	w8, [x20]
  405490:	mov	w0, #0xffffffff            	// #-1
  405494:	cbnz	w8, 4054b8 <tigetstr@plt+0x3928>
  405498:	ldr	x8, [x29, #24]
  40549c:	cbz	x8, 4054b8 <tigetstr@plt+0x3928>
  4054a0:	cmp	x8, x21
  4054a4:	mov	w0, #0xffffffff            	// #-1
  4054a8:	b.eq	4054b8 <tigetstr@plt+0x3928>  // b.none
  4054ac:	ldrb	w8, [x8]
  4054b0:	cbnz	w8, 4054b8 <tigetstr@plt+0x3928>
  4054b4:	mov	w0, wzr
  4054b8:	ldp	x20, x19, [sp, #48]
  4054bc:	ldp	x22, x21, [sp, #32]
  4054c0:	ldr	x23, [sp, #16]
  4054c4:	ldp	x29, x30, [sp], #64
  4054c8:	ret
  4054cc:	str	w21, [x19]
  4054d0:	b	4054b4 <tigetstr@plt+0x3924>
  4054d4:	sub	sp, sp, #0x40
  4054d8:	mov	w8, wzr
  4054dc:	stp	x29, x30, [sp, #16]
  4054e0:	str	x21, [sp, #32]
  4054e4:	stp	x20, x19, [sp, #48]
  4054e8:	add	x29, sp, #0x10
  4054ec:	cbz	x1, 40558c <tigetstr@plt+0x39fc>
  4054f0:	cbz	x0, 40558c <tigetstr@plt+0x39fc>
  4054f4:	mov	x20, x1
  4054f8:	add	x1, x29, #0x18
  4054fc:	bl	4055a4 <tigetstr@plt+0x3a14>
  405500:	mov	x19, x0
  405504:	add	x1, sp, #0x8
  405508:	mov	x0, x20
  40550c:	bl	4055a4 <tigetstr@plt+0x3a14>
  405510:	ldr	x20, [x29, #24]
  405514:	ldr	x8, [sp, #8]
  405518:	mov	x21, x0
  40551c:	add	x9, x8, x20
  405520:	cmp	x9, #0x1
  405524:	b.eq	405530 <tigetstr@plt+0x39a0>  // b.none
  405528:	cbnz	x9, 405550 <tigetstr@plt+0x39c0>
  40552c:	b	405588 <tigetstr@plt+0x39f8>
  405530:	cbz	x19, 405540 <tigetstr@plt+0x39b0>
  405534:	ldrb	w9, [x19]
  405538:	cmp	w9, #0x2f
  40553c:	b.eq	405588 <tigetstr@plt+0x39f8>  // b.none
  405540:	cbz	x21, 405580 <tigetstr@plt+0x39f0>
  405544:	ldrb	w9, [x21]
  405548:	cmp	w9, #0x2f
  40554c:	b.eq	405588 <tigetstr@plt+0x39f8>  // b.none
  405550:	cbz	x19, 405580 <tigetstr@plt+0x39f0>
  405554:	cbz	x21, 405580 <tigetstr@plt+0x39f0>
  405558:	cmp	x20, x8
  40555c:	b.ne	405580 <tigetstr@plt+0x39f0>  // b.any
  405560:	mov	x0, x19
  405564:	mov	x1, x21
  405568:	mov	x2, x20
  40556c:	bl	4018c0 <strncmp@plt>
  405570:	cbnz	w0, 405580 <tigetstr@plt+0x39f0>
  405574:	add	x0, x19, x20
  405578:	add	x20, x21, x20
  40557c:	b	4054f8 <tigetstr@plt+0x3968>
  405580:	mov	w8, wzr
  405584:	b	40558c <tigetstr@plt+0x39fc>
  405588:	mov	w8, #0x1                   	// #1
  40558c:	ldp	x20, x19, [sp, #48]
  405590:	ldr	x21, [sp, #32]
  405594:	ldp	x29, x30, [sp, #16]
  405598:	mov	w0, w8
  40559c:	add	sp, sp, #0x40
  4055a0:	ret
  4055a4:	mov	x8, x0
  4055a8:	str	xzr, [x1]
  4055ac:	mov	x0, x8
  4055b0:	cbz	x8, 4055dc <tigetstr@plt+0x3a4c>
  4055b4:	ldrb	w8, [x0]
  4055b8:	cmp	w8, #0x2f
  4055bc:	b.ne	4055d4 <tigetstr@plt+0x3a44>  // b.any
  4055c0:	mov	x8, x0
  4055c4:	ldrb	w9, [x8, #1]!
  4055c8:	cmp	w9, #0x2f
  4055cc:	b.eq	4055ac <tigetstr@plt+0x3a1c>  // b.none
  4055d0:	b	4055e0 <tigetstr@plt+0x3a50>
  4055d4:	cbnz	w8, 4055e0 <tigetstr@plt+0x3a50>
  4055d8:	mov	x0, xzr
  4055dc:	ret
  4055e0:	mov	w8, #0x1                   	// #1
  4055e4:	str	x8, [x1]
  4055e8:	ldrb	w9, [x0, x8]
  4055ec:	cbz	w9, 4055dc <tigetstr@plt+0x3a4c>
  4055f0:	cmp	w9, #0x2f
  4055f4:	b.eq	4055dc <tigetstr@plt+0x3a4c>  // b.none
  4055f8:	add	x8, x8, #0x1
  4055fc:	b	4055e4 <tigetstr@plt+0x3a54>
  405600:	stp	x29, x30, [sp, #-64]!
  405604:	orr	x8, x0, x1
  405608:	stp	x24, x23, [sp, #16]
  40560c:	stp	x22, x21, [sp, #32]
  405610:	stp	x20, x19, [sp, #48]
  405614:	mov	x29, sp
  405618:	cbz	x8, 40564c <tigetstr@plt+0x3abc>
  40561c:	mov	x19, x1
  405620:	mov	x21, x0
  405624:	mov	x20, x2
  405628:	cbz	x0, 405668 <tigetstr@plt+0x3ad8>
  40562c:	cbz	x19, 405684 <tigetstr@plt+0x3af4>
  405630:	mov	x0, x21
  405634:	bl	401770 <strlen@plt>
  405638:	mvn	x8, x0
  40563c:	cmp	x8, x20
  405640:	b.cs	40568c <tigetstr@plt+0x3afc>  // b.hs, b.nlast
  405644:	mov	x22, xzr
  405648:	b	4056c8 <tigetstr@plt+0x3b38>
  40564c:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  405650:	add	x0, x0, #0xf1a
  405654:	ldp	x20, x19, [sp, #48]
  405658:	ldp	x22, x21, [sp, #32]
  40565c:	ldp	x24, x23, [sp, #16]
  405660:	ldp	x29, x30, [sp], #64
  405664:	b	401910 <strdup@plt>
  405668:	mov	x0, x19
  40566c:	mov	x1, x20
  405670:	ldp	x20, x19, [sp, #48]
  405674:	ldp	x22, x21, [sp, #32]
  405678:	ldp	x24, x23, [sp, #16]
  40567c:	ldp	x29, x30, [sp], #64
  405680:	b	4019f0 <strndup@plt>
  405684:	mov	x0, x21
  405688:	b	405654 <tigetstr@plt+0x3ac4>
  40568c:	add	x24, x0, x20
  405690:	mov	x23, x0
  405694:	add	x0, x24, #0x1
  405698:	bl	4018a0 <malloc@plt>
  40569c:	mov	x22, x0
  4056a0:	cbz	x0, 4056c8 <tigetstr@plt+0x3b38>
  4056a4:	mov	x0, x22
  4056a8:	mov	x1, x21
  4056ac:	mov	x2, x23
  4056b0:	bl	401740 <memcpy@plt>
  4056b4:	add	x0, x22, x23
  4056b8:	mov	x1, x19
  4056bc:	mov	x2, x20
  4056c0:	bl	401740 <memcpy@plt>
  4056c4:	strb	wzr, [x22, x24]
  4056c8:	mov	x0, x22
  4056cc:	ldp	x20, x19, [sp, #48]
  4056d0:	ldp	x22, x21, [sp, #32]
  4056d4:	ldp	x24, x23, [sp, #16]
  4056d8:	ldp	x29, x30, [sp], #64
  4056dc:	ret
  4056e0:	stp	x29, x30, [sp, #-32]!
  4056e4:	stp	x20, x19, [sp, #16]
  4056e8:	mov	x19, x1
  4056ec:	mov	x20, x0
  4056f0:	mov	x29, sp
  4056f4:	cbz	x1, 405708 <tigetstr@plt+0x3b78>
  4056f8:	mov	x0, x19
  4056fc:	bl	401770 <strlen@plt>
  405700:	mov	x2, x0
  405704:	b	40570c <tigetstr@plt+0x3b7c>
  405708:	mov	x2, xzr
  40570c:	mov	x0, x20
  405710:	mov	x1, x19
  405714:	ldp	x20, x19, [sp, #16]
  405718:	ldp	x29, x30, [sp], #32
  40571c:	b	405600 <tigetstr@plt+0x3a70>
  405720:	sub	sp, sp, #0x120
  405724:	stp	x29, x30, [sp, #256]
  405728:	add	x29, sp, #0x100
  40572c:	add	x9, sp, #0x80
  405730:	mov	x10, sp
  405734:	mov	x11, #0xffffffffffffffd0    	// #-48
  405738:	add	x8, x29, #0x20
  40573c:	movk	x11, #0xff80, lsl #32
  405740:	add	x9, x9, #0x30
  405744:	add	x10, x10, #0x80
  405748:	stp	x8, x9, [x29, #-32]
  40574c:	stp	x10, x11, [x29, #-16]
  405750:	stp	q1, q2, [sp, #16]
  405754:	str	q0, [sp]
  405758:	ldp	q0, q1, [x29, #-32]
  40575c:	stp	x28, x19, [sp, #272]
  405760:	mov	x19, x0
  405764:	stp	x2, x3, [sp, #128]
  405768:	sub	x0, x29, #0x28
  40576c:	sub	x2, x29, #0x50
  405770:	stp	x4, x5, [sp, #144]
  405774:	stp	x6, x7, [sp, #160]
  405778:	stp	q3, q4, [sp, #48]
  40577c:	stp	q5, q6, [sp, #80]
  405780:	str	q7, [sp, #112]
  405784:	stp	q0, q1, [x29, #-80]
  405788:	bl	4019e0 <vasprintf@plt>
  40578c:	tbnz	w0, #31, 4057b4 <tigetstr@plt+0x3c24>
  405790:	ldur	x1, [x29, #-40]
  405794:	mov	w2, w0
  405798:	mov	x0, x19
  40579c:	bl	405600 <tigetstr@plt+0x3a70>
  4057a0:	ldur	x8, [x29, #-40]
  4057a4:	mov	x19, x0
  4057a8:	mov	x0, x8
  4057ac:	bl	4019c0 <free@plt>
  4057b0:	b	4057b8 <tigetstr@plt+0x3c28>
  4057b4:	mov	x19, xzr
  4057b8:	mov	x0, x19
  4057bc:	ldp	x28, x19, [sp, #272]
  4057c0:	ldp	x29, x30, [sp, #256]
  4057c4:	add	sp, sp, #0x120
  4057c8:	ret
  4057cc:	stp	x29, x30, [sp, #-80]!
  4057d0:	stp	x24, x23, [sp, #32]
  4057d4:	stp	x22, x21, [sp, #48]
  4057d8:	stp	x20, x19, [sp, #64]
  4057dc:	ldr	x19, [x0]
  4057e0:	str	x25, [sp, #16]
  4057e4:	mov	x29, sp
  4057e8:	ldrb	w8, [x19]
  4057ec:	cbz	w8, 4058ec <tigetstr@plt+0x3d5c>
  4057f0:	mov	x20, x0
  4057f4:	mov	x22, x1
  4057f8:	mov	x0, x19
  4057fc:	mov	x1, x2
  405800:	mov	w23, w3
  405804:	mov	x21, x2
  405808:	bl	401a00 <strspn@plt>
  40580c:	add	x19, x19, x0
  405810:	ldrb	w25, [x19]
  405814:	cbz	x25, 4058e8 <tigetstr@plt+0x3d58>
  405818:	cbz	w23, 40589c <tigetstr@plt+0x3d0c>
  40581c:	cmp	w25, #0x3f
  405820:	b.hi	4058b8 <tigetstr@plt+0x3d28>  // b.pmore
  405824:	mov	w8, #0x1                   	// #1
  405828:	mov	x9, #0x1                   	// #1
  40582c:	lsl	x8, x8, x25
  405830:	movk	x9, #0x84, lsl #32
  405834:	and	x8, x8, x9
  405838:	cbz	x8, 4058b8 <tigetstr@plt+0x3d28>
  40583c:	add	x23, x19, #0x1
  405840:	add	x1, x29, #0x1c
  405844:	mov	x0, x23
  405848:	strb	w25, [x29, #28]
  40584c:	strb	wzr, [x29, #29]
  405850:	bl	40590c <tigetstr@plt+0x3d7c>
  405854:	str	x0, [x22]
  405858:	add	x8, x0, x19
  40585c:	ldrb	w8, [x8, #1]
  405860:	cbz	w8, 4058e8 <tigetstr@plt+0x3d58>
  405864:	cmp	w8, w25
  405868:	b.ne	4058e8 <tigetstr@plt+0x3d58>  // b.any
  40586c:	add	x8, x0, x19
  405870:	ldrsb	w1, [x8, #2]
  405874:	mov	x24, x0
  405878:	cbz	w1, 405888 <tigetstr@plt+0x3cf8>
  40587c:	mov	x0, x21
  405880:	bl	401a10 <strchr@plt>
  405884:	cbz	x0, 4058e8 <tigetstr@plt+0x3d58>
  405888:	add	x8, x19, x24
  40588c:	add	x8, x8, #0x2
  405890:	str	x8, [x20]
  405894:	mov	x19, x23
  405898:	b	4058f0 <tigetstr@plt+0x3d60>
  40589c:	mov	x0, x19
  4058a0:	mov	x1, x21
  4058a4:	bl	401ae0 <strcspn@plt>
  4058a8:	add	x8, x19, x0
  4058ac:	str	x0, [x22]
  4058b0:	str	x8, [x20]
  4058b4:	b	4058f0 <tigetstr@plt+0x3d60>
  4058b8:	mov	x0, x19
  4058bc:	mov	x1, x21
  4058c0:	bl	40590c <tigetstr@plt+0x3d7c>
  4058c4:	str	x0, [x22]
  4058c8:	add	x22, x19, x0
  4058cc:	ldrsb	w1, [x22]
  4058d0:	cbz	w1, 4058e0 <tigetstr@plt+0x3d50>
  4058d4:	mov	x0, x21
  4058d8:	bl	401a10 <strchr@plt>
  4058dc:	cbz	x0, 4058e8 <tigetstr@plt+0x3d58>
  4058e0:	str	x22, [x20]
  4058e4:	b	4058f0 <tigetstr@plt+0x3d60>
  4058e8:	str	x19, [x20]
  4058ec:	mov	x19, xzr
  4058f0:	mov	x0, x19
  4058f4:	ldp	x20, x19, [sp, #64]
  4058f8:	ldp	x22, x21, [sp, #48]
  4058fc:	ldp	x24, x23, [sp, #32]
  405900:	ldr	x25, [sp, #16]
  405904:	ldp	x29, x30, [sp], #80
  405908:	ret
  40590c:	stp	x29, x30, [sp, #-48]!
  405910:	stp	x20, x19, [sp, #32]
  405914:	ldrb	w9, [x0]
  405918:	str	x21, [sp, #16]
  40591c:	mov	x29, sp
  405920:	cbz	w9, 40597c <tigetstr@plt+0x3dec>
  405924:	mov	x19, x1
  405928:	mov	x21, xzr
  40592c:	mov	w8, wzr
  405930:	add	x20, x0, #0x1
  405934:	cbz	w8, 40594c <tigetstr@plt+0x3dbc>
  405938:	mov	w8, wzr
  40593c:	ldrb	w9, [x20, x21]
  405940:	add	x21, x21, #0x1
  405944:	cbnz	w9, 405934 <tigetstr@plt+0x3da4>
  405948:	b	405978 <tigetstr@plt+0x3de8>
  40594c:	and	w8, w9, #0xff
  405950:	cmp	w8, #0x5c
  405954:	b.ne	405960 <tigetstr@plt+0x3dd0>  // b.any
  405958:	mov	w8, #0x1                   	// #1
  40595c:	b	40593c <tigetstr@plt+0x3dac>
  405960:	sxtb	w1, w9
  405964:	mov	x0, x19
  405968:	bl	401a10 <strchr@plt>
  40596c:	cbz	x0, 405938 <tigetstr@plt+0x3da8>
  405970:	mov	w8, wzr
  405974:	b	405984 <tigetstr@plt+0x3df4>
  405978:	b	405984 <tigetstr@plt+0x3df4>
  40597c:	mov	w8, wzr
  405980:	mov	w21, wzr
  405984:	sub	w8, w21, w8
  405988:	ldp	x20, x19, [sp, #32]
  40598c:	ldr	x21, [sp, #16]
  405990:	sxtw	x0, w8
  405994:	ldp	x29, x30, [sp], #48
  405998:	ret
  40599c:	stp	x29, x30, [sp, #-32]!
  4059a0:	str	x19, [sp, #16]
  4059a4:	mov	x19, x0
  4059a8:	mov	x29, sp
  4059ac:	mov	x0, x19
  4059b0:	bl	4018f0 <fgetc@plt>
  4059b4:	cmp	w0, #0xa
  4059b8:	b.eq	4059cc <tigetstr@plt+0x3e3c>  // b.none
  4059bc:	cmn	w0, #0x1
  4059c0:	b.ne	4059ac <tigetstr@plt+0x3e1c>  // b.any
  4059c4:	mov	w0, #0x1                   	// #1
  4059c8:	b	4059d0 <tigetstr@plt+0x3e40>
  4059cc:	mov	w0, wzr
  4059d0:	ldr	x19, [sp, #16]
  4059d4:	ldp	x29, x30, [sp], #32
  4059d8:	ret
  4059dc:	nop
  4059e0:	stp	x29, x30, [sp, #-64]!
  4059e4:	mov	x29, sp
  4059e8:	stp	x19, x20, [sp, #16]
  4059ec:	adrp	x20, 417000 <tigetstr@plt+0x15470>
  4059f0:	add	x20, x20, #0xde0
  4059f4:	stp	x21, x22, [sp, #32]
  4059f8:	adrp	x21, 417000 <tigetstr@plt+0x15470>
  4059fc:	add	x21, x21, #0xdd8
  405a00:	sub	x20, x20, x21
  405a04:	mov	w22, w0
  405a08:	stp	x23, x24, [sp, #48]
  405a0c:	mov	x23, x1
  405a10:	mov	x24, x2
  405a14:	bl	401708 <memcpy@plt-0x38>
  405a18:	cmp	xzr, x20, asr #3
  405a1c:	b.eq	405a48 <tigetstr@plt+0x3eb8>  // b.none
  405a20:	asr	x20, x20, #3
  405a24:	mov	x19, #0x0                   	// #0
  405a28:	ldr	x3, [x21, x19, lsl #3]
  405a2c:	mov	x2, x24
  405a30:	add	x19, x19, #0x1
  405a34:	mov	x1, x23
  405a38:	mov	w0, w22
  405a3c:	blr	x3
  405a40:	cmp	x20, x19
  405a44:	b.ne	405a28 <tigetstr@plt+0x3e98>  // b.any
  405a48:	ldp	x19, x20, [sp, #16]
  405a4c:	ldp	x21, x22, [sp, #32]
  405a50:	ldp	x23, x24, [sp, #48]
  405a54:	ldp	x29, x30, [sp], #64
  405a58:	ret
  405a5c:	nop
  405a60:	ret
  405a64:	nop
  405a68:	adrp	x2, 418000 <tigetstr@plt+0x16470>
  405a6c:	mov	x1, #0x0                   	// #0
  405a70:	ldr	x2, [x2, #568]
  405a74:	b	4017f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405a78 <.fini>:
  405a78:	stp	x29, x30, [sp, #-16]!
  405a7c:	mov	x29, sp
  405a80:	ldp	x29, x30, [sp], #16
  405a84:	ret
