verilog_defaults -push
verilog_defaults -add -defer
read_verilog /home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v
read_verilog /home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v
verilog_defaults -pop
attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0
synth_ecp5   -json top.json -top top