// Seed: 1482918105
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_4 = 1;
  assign module_2.id_27 = 0;
  assign module_1.id_5  = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd18
) (
    output wire  id_0,
    output uwire id_1,
    output wand  id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  tri1  _id_5
);
  logic [7:0][id_5] id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8
  );
  assign id_7 = 1;
endmodule
module module_2 #(
    parameter id_16 = 32'd26,
    parameter id_17 = 32'd48,
    parameter id_19 = 32'd94,
    parameter id_4  = 32'd36
) (
    output uwire id_0,
    input tri0 id_1,
    output wor id_2,
    input tri1 id_3,
    input uwire _id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input supply1 id_10,
    output logic id_11,
    input supply1 id_12
    , id_21,
    input tri1 id_13,
    output tri1 id_14,
    input supply1 id_15,
    input supply0 _id_16,
    input supply1 _id_17 id_22,
    input supply0 id_18,
    output tri0 _id_19
);
  tri id_23 = id_7 - 1, id_24;
  tri1 [1 : id_4] id_25;
  logic id_26 = 1, id_27;
  always id_11 = -1'b0;
  wire [id_17 : id_16] id_28, id_29[id_19 : ~  -1];
  assign id_23 = $unsigned(1);
  ;
  assign id_25.id_9 = (id_18);
  module_0 modCall_1 (
      id_24,
      id_24,
      id_29
  );
  wire id_30, id_31;
endmodule
