#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 09:19:17 2024
# Process ID: 9616
# Current directory: d:/FPGA/Xilinx/Projects/RFID/Scripts
# Command line: vivado.exe -mode batch -source D:\FPGA\Xilinx\Projects\RFID\Scripts\generate_and_program.tcl
# Log file: d:/FPGA/Xilinx/Projects/RFID/Scripts/vivado.log
# Journal file: d:/FPGA/Xilinx/Projects/RFID/Scripts\vivado.jou
# Running On        :Guy
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz
# CPU Frequency     :3600 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16848 MB
# Swap memory       :2550 MB
# Total Virtual     :19398 MB
# Available Virtual :7758 MB
#-----------------------------------------------------------
source {D:\FPGA\Xilinx\Projects\RFID\Scripts\generate_and_program.tcl}
# set proj RFID
# set projdir D:\\FPGA\\Xilinx\\Projects
# set rootdir ${projdir}\\${proj}
# set synth_logfile ${rootdir}\\${proj}.runs\\synth_1\\runme.log
# set impl_logfile ${rootdir}\\${proj}.runs\\impl_1\\runme.log
# set fail_sound misc\\fail_sound.bat
# set success_sound misc\\success_sound.bat
# set synth_complete misc\\synth_complete.bat
# set synth_complete_sound_played 0
# open_project D:/FPGA/Xilinx/Projects/RFID/RFID.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/FPGA/Xilinx/Projects/RFID/RFID.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 553.965 ; gain = 239.637
# reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/Xilinx/Projects/RFID/RFID.srcs/utils_1/imports/synth_1/top.dcp with file D:/FPGA/Xilinx/Projects/RFID/RFID.runs/synth_1/top.dcp
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 16 09:19:32 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/Xilinx/Projects/RFID/RFID.runs/synth_1/runme.log
[Sat Nov 16 09:19:32 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/Xilinx/Projects/RFID/RFID.runs/impl_1/runme.log
# while {true} {
#     set synth_failed 0
#     if { [file exists $synth_logfile] == 1} {               
#         set fp [open $synth_logfile r]
#         set file_data [read $fp]
#         close $fp
#         
#         set data [split $file_data "\n"]
#         foreach line $data {
#             if {[string first "ERROR" $line] != -1} {
#                 puts $line
#                 set synth_failed 1
#             }
#         }
#         if {[string first "synth_design completed successfully" $file_data] != -1} {
#             if {$synth_complete_sound_played == 0} {
#                 exec $synth_complete
#                 set synth_complete_sound_played 1
#             }
#         }
#         
#     }
#     if $synth_failed {
#         exec $fail_sound
#         exit
#     }
# 
#     if { [file exists $impl_logfile] == 1} {               
#         set fp [open $impl_logfile r]
#         set file_data [read $fp]
#         close $fp
#         if {[string first "write_bitstream completed successfully" $file_data] != -1} {
#             update_compile_order -fileset sources_1
#             break
#         }
#     }
# }
# open_hw_manager
# connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-02:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 566.945 ; gain = 8.035
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210376AFDF68A
# set_property PROGRAM.FILE {D:/FPGA/Xilinx/Projects/RFID/RFID.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
# current_hw_device [get_hw_devices xc7s25_0]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
# set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
# set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
# set_property PROGRAM.FILE {D:/FPGA/Xilinx/Projects/RFID/RFID.runs/impl_1/top.bit} [get_hw_devices xc7s25_0]
# program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
# refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
# exec $success_sound
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 09:22:11 2024...
