---
title: Logic Synthesis
layout: default
---

# Logic Synthesis
Logic synthesis converts high-level RTL (Verilog/SystemVerilog) into a gate-level netlist.

## Steps
- Technology mapping
- Logic optimization
- Static Timing Analysis (STA)

[ðŸ”™ Back to IC Design Process](../index.md)
