

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Sun Mar 24 03:14:13 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.84|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   12|   12|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     830|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|     215|       1|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     159|
|Register         |        0|      -|    1254|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|    1469|    1054|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |correlateTop_mul_bkb_U1  |correlateTop_mul_bkb  |        0|      4|  215|   1|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      4|  215|   1|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |out_sample_data_V_fu_518_p2         |     +    |      0|  0|  39|          32|           1|
    |p_Val2_3_7_i_fu_453_p2              |     +    |      0|  0|  32|          32|          32|
    |p_Val2_6_i_fu_431_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_409_p2                     |     +    |      0|  0|  30|          23|          23|
    |tmp11_fu_399_p2                     |     +    |      0|  0|  29|          22|          22|
    |tmp1_fu_363_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_427_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_375_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_381_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp5_fu_440_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_387_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp7_fu_436_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_448_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_393_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp_9_fu_415_p2                     |     +    |      0|  0|  13|           4|           1|
    |tmp_fu_369_p2                       |     +    |      0|  0|  32|          32|          32|
    |p_Val2_9_i_fu_470_p2                |     -    |      0|  0|  39|          32|          32|
    |p_Val2_i_fu_464_p2                  |     -    |      0|  0|  39|          32|          32|
    |ap_block_state12_io                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state13_io                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |    and   |      0|  0|   8|           1|           1|
    |ap_condition_455                    |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op120_write_state13    |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op98_write_state12     |    and   |      0|  0|   8|           1|           1|
    |i_data_V_data_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |i_data_V_data_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |i_data_V_last_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |i_data_V_last_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |cond_i_fu_191_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |i_data_V_data_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |i_data_V_last_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |o_data_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_i_fu_458_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_503_p2                     |   icmp   |      0|  0|  18|          32|          25|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_state13_pp0_stage0_iter12  |    or    |      0|  0|   8|           1|           1|
    |tmp_1_i_fu_476_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 830|         620|         605|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_p_Val2_2_reg_113  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_p_Val2_3_reg_124  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_p_Val2_2_reg_113  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_p_Val2_3_reg_124  |   9|          2|   32|         64|
    |i_data_TDATA_blk_n                     |   9|          2|    1|          2|
    |i_data_V_data_V_0_data_out             |   9|          2|   32|         64|
    |i_data_V_data_V_0_state                |  15|          3|    2|          6|
    |i_data_V_last_V_0_data_out             |   9|          2|    1|          2|
    |i_data_V_last_V_0_state                |  15|          3|    2|          6|
    |loadCount_V                            |   9|          2|   32|         64|
    |o_data_TDATA_blk_n                     |   9|          2|    1|          2|
    |o_data_V_data_V_1_state                |  15|          3|    2|          6|
    |o_data_V_last_V_1_data_out             |   9|          2|    1|          2|
    |o_data_V_last_V_1_state                |  15|          3|    2|          6|
    |phaseClass_V                           |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 159|         34|  208|        424|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_2_reg_113  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_3_reg_124  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_2_reg_113  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_3_reg_124  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_2_reg_113  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_3_reg_124  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_p_Val2_2_reg_113  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_p_Val2_3_reg_124  |  32|   0|   32|          0|
    |ap_reg_pp0_iter11_tmp_s_reg_614        |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_cond_i_reg_539        |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp10_reg_578         |  18|   0|   23|          5|
    |ap_reg_pp0_iter2_tmp9_reg_573          |  27|   0|   32|          5|
    |cond_i_reg_539                         |   1|   0|    1|          0|
    |cor_phaseClass0_V_0                    |  16|   0|   21|          5|
    |cor_phaseClass0_V_1                    |  16|   0|   21|          5|
    |cor_phaseClass0_V_10                   |  27|   0|   32|          5|
    |cor_phaseClass0_V_10_reg_543           |  27|   0|   32|          5|
    |cor_phaseClass0_V_11                   |  27|   0|   32|          5|
    |cor_phaseClass0_V_12                   |  27|   0|   32|          5|
    |cor_phaseClass0_V_13                   |  27|   0|   32|          5|
    |cor_phaseClass0_V_14                   |  27|   0|   32|          5|
    |cor_phaseClass0_V_2                    |  16|   0|   21|          5|
    |cor_phaseClass0_V_3                    |  16|   0|   21|          5|
    |cor_phaseClass0_V_4                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_5                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_6                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_7                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_8                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_9                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_9_s_reg_548          |  27|   0|   32|          5|
    |currentState                           |   1|   0|    1|          0|
    |currentState_load_reg_530              |   1|   0|    1|          0|
    |i_data_V_data_V_0_payload_A            |  32|   0|   32|          0|
    |i_data_V_data_V_0_payload_B            |  32|   0|   32|          0|
    |i_data_V_data_V_0_sel_rd               |   1|   0|    1|          0|
    |i_data_V_data_V_0_sel_wr               |   1|   0|    1|          0|
    |i_data_V_data_V_0_state                |   2|   0|    2|          0|
    |i_data_V_last_V_0_payload_A            |   1|   0|    1|          0|
    |i_data_V_last_V_0_payload_B            |   1|   0|    1|          0|
    |i_data_V_last_V_0_sel_rd               |   1|   0|    1|          0|
    |i_data_V_last_V_0_sel_wr               |   1|   0|    1|          0|
    |i_data_V_last_V_0_state                |   2|   0|    2|          0|
    |loadCount_V                            |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd               |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                |   2|   0|    2|          0|
    |o_data_V_last_V_1_payload_A            |   1|   0|    1|          0|
    |o_data_V_last_V_1_payload_B            |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_rd               |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_wr               |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                |   2|   0|    2|          0|
    |p_Val2_6_i_reg_583                     |  27|   0|   32|          5|
    |phaseClass_V                           |   4|   0|    4|          0|
    |res_V_reg_609                          |  32|   0|   32|          0|
    |tmp10_reg_578                          |  18|   0|   23|          5|
    |tmp3_reg_558                           |  27|   0|   32|          5|
    |tmp4_reg_563                           |  27|   0|   32|          5|
    |tmp5_reg_588                           |  27|   0|   32|          5|
    |tmp6_reg_568                           |  27|   0|   32|          5|
    |tmp9_reg_573                           |  27|   0|   32|          5|
    |tmp_1_i_reg_598                        |  32|   0|   32|          0|
    |tmp_last_V_reg_534                     |   1|   0|    1|          0|
    |tmp_reg_553                            |  27|   0|   32|          5|
    |tmp_s_reg_614                          |   1|   0|    1|          0|
    |currentState_load_reg_530              |  64|  32|    1|          0|
    |tmp_last_V_reg_534                     |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1254|  64| 1263|        135|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |   correlateTop  | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |   correlateTop  | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
+---------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

 <State 1> : 0.48ns
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [correlator.cpp:69]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %._crit_edge161, label %0" [correlator.cpp:75]
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [correlator.cpp:84]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:115]

 <State 2> : 3.18ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phaseClass_V_load = load i4* @phaseClass_V, align 1" [correlator.cpp:94]
ST_2 : Operation 19 [1/1] (1.06ns)   --->   "store i4 0, i4* @phaseClass_V, align 1" [correlator.cpp:79]
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [correlator.cpp:84]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i1 } %empty, 0" [correlator.cpp:84]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i1 } %empty, 1" [correlator.cpp:84]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_1 = trunc i32 %tmp_data_V to i16" [correlator.cpp:87]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "store i16 %p_Val2_1, i16* @unScalled_V, align 2" [correlator.cpp:87]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%op_V_read_assign = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_1, i5 0)" [correlator.cpp:88]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%op_V_read_assign_cas = sext i21 %op_V_read_assign to i22" [correlator.cpp:88]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i21 %op_V_read_assign, i21* @newVal_V, align 4" [correlator.cpp:88]
ST_2 : Operation 28 [1/1] (1.08ns)   --->   "%cond_i = icmp eq i4 %phaseClass_V_load, 0" [correlator.cpp:123->correlator.cpp:94]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.06ns)   --->   "br i1 %cond_i, label %.preheader.0.i, label %correlator.exit" [correlator.cpp:123->correlator.cpp:94]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_14 = load i32* @cor_phaseClass0_V_14, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_13 = load i32* @cor_phaseClass0_V_13, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_13, i32* @cor_phaseClass0_V_14, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_12 = load i32* @cor_phaseClass0_V_12, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_12, i32* @cor_phaseClass0_V_13, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_11 = load i32* @cor_phaseClass0_V_11, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_11, i32* @cor_phaseClass0_V_12, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_10 = load i32* @cor_phaseClass0_V_10, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_10, i32* @cor_phaseClass0_V_11, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_9_s = load i32* @cor_phaseClass0_V_9, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_9_s, i32* @cor_phaseClass0_V_10, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_8_s = load i32* @cor_phaseClass0_V_8, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_8_s, i32* @cor_phaseClass0_V_9, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_7_s = load i32* @cor_phaseClass0_V_7, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_7_s, i32* @cor_phaseClass0_V_8, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_6_s = load i32* @cor_phaseClass0_V_6, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_6_s, i32* @cor_phaseClass0_V_7, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_5_s = load i32* @cor_phaseClass0_V_5, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_5_s, i32* @cor_phaseClass0_V_6, align 8" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_4_s = load i32* @cor_phaseClass0_V_4, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "store i32 %cor_phaseClass0_V_4_s, i32* @cor_phaseClass0_V_5, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_3_s = load i21* @cor_phaseClass0_V_3, align 4"
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%extLd4 = sext i21 %cor_phaseClass0_V_3_s to i32"
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %extLd4, i32* @cor_phaseClass0_V_4, align 16" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_2_s = load i21* @cor_phaseClass0_V_2, align 4"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%extLd2 = sext i21 %cor_phaseClass0_V_2_s to i32"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "store i21 %cor_phaseClass0_V_2_s, i21* @cor_phaseClass0_V_3, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_1_s = load i21* @cor_phaseClass0_V_1, align 4"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_1_1 = sext i21 %cor_phaseClass0_V_1_s to i23" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i21 %cor_phaseClass0_V_1_s, i21* @cor_phaseClass0_V_2, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_0_s = load i21* @cor_phaseClass0_V_0, align 4"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%cor_phaseClass0_V_0_1 = sext i21 %cor_phaseClass0_V_0_s to i22" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "store i21 %cor_phaseClass0_V_0_s, i21* @cor_phaseClass0_V_1, align 4" [correlator.cpp:127->correlator.cpp:94]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "store i21 %op_V_read_assign, i21* @cor_phaseClass0_V_0, align 4" [correlator.cpp:129->correlator.cpp:94]
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %cor_phaseClass0_V_8_s, %cor_phaseClass0_V_13" [correlator.cpp:262->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%tmp = add i32 %cor_phaseClass0_V_12, %tmp1" [correlator.cpp:262->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (1.78ns)   --->   "%tmp3 = add i32 %cor_phaseClass0_V_6_s, %cor_phaseClass0_V_7_s" [correlator.cpp:262->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.78ns)   --->   "%tmp4 = add i32 %extLd2, %cor_phaseClass0_V_5_s" [correlator.cpp:262->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.78ns)   --->   "%tmp6 = add i32 %cor_phaseClass0_V_14, %cor_phaseClass0_V_11" [correlator.cpp:264->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.78ns)   --->   "%tmp9 = add i32 %extLd4, %cor_phaseClass0_V_4_s" [correlator.cpp:264->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%tmp11 = add i22 %op_V_read_assign_cas, %cor_phaseClass0_V_0_1" [correlator.cpp:264->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp11_cast_cast = sext i22 %tmp11 to i23" [correlator.cpp:264->correlator.cpp:95]
ST_2 : Operation 72 [1/1] (1.59ns)   --->   "%tmp10 = add i23 %cor_phaseClass0_V_1_1, %tmp11_cast_cast" [correlator.cpp:264->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.32ns)   --->   "%tmp_9 = add i4 %phaseClass_V_load, 1" [correlator.cpp:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.06ns)   --->   "store i4 %tmp_9, i4* @phaseClass_V, align 1" [correlator.cpp:100]

 <State 3> : 2.78ns
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %tmp4" [correlator.cpp:262->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%p_Val2_6_i = add i32 %tmp, %tmp2" [correlator.cpp:262->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %cor_phaseClass0_V_9_s, %cor_phaseClass0_V_10" [correlator.cpp:264->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%tmp5 = add i32 %tmp6, %tmp7" [correlator.cpp:264->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 4> : 3.84ns
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i23 %tmp10 to i32" [correlator.cpp:264->correlator.cpp:95]
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %tmp9, %tmp10_cast" [correlator.cpp:264->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%p_Val2_3_7_i = add i32 %tmp5, %tmp8" [correlator.cpp:264->correlator.cpp:95]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (1.06ns)   --->   "br label %correlator.exit"

 <State 5> : 2.62ns
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i32 [ %p_Val2_3_7_i, %.preheader.0.i ], [ 0, %._crit_edge161 ]" [correlator.cpp:264->correlator.cpp:95]
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i32 [ %p_Val2_6_i, %.preheader.0.i ], [ 0, %._crit_edge161 ]" [correlator.cpp:262->correlator.cpp:95]
ST_5 : Operation 85 [1/1] (1.54ns)   --->   "%tmp_i = icmp sgt i32 %p_Val2_3, %p_Val2_2" [correlator.cpp:420->correlator.cpp:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.78ns)   --->   "%p_Val2_i = sub i32 %p_Val2_2, %p_Val2_3" [correlator.cpp:423->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.78ns)   --->   "%p_Val2_9_i = sub i32 %p_Val2_3, %p_Val2_2" [correlator.cpp:421->correlator.cpp:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.84ns)   --->   "%tmp_1_i = select i1 %tmp_i, i32 %p_Val2_9_i, i32 %p_Val2_i" [correlator.cpp:420->correlator.cpp:95]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 6> : 3.35ns
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %tmp_1_i to i42" [correlator.cpp:425->correlator.cpp:95]
ST_6 : Operation 90 [5/5] (3.34ns)   --->   "%p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:425->correlator.cpp:95]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.35ns
ST_7 : Operation 91 [4/5] (3.34ns)   --->   "%p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:425->correlator.cpp:95]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.35ns
ST_8 : Operation 92 [3/5] (3.34ns)   --->   "%p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:425->correlator.cpp:95]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.35ns
ST_9 : Operation 93 [2/5] (3.34ns)   --->   "%p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:425->correlator.cpp:95]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.35ns
ST_10 : Operation 94 [1/5] (3.34ns)   --->   "%p_Val2_4 = mul i42 %OP1_V_cast, %OP1_V_cast" [correlator.cpp:425->correlator.cpp:95]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%res_V = call i32 @_ssdm_op_PartSelect.i32.i42.i32.i32(i42 %p_Val2_4, i32 10, i32 41)" [correlator.cpp:425->correlator.cpp:95]

 <State 11> : 1.55ns
ST_11 : Operation 96 [1/1] (1.54ns)   --->   "%tmp_s = icmp sgt i32 %res_V, 29696000" [correlator.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %1" [correlator.cpp:105]

 <State 12> : 0.00ns
ST_12 : Operation 98 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 0, i1 %tmp_last_V)" [correlator.cpp:110]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 13> : 2.85ns
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !103"
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !107"
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !111"
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !115"
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind"
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:14]
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:15]
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:16]
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [correlator.cpp:18]
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:42]
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:45]
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:52]
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:57]
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:60]
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:63]
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:69]
ST_13 : Operation 115 [1/1] (1.06ns)   --->   "store i32 0, i32* @loadCount_V, align 4" [correlator.cpp:78]
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "br label %._crit_edge160" [correlator.cpp:82]
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%loadCount_V_load = load i32* @loadCount_V, align 4" [correlator.cpp:98]
ST_13 : Operation 118 [1/1] (1.78ns)   --->   "%out_sample_data_V = add i32 %loadCount_V_load, 1" [correlator.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (1.06ns)   --->   "store i32 %out_sample_data_V, i32* @loadCount_V, align 4" [correlator.cpp:98]
ST_13 : Operation 120 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 0, i1 %tmp_last_V)" [correlator.cpp:110]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "br label %2"
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "br label %._crit_edge160" [correlator.cpp:117]
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:120]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unScalled_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass0_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
currentState_load     (load          ) [ 01111111111111]
StgValue_15           (br            ) [ 00000000000000]
StgValue_17           (store         ) [ 00000000000000]
phaseClass_V_load     (load          ) [ 00000000000000]
StgValue_19           (store         ) [ 00000000000000]
empty                 (read          ) [ 00000000000000]
tmp_data_V            (extractvalue  ) [ 00000000000000]
tmp_last_V            (extractvalue  ) [ 01011111111111]
p_Val2_1              (trunc         ) [ 00000000000000]
StgValue_24           (store         ) [ 00000000000000]
op_V_read_assign      (bitconcatenate) [ 00000000000000]
op_V_read_assign_cas  (sext          ) [ 00000000000000]
StgValue_27           (store         ) [ 00000000000000]
cond_i                (icmp          ) [ 01111000000000]
StgValue_29           (br            ) [ 01111100000000]
cor_phaseClass0_V_14  (load          ) [ 00000000000000]
cor_phaseClass0_V_13  (load          ) [ 00000000000000]
StgValue_32           (store         ) [ 00000000000000]
cor_phaseClass0_V_12  (load          ) [ 00000000000000]
StgValue_34           (store         ) [ 00000000000000]
cor_phaseClass0_V_11  (load          ) [ 00000000000000]
StgValue_36           (store         ) [ 00000000000000]
cor_phaseClass0_V_10  (load          ) [ 01010000000000]
StgValue_38           (store         ) [ 00000000000000]
cor_phaseClass0_V_9_s (load          ) [ 01010000000000]
StgValue_40           (store         ) [ 00000000000000]
cor_phaseClass0_V_8_s (load          ) [ 00000000000000]
StgValue_42           (store         ) [ 00000000000000]
cor_phaseClass0_V_7_s (load          ) [ 00000000000000]
StgValue_44           (store         ) [ 00000000000000]
cor_phaseClass0_V_6_s (load          ) [ 00000000000000]
StgValue_46           (store         ) [ 00000000000000]
cor_phaseClass0_V_5_s (load          ) [ 00000000000000]
StgValue_48           (store         ) [ 00000000000000]
cor_phaseClass0_V_4_s (load          ) [ 00000000000000]
StgValue_50           (store         ) [ 00000000000000]
cor_phaseClass0_V_3_s (load          ) [ 00000000000000]
extLd4                (sext          ) [ 00000000000000]
StgValue_53           (store         ) [ 00000000000000]
cor_phaseClass0_V_2_s (load          ) [ 00000000000000]
extLd2                (sext          ) [ 00000000000000]
StgValue_56           (store         ) [ 00000000000000]
cor_phaseClass0_V_1_s (load          ) [ 00000000000000]
cor_phaseClass0_V_1_1 (sext          ) [ 00000000000000]
StgValue_59           (store         ) [ 00000000000000]
cor_phaseClass0_V_0_s (load          ) [ 00000000000000]
cor_phaseClass0_V_0_1 (sext          ) [ 00000000000000]
StgValue_62           (store         ) [ 00000000000000]
StgValue_63           (store         ) [ 00000000000000]
tmp1                  (add           ) [ 00000000000000]
tmp                   (add           ) [ 01010000000000]
tmp3                  (add           ) [ 01010000000000]
tmp4                  (add           ) [ 01010000000000]
tmp6                  (add           ) [ 01010000000000]
tmp9                  (add           ) [ 01011000000000]
tmp11                 (add           ) [ 00000000000000]
tmp11_cast_cast       (sext          ) [ 00000000000000]
tmp10                 (add           ) [ 01011000000000]
tmp_9                 (add           ) [ 00000000000000]
StgValue_74           (store         ) [ 00000000000000]
tmp2                  (add           ) [ 00000000000000]
p_Val2_6_i            (add           ) [ 01101100000000]
tmp7                  (add           ) [ 00000000000000]
tmp5                  (add           ) [ 01001000000000]
tmp10_cast            (sext          ) [ 00000000000000]
tmp8                  (add           ) [ 00000000000000]
p_Val2_3_7_i          (add           ) [ 01101100000000]
StgValue_82           (br            ) [ 01101100000000]
p_Val2_2              (phi           ) [ 01000100000000]
p_Val2_3              (phi           ) [ 01000100000000]
tmp_i                 (icmp          ) [ 00000000000000]
p_Val2_i              (sub           ) [ 00000000000000]
p_Val2_9_i            (sub           ) [ 00000000000000]
tmp_1_i               (select        ) [ 01000010000000]
OP1_V_cast            (sext          ) [ 01000001111000]
p_Val2_4              (mul           ) [ 00000000000000]
res_V                 (partselect    ) [ 01000000000100]
tmp_s                 (icmp          ) [ 01000000000011]
StgValue_97           (br            ) [ 00000000000000]
StgValue_99           (specbitsmap   ) [ 00000000000000]
StgValue_100          (specbitsmap   ) [ 00000000000000]
StgValue_101          (specbitsmap   ) [ 00000000000000]
StgValue_102          (specbitsmap   ) [ 00000000000000]
StgValue_103          (spectopmodule ) [ 00000000000000]
StgValue_104          (specinterface ) [ 00000000000000]
StgValue_105          (specinterface ) [ 00000000000000]
StgValue_106          (specinterface ) [ 00000000000000]
StgValue_107          (specpipeline  ) [ 00000000000000]
StgValue_108          (specreset     ) [ 00000000000000]
StgValue_109          (specreset     ) [ 00000000000000]
StgValue_110          (specreset     ) [ 00000000000000]
StgValue_111          (specreset     ) [ 00000000000000]
StgValue_112          (specreset     ) [ 00000000000000]
StgValue_113          (specreset     ) [ 00000000000000]
StgValue_114          (specreset     ) [ 00000000000000]
StgValue_115          (store         ) [ 00000000000000]
StgValue_116          (br            ) [ 00000000000000]
loadCount_V_load      (load          ) [ 00000000000000]
out_sample_data_V     (add           ) [ 00000000000000]
StgValue_119          (store         ) [ 00000000000000]
StgValue_120          (write         ) [ 00000000000000]
StgValue_121          (br            ) [ 00000000000000]
StgValue_122          (br            ) [ 00000000000000]
StgValue_123          (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="currentState">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="loadCount_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCount_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="unScalled_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unScalled_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="newVal_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cor_phaseClass0_V_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cor_phaseClass0_V_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cor_phaseClass0_V_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cor_phaseClass0_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cor_phaseClass0_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cor_phaseClass0_V_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cor_phaseClass0_V_8">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cor_phaseClass0_V_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cor_phaseClass0_V_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cor_phaseClass0_V_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cor_phaseClass0_V_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cor_phaseClass0_V_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cor_phaseClass0_V_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cor_phaseClass0_V_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cor_phaseClass0_V_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlateTop_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="grp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="33" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="10"/>
<pin id="108" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_98/12 "/>
</bind>
</comp>

<comp id="113" class="1005" name="p_Val2_2_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="3"/>
<pin id="115" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_Val2_2_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="3"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="124" class="1005" name="p_Val2_3_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="3"/>
<pin id="126" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_Val2_3_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="3"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="currentState_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="StgValue_17_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="phaseClass_V_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass_V_load/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="StgValue_19_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_data_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="33" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_last_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="33" slack="0"/>
<pin id="161" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_Val2_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="StgValue_24_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="op_V_read_assign_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="21" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op_V_read_assign/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="op_V_read_assign_cas_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="21" slack="0"/>
<pin id="183" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="op_V_read_assign_cas/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="StgValue_27_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="21" slack="0"/>
<pin id="187" dir="0" index="1" bw="21" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="cond_i_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="cor_phaseClass0_V_14_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_14/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="cor_phaseClass0_V_13_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_13/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="StgValue_32_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="cor_phaseClass0_V_12_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_12/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="StgValue_34_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="cor_phaseClass0_V_11_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_11/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="StgValue_36_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="cor_phaseClass0_V_10_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_10/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="StgValue_38_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="cor_phaseClass0_V_9_s_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_9_s/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="StgValue_40_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="cor_phaseClass0_V_8_s_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_8_s/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="StgValue_42_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="cor_phaseClass0_V_7_s_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_7_s/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="StgValue_44_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="cor_phaseClass0_V_6_s_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_6_s/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="StgValue_46_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="cor_phaseClass0_V_5_s_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_5_s/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="StgValue_48_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="cor_phaseClass0_V_4_s_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_4_s/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="StgValue_50_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="cor_phaseClass0_V_3_s_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="21" slack="0"/>
<pin id="303" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_3_s/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="extLd4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="21" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd4/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="StgValue_53_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="21" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="cor_phaseClass0_V_2_s_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="21" slack="0"/>
<pin id="317" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_2_s/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="extLd2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="21" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="StgValue_56_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="21" slack="0"/>
<pin id="325" dir="0" index="1" bw="21" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="cor_phaseClass0_V_1_s_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="21" slack="0"/>
<pin id="331" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_1_s/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="cor_phaseClass0_V_1_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="21" slack="0"/>
<pin id="335" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cor_phaseClass0_V_1_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="StgValue_59_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="21" slack="0"/>
<pin id="339" dir="0" index="1" bw="21" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="cor_phaseClass0_V_0_s_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="21" slack="0"/>
<pin id="345" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_0_s/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="cor_phaseClass0_V_0_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="21" slack="0"/>
<pin id="349" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cor_phaseClass0_V_0_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="StgValue_62_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="21" slack="0"/>
<pin id="353" dir="0" index="1" bw="21" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="StgValue_63_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="21" slack="0"/>
<pin id="359" dir="0" index="1" bw="21" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="21" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp6_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp9_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="21" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp11_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="21" slack="0"/>
<pin id="401" dir="0" index="1" bw="21" slack="0"/>
<pin id="402" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp11_cast_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="22" slack="0"/>
<pin id="407" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast_cast/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp10_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="21" slack="0"/>
<pin id="411" dir="0" index="1" bw="22" slack="0"/>
<pin id="412" dir="1" index="2" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_9_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="StgValue_74_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="0" index="1" bw="32" slack="1"/>
<pin id="430" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_Val2_6_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6_i/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp10_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="23" slack="2"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp10_cast/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2"/>
<pin id="450" dir="0" index="1" bw="23" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_Val2_3_7_i_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3_7_i/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_i_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_Val2_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Val2_9_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_9_i/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_1_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="32" slack="0"/>
<pin id="480" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_i/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="OP1_V_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="res_V_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="42" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="0" index="3" bw="7" slack="0"/>
<pin id="498" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_V/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_s_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="508" class="1004" name="StgValue_115_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="loadCount_V_load_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loadCount_V_load/13 "/>
</bind>
</comp>

<comp id="518" class="1004" name="out_sample_data_V_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_sample_data_V/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="StgValue_119_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/13 "/>
</bind>
</comp>

<comp id="530" class="1005" name="currentState_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_last_V_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="10"/>
<pin id="536" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="539" class="1005" name="cond_i_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond_i "/>
</bind>
</comp>

<comp id="543" class="1005" name="cor_phaseClass0_V_10_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseClass0_V_10 "/>
</bind>
</comp>

<comp id="548" class="1005" name="cor_phaseClass0_V_9_s_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cor_phaseClass0_V_9_s "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp3_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp4_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp6_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp9_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="2"/>
<pin id="575" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp10_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="23" slack="2"/>
<pin id="580" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="583" class="1005" name="p_Val2_6_i_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="2"/>
<pin id="585" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_6_i "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp5_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="593" class="1005" name="p_Val2_3_7_i_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3_7_i "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_1_i_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="603" class="1005" name="OP1_V_cast_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="42" slack="1"/>
<pin id="605" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="609" class="1005" name="res_V_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_V "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_s_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="60" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="116"><net_src comp="60" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="94" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="94" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="155" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="163" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="173" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="145" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="315" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="329" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="343" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="173" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="251" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="201" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="211" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="271" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="261" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="319" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="281" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="197" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="221" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="305" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="291" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="181" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="347" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="333" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="145" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="444"><net_src comp="436" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="128" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="117" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="117" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="128" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="128" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="117" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="458" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="464" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="491"><net_src comp="484" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="62" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="64" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="66" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="507"><net_src comp="68" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="60" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="12" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="12" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="86" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="12" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="135" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="159" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="542"><net_src comp="191" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="231" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="551"><net_src comp="241" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="556"><net_src comp="369" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="561"><net_src comp="375" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="566"><net_src comp="381" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="571"><net_src comp="387" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="576"><net_src comp="393" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="581"><net_src comp="409" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="586"><net_src comp="431" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="591"><net_src comp="440" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="596"><net_src comp="453" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="601"><net_src comp="476" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="606"><net_src comp="484" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="612"><net_src comp="493" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="617"><net_src comp="503" pin="2"/><net_sink comp="614" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_V_data_V | {13 }
	Port: o_data_V_last_V | {13 }
	Port: currentState | {1 }
	Port: phaseClass_V | {2 }
	Port: loadCount_V | {13 }
	Port: unScalled_V | {2 }
	Port: newVal_V | {2 }
	Port: cor_phaseClass0_V_14 | {2 }
	Port: cor_phaseClass0_V_13 | {2 }
	Port: cor_phaseClass0_V_12 | {2 }
	Port: cor_phaseClass0_V_11 | {2 }
	Port: cor_phaseClass0_V_10 | {2 }
	Port: cor_phaseClass0_V_9 | {2 }
	Port: cor_phaseClass0_V_8 | {2 }
	Port: cor_phaseClass0_V_7 | {2 }
	Port: cor_phaseClass0_V_6 | {2 }
	Port: cor_phaseClass0_V_5 | {2 }
	Port: cor_phaseClass0_V_4 | {2 }
	Port: cor_phaseClass0_V_3 | {2 }
	Port: cor_phaseClass0_V_2 | {2 }
	Port: cor_phaseClass0_V_1 | {2 }
	Port: cor_phaseClass0_V_0 | {2 }
 - Input state : 
	Port: correlateTop : i_data_V_data_V | {1 }
	Port: correlateTop : i_data_V_last_V | {1 }
	Port: correlateTop : currentState | {1 }
	Port: correlateTop : phaseClass_V | {2 }
	Port: correlateTop : loadCount_V | {13 }
	Port: correlateTop : cor_phaseClass0_V_14 | {2 }
	Port: correlateTop : cor_phaseClass0_V_13 | {2 }
	Port: correlateTop : cor_phaseClass0_V_12 | {2 }
	Port: correlateTop : cor_phaseClass0_V_11 | {2 }
	Port: correlateTop : cor_phaseClass0_V_10 | {2 }
	Port: correlateTop : cor_phaseClass0_V_9 | {2 }
	Port: correlateTop : cor_phaseClass0_V_8 | {2 }
	Port: correlateTop : cor_phaseClass0_V_7 | {2 }
	Port: correlateTop : cor_phaseClass0_V_6 | {2 }
	Port: correlateTop : cor_phaseClass0_V_5 | {2 }
	Port: correlateTop : cor_phaseClass0_V_4 | {2 }
	Port: correlateTop : cor_phaseClass0_V_3 | {2 }
	Port: correlateTop : cor_phaseClass0_V_2 | {2 }
	Port: correlateTop : cor_phaseClass0_V_1 | {2 }
	Port: correlateTop : cor_phaseClass0_V_0 | {2 }
  - Chain level:
	State 1
		StgValue_15 : 1
	State 2
		p_Val2_1 : 1
		StgValue_24 : 2
		op_V_read_assign : 2
		op_V_read_assign_cas : 3
		StgValue_27 : 3
		cond_i : 1
		StgValue_29 : 2
		StgValue_32 : 1
		StgValue_34 : 1
		StgValue_36 : 1
		StgValue_38 : 1
		StgValue_40 : 1
		StgValue_42 : 1
		StgValue_44 : 1
		StgValue_46 : 1
		StgValue_48 : 1
		StgValue_50 : 1
		extLd4 : 1
		StgValue_53 : 2
		extLd2 : 1
		StgValue_56 : 1
		cor_phaseClass0_V_1_1 : 1
		StgValue_59 : 1
		cor_phaseClass0_V_0_1 : 1
		StgValue_62 : 1
		StgValue_63 : 3
		tmp1 : 1
		tmp : 2
		tmp3 : 1
		tmp4 : 2
		tmp6 : 1
		tmp9 : 2
		tmp11 : 4
		tmp11_cast_cast : 5
		tmp10 : 6
		tmp_9 : 1
		StgValue_74 : 2
	State 3
		p_Val2_6_i : 1
		tmp5 : 1
	State 4
		tmp8 : 1
		p_Val2_3_7_i : 2
	State 5
		tmp_i : 1
		p_Val2_i : 1
		p_Val2_9_i : 1
		tmp_1_i : 2
	State 6
		p_Val2_4 : 1
	State 7
	State 8
	State 9
	State 10
		res_V : 1
	State 11
		StgValue_97 : 1
	State 12
	State 13
		out_sample_data_V : 1
		StgValue_119 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp1_fu_363         |    0    |    0    |    32   |
|          |          tmp_fu_369          |    0    |    0    |    32   |
|          |          tmp3_fu_375         |    0    |    0    |    39   |
|          |          tmp4_fu_381         |    0    |    0    |    39   |
|          |          tmp6_fu_387         |    0    |    0    |    39   |
|          |          tmp9_fu_393         |    0    |    0    |    39   |
|          |         tmp11_fu_399         |    0    |    0    |    28   |
|    add   |         tmp10_fu_409         |    0    |    0    |    29   |
|          |         tmp_9_fu_415         |    0    |    0    |    13   |
|          |          tmp2_fu_427         |    0    |    0    |    32   |
|          |       p_Val2_6_i_fu_431      |    0    |    0    |    32   |
|          |          tmp7_fu_436         |    0    |    0    |    32   |
|          |          tmp5_fu_440         |    0    |    0    |    32   |
|          |          tmp8_fu_448         |    0    |    0    |    32   |
|          |      p_Val2_3_7_i_fu_453     |    0    |    0    |    32   |
|          |   out_sample_data_V_fu_518   |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_487          |    4    |   215   |    1    |
|----------|------------------------------|---------|---------|---------|
|    sub   |        p_Val2_i_fu_464       |    0    |    0    |    39   |
|          |       p_Val2_9_i_fu_470      |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |         cond_i_fu_191        |    0    |    0    |    9    |
|   icmp   |         tmp_i_fu_458         |    0    |    0    |    18   |
|          |         tmp_s_fu_503         |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|  select  |        tmp_1_i_fu_476        |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_94        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_102       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|       tmp_data_V_fu_155      |    0    |    0    |    0    |
|          |       tmp_last_V_fu_159      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |        p_Val2_1_fu_163       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|    op_V_read_assign_fu_173   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  op_V_read_assign_cas_fu_181 |    0    |    0    |    0    |
|          |         extLd4_fu_305        |    0    |    0    |    0    |
|          |         extLd2_fu_319        |    0    |    0    |    0    |
|   sext   | cor_phaseClass0_V_1_1_fu_333 |    0    |    0    |    0    |
|          | cor_phaseClass0_V_0_1_fu_347 |    0    |    0    |    0    |
|          |    tmp11_cast_cast_fu_405    |    0    |    0    |    0    |
|          |       tmp10_cast_fu_445      |    0    |    0    |    0    |
|          |       OP1_V_cast_fu_484      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         res_V_fu_493         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |   215   |   677   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      OP1_V_cast_reg_603     |   42   |
|        cond_i_reg_539       |    1   |
| cor_phaseClass0_V_10_reg_543|   32   |
|cor_phaseClass0_V_9_s_reg_548|   32   |
|  currentState_load_reg_530  |    1   |
|       p_Val2_2_reg_113      |   32   |
|     p_Val2_3_7_i_reg_593    |   32   |
|       p_Val2_3_reg_124      |   32   |
|      p_Val2_6_i_reg_583     |   32   |
|        res_V_reg_609        |   32   |
|        tmp10_reg_578        |   23   |
|         tmp3_reg_558        |   32   |
|         tmp4_reg_563        |   32   |
|         tmp5_reg_588        |   32   |
|         tmp6_reg_568        |   32   |
|         tmp9_reg_573        |   32   |
|       tmp_1_i_reg_598       |   32   |
|      tmp_last_V_reg_534     |    1   |
|         tmp_reg_553         |   32   |
|        tmp_s_reg_614        |    1   |
+-----------------------------+--------+
|            Total            |   517  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_487 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_487 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  2.122  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   215  |   677  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   517  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |   732  |   695  |
+-----------+--------+--------+--------+--------+
