vhdl xil_defaultlib  \
"../../../bd/hdmi_test/ip/hdmi_test_axi_gpio_0_0/sim/hdmi_test_axi_gpio_0_0.vhd" \
"../../../../TPG.srcs/sources_1/bd/hdmi_test/ipshared/20df/src/ClockGen.vhd" \
"../../../../TPG.srcs/sources_1/bd/hdmi_test/ipshared/20df/src/SyncAsync.vhd" \
"../../../../TPG.srcs/sources_1/bd/hdmi_test/ipshared/20df/src/SyncAsyncReset.vhd" \
"../../../../TPG.srcs/sources_1/bd/hdmi_test/ipshared/20df/src/DVI_Constants.vhd" \
"../../../../TPG.srcs/sources_1/bd/hdmi_test/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../TPG.srcs/sources_1/bd/hdmi_test/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../TPG.srcs/sources_1/bd/hdmi_test/ipshared/20df/src/rgb2dvi.vhd" \
"../../../bd/hdmi_test/ip/hdmi_test_rgb2dvi_0_1/sim/hdmi_test_rgb2dvi_0_1.vhd" \
"../../../bd/hdmi_test/ip/hdmi_test_v_tc_0_0/sim/hdmi_test_v_tc_0_0.vhd" \
"../../../bd/hdmi_test/ip/hdmi_test_rst_clk_wiz_100M_1/sim/hdmi_test_rst_clk_wiz_100M_1.vhd" \
"../../../bd/hdmi_test/ip/hdmi_test_proc_sys_reset_1_0/sim/hdmi_test_proc_sys_reset_1_0.vhd" \
"../../../bd/hdmi_test/ip/hdmi_test_axi_vdma_0_0/sim/hdmi_test_axi_vdma_0_0.vhd" \
"../../../bd/hdmi_test/ip/hdmi_test_proc_sys_reset_1_1/sim/hdmi_test_proc_sys_reset_1_1.vhd" \
"../../../bd/hdmi_test/sim/hdmi_test.vhd" \
"../../../bd/hdmi_test/ipshared/1b7f/src/work/mandelbrot_tpg_top.vhd" \
"../../../bd/hdmi_test/ipshared/1b7f/src/work/mandelbrot_tile.vhd" \
"../../../bd/hdmi_test/ipshared/1b7f/src/work/mbrot_pkg.vhd" \

vhdl ieee_proposed  \
"../../../bd/hdmi_test/ipshared/1b7f/src/ieee_proposed/fixed_pkg_c.vhd" \

vhdl ieee  \
"../../../bd/hdmi_test/ipshared/1b7f/src/ieee/fixed_float_types_c.vhd" \

vhdl axi_lite_ipif_v3_0  \
"../../../bd/hdmi_test/ipshared/1b7f/src/axi_lite_ipif_v3_0/axi_lite_ipif.vhd" \
"../../../bd/hdmi_test/ipshared/1b7f/src/axi_lite_ipif_v3_0/address_decoder.vhd" \
"../../../bd/hdmi_test/ipshared/1b7f/src/axi_lite_ipif_v3_0/ipif_pkg.vhd" \
"../../../bd/hdmi_test/ipshared/1b7f/src/axi_lite_ipif_v3_0/slave_attachment.vhd" \
"../../../bd/hdmi_test/ipshared/1b7f/src/axi_lite_ipif_v3_0/pselect_f.vhd" \

vhdl xil_defaultlib  \
"../../../bd/hdmi_test/ip/hdmi_test_mandelbrot_tpg_top_0_0/sim/hdmi_test_mandelbrot_tpg_top_0_0.vhd" \

nosort
