{
  "models": { "ILA":"m0" , "VERILOG": "m1" },

  "state mapping": {  
    "v":"v"},

  "interface mapping": {
  	 "rst":"**RESET**", 
  	 "clk":"**CLOCK**",
     "v":"**SO**"
  },

  // "mapping control" : ["__MEM_mema_0_ren == ((m1.state == 1)?1'b1:1'b0)", "__MEM_memb_0_ren == ((m1.state == 1)?1'b1:1'b0)"],

  "annotation": {
    "reset" : {
      "cycle": 5,
      "no-reset-after": true,
      "reset-state":[],
      "reset-sequence":[]
    }
  },
  "assumptions":["1==1"]
}
