

================================================================
== Vitis HLS Report for 'conv_7x7'
================================================================
* Date:           Mon Mar 27 21:26:59 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   136217|   136217|  1.362 ms|  1.362 ms|  136217|  136217|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HEIGHT_WIDTH_KERNEL  |   136215|   136215|        87|         74|          1|  1840|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 74, depth = 87


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 1
  Pipeline-0 : II = 74, D = 87, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 89 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 2 
89 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv_i_i285_6_1_lcssa166 = alloca i32 1"   --->   Operation 90 'alloca' 'conv_i_i285_6_1_lcssa166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv_i_i285_6_2_lcssa168 = alloca i32 1"   --->   Operation 91 'alloca' 'conv_i_i285_6_2_lcssa168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv_i_i285_6_3_lcssa170 = alloca i32 1"   --->   Operation 92 'alloca' 'conv_i_i285_6_3_lcssa170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv_i_i285_6_4_lcssa172 = alloca i32 1"   --->   Operation 93 'alloca' 'conv_i_i285_6_4_lcssa172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_i_i285_6_5_lcssa174 = alloca i32 1"   --->   Operation 94 'alloca' 'conv_i_i285_6_5_lcssa174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_i_i285_6_6_lcssa176 = alloca i32 1"   --->   Operation 95 'alloca' 'conv_i_i285_6_6_lcssa176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [conv_7x7.cpp:11]   --->   Operation 96 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [conv_7x7.cpp:11]   --->   Operation 97 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [conv_7x7.cpp:11]   --->   Operation 98 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [conv_7x7.cpp:11]   --->   Operation 99 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln32 = br void" [conv_7x7.cpp:32]   --->   Operation 100 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten1153 = phi i11 0, void, i11 %add_ln32_1, void %.split5" [conv_7x7.cpp:32]   --->   Operation 101 'phi' 'indvar_flatten1153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%h = phi i6 0, void, i6 %select_ln32_2, void %.split5" [conv_7x7.cpp:32]   --->   Operation 102 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln35_150, void %.split5" [conv_7x7.cpp:35]   --->   Operation 103 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%kernel = phi i3 0, void, i3 %add_ln38, void %.split5" [conv_7x7.cpp:38]   --->   Operation 104 'phi' 'kernel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %h"   --->   Operation 105 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (3.74ns)   --->   "%mul_ln1116 = mul i12 %zext_ln1116, i12 46"   --->   Operation 106 'mul' 'mul_ln1116' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.88ns)   --->   "%icmp_ln32 = icmp_eq  i11 %indvar_flatten1153, i11 1840" [conv_7x7.cpp:32]   --->   Operation 107 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split5, void" [conv_7x7.cpp:32]   --->   Operation 108 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp_eq  i8 %indvar_flatten, i8 80" [conv_7x7.cpp:35]   --->   Operation 109 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln32)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln35, i1 1" [conv_7x7.cpp:32]   --->   Operation 110 'xor' 'xor_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.13ns)   --->   "%icmp_ln38 = icmp_eq  i3 %kernel, i3 4" [conv_7x7.cpp:38]   --->   Operation 111 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln32)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln38, i1 %xor_ln32" [conv_7x7.cpp:32]   --->   Operation 112 'and' 'and_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%or_ln35 = or i1 %and_ln32, i1 %icmp_ln35" [conv_7x7.cpp:35]   --->   Operation 113 'or' 'or_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %or_ln35, i3 0, i3 %kernel" [conv_7x7.cpp:35]   --->   Operation 114 'select' 'select_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i3 %select_ln35"   --->   Operation 115 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.82ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_8, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i2 %trunc_ln703"   --->   Operation 116 'mux' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.91ns)   --->   "%add_ln35_1 = add i8 %indvar_flatten, i8 1" [conv_7x7.cpp:35]   --->   Operation 117 'add' 'add_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 118 [1/1] (1.82ns)   --->   "%indvars_iv_next209 = add i6 %h, i6 2" [conv_7x7.cpp:32]   --->   Operation 118 'add' 'indvars_iv_next209' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i6 %indvars_iv_next209"   --->   Operation 119 'zext' 'zext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (3.74ns)   --->   "%mul_ln1116_2 = mul i12 %zext_ln1116_4, i12 46"   --->   Operation 120 'mul' 'mul_ln1116_2' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.92>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%w = phi i6 0, void, i6 %select_ln35_149, void %.split5" [conv_7x7.cpp:35]   --->   Operation 121 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.82ns)   --->   "%empty_48 = add i6 %w, i6 5" [conv_7x7.cpp:35]   --->   Operation 122 'add' 'empty_48' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.82ns)   --->   "%empty_49 = add i6 %w, i6 6" [conv_7x7.cpp:35]   --->   Operation 123 'add' 'empty_49' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.18ns)   --->   "%select_ln32_1 = select i1 %icmp_ln35, i6 0, i6 %w" [conv_7x7.cpp:32]   --->   Operation 124 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.18ns)   --->   "%select_ln32_2 = select i1 %icmp_ln35, i6 %indvars_iv_next209, i6 %h" [conv_7x7.cpp:32]   --->   Operation 125 'select' 'select_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1116_28 = zext i6 %select_ln32_2"   --->   Operation 126 'zext' 'zext_ln1116_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (3.74ns)   --->   "%mul_ln1116_7 = mul i12 %zext_ln1116_28, i12 46"   --->   Operation 127 'mul' 'mul_ln1116_7' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.82ns)   --->   "%p_mid1202 = add i6 %select_ln32_1, i6 7" [conv_7x7.cpp:32]   --->   Operation 128 'add' 'p_mid1202' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.82ns)   --->   "%p_mid1204 = add i6 %select_ln32_1, i6 8" [conv_7x7.cpp:32]   --->   Operation 129 'add' 'p_mid1204' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.49>
ST_5 : Operation 130 [1/1] (1.82ns)   --->   "%indvars_iv_next199 = add i6 %w, i6 2" [conv_7x7.cpp:35]   --->   Operation 130 'add' 'indvars_iv_next199' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1116_25 = zext i6 %empty_48"   --->   Operation 131 'zext' 'zext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.54ns)   --->   "%add_ln1116_119 = add i12 %mul_ln1116, i12 %zext_ln1116_25"   --->   Operation 132 'add' 'add_ln1116_119' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1116_27 = zext i6 %empty_49"   --->   Operation 133 'zext' 'zext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (1.54ns)   --->   "%add_ln1116_140 = add i12 %mul_ln1116, i12 %zext_ln1116_27"   --->   Operation 134 'add' 'add_ln1116_140' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.54ns)   --->   "%add_ln1116_258 = add i12 %mul_ln1116_2, i12 5"   --->   Operation 135 'add' 'add_ln1116_258' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.54ns)   --->   "%add_ln1116_279 = add i12 %mul_ln1116_2, i12 6"   --->   Operation 136 'add' 'add_ln1116_279' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_7)   --->   "%select_ln32_15 = select i1 %icmp_ln35, i12 %add_ln1116_258, i12 %add_ln1116_119" [conv_7x7.cpp:32]   --->   Operation 137 'select' 'select_ln32_15' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_8)   --->   "%select_ln32_16 = select i1 %icmp_ln35, i12 %add_ln1116_279, i12 %add_ln1116_140" [conv_7x7.cpp:32]   --->   Operation 138 'select' 'select_ln32_16' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.82ns)   --->   "%indvars_iv_next199_dup = add i6 %select_ln32_1, i6 2" [conv_7x7.cpp:32]   --->   Operation 139 'add' 'indvars_iv_next199_dup' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.82ns)   --->   "%indvars_iv_next199_mid1 = add i6 %select_ln32_1, i6 4" [conv_7x7.cpp:32]   --->   Operation 140 'add' 'indvars_iv_next199_mid1' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1116_59 = zext i6 %p_mid1202"   --->   Operation 141 'zext' 'zext_ln1116_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (1.54ns)   --->   "%add_ln1116_405 = add i12 %mul_ln1116_7, i12 %zext_ln1116_59"   --->   Operation 142 'add' 'add_ln1116_405' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1116_61 = zext i6 %p_mid1204"   --->   Operation 143 'zext' 'zext_ln1116_61' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (1.54ns)   --->   "%add_ln1116_426 = add i12 %mul_ln1116_7, i12 %zext_ln1116_61"   --->   Operation 144 'add' 'add_ln1116_426' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_7 = select i1 %and_ln32, i12 %add_ln1116_405, i12 %select_ln32_15" [conv_7x7.cpp:35]   --->   Operation 145 'select' 'select_ln35_7' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1116_67 = zext i12 %select_ln35_7"   --->   Operation 146 'zext' 'zext_ln1116_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%X_buf_addr_5 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_67"   --->   Operation 147 'getelementptr' 'X_buf_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (3.25ns)   --->   "%X_buf_load_5 = load i13 %X_buf_addr_5" [conv_7x7.cpp:35]   --->   Operation 148 'load' 'X_buf_load_5' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 149 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_8 = select i1 %and_ln32, i12 %add_ln1116_426, i12 %select_ln32_16" [conv_7x7.cpp:35]   --->   Operation 149 'select' 'select_ln35_8' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1116_68 = zext i12 %select_ln35_8"   --->   Operation 150 'zext' 'zext_ln1116_68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%X_buf_addr_6 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_68"   --->   Operation 151 'getelementptr' 'X_buf_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 152 [2/2] (3.25ns)   --->   "%X_buf_load_6 = load i13 %X_buf_addr_6" [conv_7x7.cpp:35]   --->   Operation 152 'load' 'X_buf_load_6' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %select_ln35" [conv_7x7.cpp:42]   --->   Operation 153 'zext' 'zext_ln42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (4.35ns)   --->   "%mul_ln1118 = mul i11 %zext_ln42, i11 147"   --->   Operation 154 'mul' 'mul_ln1118' <Predicate = (!icmp_ln32)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i11 %mul_ln1118"   --->   Operation 155 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.49>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%empty = or i6 %h, i6 1" [conv_7x7.cpp:32]   --->   Operation 156 'or' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i6 %empty"   --->   Operation 157 'zext' 'zext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (3.74ns)   --->   "%mul_ln1116_1 = mul i12 %zext_ln1116_2, i12 46"   --->   Operation 158 'mul' 'mul_ln1116_1' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty_45 = or i6 %w, i6 1" [conv_7x7.cpp:35]   --->   Operation 159 'or' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1116_17 = zext i6 %empty_45"   --->   Operation 160 'zext' 'zext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.54ns)   --->   "%add_ln1116_35 = add i12 %mul_ln1116, i12 %zext_ln1116_17"   --->   Operation 161 'add' 'add_ln1116_35' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1116_19 = zext i6 %indvars_iv_next199"   --->   Operation 162 'zext' 'zext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.54ns)   --->   "%add_ln1116_56 = add i12 %mul_ln1116, i12 %zext_ln1116_19"   --->   Operation 163 'add' 'add_ln1116_56' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (1.82ns)   --->   "%empty_46 = add i6 %w, i6 3" [conv_7x7.cpp:35]   --->   Operation 164 'add' 'empty_46' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (1.82ns)   --->   "%empty_47 = add i6 %w, i6 4" [conv_7x7.cpp:35]   --->   Operation 165 'add' 'empty_47' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%or_ln1116 = or i12 %mul_ln1116_2, i12 1"   --->   Operation 166 'or' 'or_ln1116' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (1.54ns)   --->   "%add_ln1116_195 = add i12 %mul_ln1116_2, i12 2"   --->   Operation 167 'add' 'add_ln1116_195' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_3)   --->   "%select_ln32_11 = select i1 %icmp_ln35, i12 %or_ln1116, i12 %add_ln1116_35" [conv_7x7.cpp:32]   --->   Operation 168 'select' 'select_ln32_11' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_4)   --->   "%select_ln32_12 = select i1 %icmp_ln35, i12 %add_ln1116_195, i12 %add_ln1116_56" [conv_7x7.cpp:32]   --->   Operation 169 'select' 'select_ln32_12' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%p_mid1 = or i6 %indvars_iv_next199_dup, i6 1" [conv_7x7.cpp:32]   --->   Operation 170 'or' 'p_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1116_51 = zext i6 %p_mid1"   --->   Operation 171 'zext' 'zext_ln1116_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.54ns)   --->   "%add_ln1116_321 = add i12 %mul_ln1116_7, i12 %zext_ln1116_51"   --->   Operation 172 'add' 'add_ln1116_321' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1116_53 = zext i6 %indvars_iv_next199_mid1"   --->   Operation 173 'zext' 'zext_ln1116_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.54ns)   --->   "%add_ln1116_342 = add i12 %mul_ln1116_7, i12 %zext_ln1116_53"   --->   Operation 174 'add' 'add_ln1116_342' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (1.82ns)   --->   "%p_mid1198 = add i6 %select_ln32_1, i6 5" [conv_7x7.cpp:32]   --->   Operation 175 'add' 'p_mid1198' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (1.82ns)   --->   "%p_mid1200 = add i6 %select_ln32_1, i6 6" [conv_7x7.cpp:32]   --->   Operation 176 'add' 'p_mid1200' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_3 = select i1 %and_ln32, i12 %add_ln1116_321, i12 %select_ln32_11" [conv_7x7.cpp:35]   --->   Operation 177 'select' 'select_ln35_3' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1116_63 = zext i12 %select_ln35_3"   --->   Operation 178 'zext' 'zext_ln1116_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%X_buf_addr_1 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_63"   --->   Operation 179 'getelementptr' 'X_buf_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 180 [2/2] (3.25ns)   --->   "%X_buf_load_1 = load i13 %X_buf_addr_1" [conv_7x7.cpp:35]   --->   Operation 180 'load' 'X_buf_load_1' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_6 : Operation 181 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_4 = select i1 %and_ln32, i12 %add_ln1116_342, i12 %select_ln32_12" [conv_7x7.cpp:35]   --->   Operation 181 'select' 'select_ln35_4' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1116_64 = zext i12 %select_ln35_4"   --->   Operation 182 'zext' 'zext_ln1116_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%X_buf_addr_2 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_64"   --->   Operation 183 'getelementptr' 'X_buf_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 184 [2/2] (3.25ns)   --->   "%X_buf_load_2 = load i13 %X_buf_addr_2" [conv_7x7.cpp:35]   --->   Operation 184 'load' 'X_buf_load_2' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_6 : Operation 185 [1/2] (3.25ns)   --->   "%X_buf_load_5 = load i13 %X_buf_addr_5" [conv_7x7.cpp:35]   --->   Operation 185 'load' 'X_buf_load_5' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_6 : Operation 186 [1/2] (3.25ns)   --->   "%X_buf_load_6 = load i13 %X_buf_addr_6" [conv_7x7.cpp:35]   --->   Operation 186 'load' 'X_buf_load_6' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_6 : Operation 187 [1/1] (1.73ns)   --->   "%add_ln1118_4 = add i10 %trunc_ln1118, i10 5"   --->   Operation 187 'add' 'add_ln1118_4' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i10 %add_ln1118_4"   --->   Operation 188 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%W_buf_addr_5 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_5"   --->   Operation 189 'getelementptr' 'W_buf_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (1.73ns)   --->   "%add_ln1118_5 = add i10 %trunc_ln1118, i10 6"   --->   Operation 190 'add' 'add_ln1118_5' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i10 %add_ln1118_5"   --->   Operation 191 'zext' 'zext_ln1118_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%W_buf_addr_6 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_6"   --->   Operation 192 'getelementptr' 'W_buf_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 193 [2/2] (3.25ns)   --->   "%W_buf_load_5 = load i10 %W_buf_addr_5"   --->   Operation 193 'load' 'W_buf_load_5' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_6 : Operation 194 [2/2] (3.25ns)   --->   "%W_buf_load_6 = load i10 %W_buf_addr_6"   --->   Operation 194 'load' 'W_buf_load_6' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 7 <SV = 6> <Delay = 5.56>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i12 %mul_ln1116"   --->   Operation 195 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (1.67ns)   --->   "%add_ln1116 = add i13 %zext_ln1116_1, i13 2392"   --->   Operation 196 'add' 'add_ln1116' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (1.82ns)   --->   "%empty_42 = add i6 %h, i6 4" [conv_7x7.cpp:32]   --->   Operation 197 'add' 'empty_42' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i6 %empty_42"   --->   Operation 198 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (3.74ns)   --->   "%mul_ln1116_4 = mul i12 %zext_ln1116_8, i12 46"   --->   Operation 199 'mul' 'mul_ln1116_4' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1116_21 = zext i6 %empty_46"   --->   Operation 200 'zext' 'zext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (1.54ns)   --->   "%add_ln1116_77 = add i12 %mul_ln1116, i12 %zext_ln1116_21"   --->   Operation 201 'add' 'add_ln1116_77' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1116_23 = zext i6 %empty_47"   --->   Operation 202 'zext' 'zext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (1.54ns)   --->   "%add_ln1116_98 = add i12 %mul_ln1116, i12 %zext_ln1116_23"   --->   Operation 203 'add' 'add_ln1116_98' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1116_29 = zext i12 %mul_ln1116_7"   --->   Operation 204 'zext' 'zext_ln1116_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (1.67ns)   --->   "%add_ln1116_161 = add i13 %zext_ln1116_29, i13 2392"   --->   Operation 205 'add' 'add_ln1116_161' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (1.54ns)   --->   "%add_ln1116_216 = add i12 %mul_ln1116_2, i12 3"   --->   Operation 206 'add' 'add_ln1116_216' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (1.54ns)   --->   "%add_ln1116_237 = add i12 %mul_ln1116_2, i12 4"   --->   Operation 207 'add' 'add_ln1116_237' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_5)   --->   "%select_ln32_13 = select i1 %icmp_ln35, i12 %add_ln1116_216, i12 %add_ln1116_77" [conv_7x7.cpp:32]   --->   Operation 208 'select' 'select_ln32_13' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_6)   --->   "%select_ln32_14 = select i1 %icmp_ln35, i12 %add_ln1116_237, i12 %add_ln1116_98" [conv_7x7.cpp:32]   --->   Operation 209 'select' 'select_ln32_14' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1116_55 = zext i6 %p_mid1198"   --->   Operation 210 'zext' 'zext_ln1116_55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (1.54ns)   --->   "%add_ln1116_363 = add i12 %mul_ln1116_7, i12 %zext_ln1116_55"   --->   Operation 211 'add' 'add_ln1116_363' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln1116_57 = zext i6 %p_mid1200"   --->   Operation 212 'zext' 'zext_ln1116_57' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (1.54ns)   --->   "%add_ln1116_384 = add i12 %mul_ln1116_7, i12 %zext_ln1116_57"   --->   Operation 213 'add' 'add_ln1116_384' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/2] (3.25ns)   --->   "%X_buf_load_1 = load i13 %X_buf_addr_1" [conv_7x7.cpp:35]   --->   Operation 214 'load' 'X_buf_load_1' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_7 : Operation 215 [1/2] (3.25ns)   --->   "%X_buf_load_2 = load i13 %X_buf_addr_2" [conv_7x7.cpp:35]   --->   Operation 215 'load' 'X_buf_load_2' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_7 : Operation 216 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_5 = select i1 %and_ln32, i12 %add_ln1116_363, i12 %select_ln32_13" [conv_7x7.cpp:35]   --->   Operation 216 'select' 'select_ln35_5' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1116_65 = zext i12 %select_ln35_5"   --->   Operation 217 'zext' 'zext_ln1116_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%X_buf_addr_3 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_65"   --->   Operation 218 'getelementptr' 'X_buf_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 219 [2/2] (3.25ns)   --->   "%X_buf_load_3 = load i13 %X_buf_addr_3" [conv_7x7.cpp:35]   --->   Operation 219 'load' 'X_buf_load_3' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_7 : Operation 220 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_6 = select i1 %and_ln32, i12 %add_ln1116_384, i12 %select_ln32_14" [conv_7x7.cpp:35]   --->   Operation 220 'select' 'select_ln35_6' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1116_66 = zext i12 %select_ln35_6"   --->   Operation 221 'zext' 'zext_ln1116_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%X_buf_addr_4 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_66"   --->   Operation 222 'getelementptr' 'X_buf_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 223 [2/2] (3.25ns)   --->   "%X_buf_load_4 = load i13 %X_buf_addr_4" [conv_7x7.cpp:35]   --->   Operation 223 'load' 'X_buf_load_4' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_7 : Operation 224 [1/1] (1.73ns)   --->   "%add_ln1118 = add i10 %trunc_ln1118, i10 1"   --->   Operation 224 'add' 'add_ln1118' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %add_ln1118"   --->   Operation 225 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%W_buf_addr_1 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_1"   --->   Operation 226 'getelementptr' 'W_buf_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (1.73ns)   --->   "%add_ln1118_1 = add i10 %trunc_ln1118, i10 2"   --->   Operation 227 'add' 'add_ln1118_1' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i10 %add_ln1118_1"   --->   Operation 228 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%W_buf_addr_2 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_2"   --->   Operation 229 'getelementptr' 'W_buf_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 230 [2/2] (3.25ns)   --->   "%W_buf_load_1 = load i10 %W_buf_addr_1"   --->   Operation 230 'load' 'W_buf_load_1' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 231 [2/2] (3.25ns)   --->   "%W_buf_load_2 = load i10 %W_buf_addr_2"   --->   Operation 231 'load' 'W_buf_load_2' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 232 [1/2] (3.25ns)   --->   "%W_buf_load_5 = load i10 %W_buf_addr_5"   --->   Operation 232 'load' 'W_buf_load_5' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_7 : Operation 233 [1/2] (3.25ns)   --->   "%W_buf_load_6 = load i10 %W_buf_addr_6"   --->   Operation 233 'load' 'W_buf_load_6' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i12 %mul_ln1116_2"   --->   Operation 234 'zext' 'zext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1116_24 = zext i6 %empty_48"   --->   Operation 235 'zext' 'zext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (1.67ns)   --->   "%add_ln1116_126 = add i13 %add_ln1116, i13 %zext_ln1116_24"   --->   Operation 236 'add' 'add_ln1116_126' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1116_26 = zext i6 %empty_49"   --->   Operation 237 'zext' 'zext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (1.67ns)   --->   "%add_ln1116_147 = add i13 %add_ln1116, i13 %zext_ln1116_26"   --->   Operation 238 'add' 'add_ln1116_147' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%conv_i_i285_6_5_lcssa174_load = load i16 %conv_i_i285_6_5_lcssa174"   --->   Operation 239 'load' 'conv_i_i285_6_5_lcssa174_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%conv_i_i285_6_6_lcssa176_load = load i16 %conv_i_i285_6_6_lcssa176"   --->   Operation 240 'load' 'conv_i_i285_6_6_lcssa176_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%p_mid1525 = or i6 %indvars_iv_next209, i6 1" [conv_7x7.cpp:32]   --->   Operation 241 'or' 'p_mid1525' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1116_30 = zext i6 %p_mid1525"   --->   Operation 242 'zext' 'zext_ln1116_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (3.74ns)   --->   "%mul_ln1116_8 = mul i12 %zext_ln1116_30, i12 46"   --->   Operation 243 'mul' 'mul_ln1116_8' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (1.18ns)   --->   "%select_ln32_4 = select i1 %icmp_ln35, i6 %p_mid1525, i6 %empty" [conv_7x7.cpp:32]   --->   Operation 244 'select' 'select_ln32_4' <Predicate = (!icmp_ln32)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (1.67ns)   --->   "%add_ln1116_265 = add i13 %zext_ln1116_5, i13 2397"   --->   Operation 245 'add' 'add_ln1116_265' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (1.67ns)   --->   "%add_ln1116_286 = add i13 %zext_ln1116_5, i13 2398"   --->   Operation 246 'add' 'add_ln1116_286' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_56)   --->   "%select_ln32_64 = select i1 %icmp_ln35, i13 %add_ln1116_265, i13 %add_ln1116_126" [conv_7x7.cpp:32]   --->   Operation 247 'select' 'select_ln32_64' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_57)   --->   "%select_ln32_65 = select i1 %icmp_ln35, i13 %add_ln1116_286, i13 %add_ln1116_147" [conv_7x7.cpp:32]   --->   Operation 248 'select' 'select_ln32_65' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln1116_58 = zext i6 %p_mid1202"   --->   Operation 249 'zext' 'zext_ln1116_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (1.67ns)   --->   "%add_ln1116_412 = add i13 %add_ln1116_161, i13 %zext_ln1116_58"   --->   Operation 250 'add' 'add_ln1116_412' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1116_60 = zext i6 %p_mid1204"   --->   Operation 251 'zext' 'zext_ln1116_60' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (1.67ns)   --->   "%add_ln1116_433 = add i13 %add_ln1116_161, i13 %zext_ln1116_60"   --->   Operation 252 'add' 'add_ln1116_433' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/2] (3.25ns)   --->   "%X_buf_load_3 = load i13 %X_buf_addr_3" [conv_7x7.cpp:35]   --->   Operation 253 'load' 'X_buf_load_3' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_8 : Operation 254 [1/2] (3.25ns)   --->   "%X_buf_load_4 = load i13 %X_buf_addr_4" [conv_7x7.cpp:35]   --->   Operation 254 'load' 'X_buf_load_4' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i16 %X_buf_load_5" [conv_7x7.cpp:35]   --->   Operation 255 'sext' 'sext_ln35_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i16 %X_buf_load_6" [conv_7x7.cpp:35]   --->   Operation 256 'sext' 'sext_ln35_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_56 = select i1 %and_ln32, i13 %add_ln1116_412, i13 %select_ln32_64" [conv_7x7.cpp:35]   --->   Operation 257 'select' 'select_ln35_56' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln1116_116 = zext i13 %select_ln35_56"   --->   Operation 258 'zext' 'zext_ln1116_116' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%X_buf_addr_54 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_116"   --->   Operation 259 'getelementptr' 'X_buf_addr_54' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 260 [2/2] (3.25ns)   --->   "%X_buf_load_54 = load i13 %X_buf_addr_54" [conv_7x7.cpp:35]   --->   Operation 260 'load' 'X_buf_load_54' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_8 : Operation 261 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_57 = select i1 %and_ln32, i13 %add_ln1116_433, i13 %select_ln32_65" [conv_7x7.cpp:35]   --->   Operation 261 'select' 'select_ln35_57' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1116_117 = zext i13 %select_ln35_57"   --->   Operation 262 'zext' 'zext_ln1116_117' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%X_buf_addr_55 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_117"   --->   Operation 263 'getelementptr' 'X_buf_addr_55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 264 [2/2] (3.25ns)   --->   "%X_buf_load_55 = load i13 %X_buf_addr_55" [conv_7x7.cpp:35]   --->   Operation 264 'load' 'X_buf_load_55' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_8 : Operation 265 [1/1] (1.73ns)   --->   "%add_ln1118_2 = add i10 %trunc_ln1118, i10 3"   --->   Operation 265 'add' 'add_ln1118_2' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i10 %add_ln1118_2"   --->   Operation 266 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%W_buf_addr_3 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_3"   --->   Operation 267 'getelementptr' 'W_buf_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (1.73ns)   --->   "%add_ln1118_3 = add i10 %trunc_ln1118, i10 4"   --->   Operation 268 'add' 'add_ln1118_3' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i10 %add_ln1118_3"   --->   Operation 269 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%W_buf_addr_4 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_4"   --->   Operation 270 'getelementptr' 'W_buf_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 271 [1/2] (3.25ns)   --->   "%W_buf_load_1 = load i10 %W_buf_addr_1"   --->   Operation 271 'load' 'W_buf_load_1' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 272 [1/2] (3.25ns)   --->   "%W_buf_load_2 = load i10 %W_buf_addr_2"   --->   Operation 272 'load' 'W_buf_load_2' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 273 [2/2] (3.25ns)   --->   "%W_buf_load_3 = load i10 %W_buf_addr_3"   --->   Operation 273 'load' 'W_buf_load_3' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 274 [2/2] (3.25ns)   --->   "%W_buf_load_4 = load i10 %W_buf_addr_4"   --->   Operation 274 'load' 'W_buf_load_4' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i16 %W_buf_load_5"   --->   Operation 275 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_4 = mul i29 %sext_ln1192_4, i29 %sext_ln35_5"   --->   Operation 276 'mul' 'mul_ln1192_4' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %conv_i_i285_6_5_lcssa174_load, i13 0"   --->   Operation 277 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i29 %shl_ln728_4, i29 %mul_ln1192_4"   --->   Operation 278 'add' 'add_ln1192_4' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_4, i32 13, i32 28"   --->   Operation 279 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i16 %W_buf_load_6"   --->   Operation 280 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1192_5 = mul i29 %sext_ln1192_5, i29 %sext_ln35_6"   --->   Operation 281 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln728_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %conv_i_i285_6_6_lcssa176_load, i13 0"   --->   Operation 282 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i29 %shl_ln728_5, i29 %mul_ln1192_5"   --->   Operation 283 'add' 'add_ln1192_5' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_5, i32 13, i32 28"   --->   Operation 284 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1116_16 = zext i6 %empty_45"   --->   Operation 285 'zext' 'zext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (1.67ns)   --->   "%add_ln1116_42 = add i13 %add_ln1116, i13 %zext_ln1116_16"   --->   Operation 286 'add' 'add_ln1116_42' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1116_18 = zext i6 %indvars_iv_next199"   --->   Operation 287 'zext' 'zext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (1.67ns)   --->   "%add_ln1116_63 = add i13 %add_ln1116, i13 %zext_ln1116_18"   --->   Operation 288 'add' 'add_ln1116_63' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%conv_i_i285_6_1_lcssa166_load = load i16 %conv_i_i285_6_1_lcssa166"   --->   Operation 289 'load' 'conv_i_i285_6_1_lcssa166_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%conv_i_i285_6_2_lcssa168_load = load i16 %conv_i_i285_6_2_lcssa168"   --->   Operation 290 'load' 'conv_i_i285_6_2_lcssa168_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1116_32 = zext i6 %select_ln32_4"   --->   Operation 291 'zext' 'zext_ln1116_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (3.74ns)   --->   "%mul_ln1116_9 = mul i12 %zext_ln1116_32, i12 46"   --->   Operation 292 'mul' 'mul_ln1116_9' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (1.67ns)   --->   "%add_ln1116_181 = add i13 %zext_ln1116_5, i13 2393"   --->   Operation 293 'add' 'add_ln1116_181' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (1.67ns)   --->   "%add_ln1116_202 = add i13 %zext_ln1116_5, i13 2394"   --->   Operation 294 'add' 'add_ln1116_202' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_52)   --->   "%select_ln32_60 = select i1 %icmp_ln35, i13 %add_ln1116_181, i13 %add_ln1116_42" [conv_7x7.cpp:32]   --->   Operation 295 'select' 'select_ln32_60' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_53)   --->   "%select_ln32_61 = select i1 %icmp_ln35, i13 %add_ln1116_202, i13 %add_ln1116_63" [conv_7x7.cpp:32]   --->   Operation 296 'select' 'select_ln32_61' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln1116_50 = zext i6 %p_mid1"   --->   Operation 297 'zext' 'zext_ln1116_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (1.67ns)   --->   "%add_ln1116_328 = add i13 %add_ln1116_161, i13 %zext_ln1116_50"   --->   Operation 298 'add' 'add_ln1116_328' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1116_52 = zext i6 %indvars_iv_next199_mid1"   --->   Operation 299 'zext' 'zext_ln1116_52' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (1.67ns)   --->   "%add_ln1116_349 = add i13 %add_ln1116_161, i13 %zext_ln1116_52"   --->   Operation 300 'add' 'add_ln1116_349' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i16 %X_buf_load_1" [conv_7x7.cpp:35]   --->   Operation 301 'sext' 'sext_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i16 %X_buf_load_2" [conv_7x7.cpp:35]   --->   Operation 302 'sext' 'sext_ln35_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_52 = select i1 %and_ln32, i13 %add_ln1116_328, i13 %select_ln32_60" [conv_7x7.cpp:35]   --->   Operation 303 'select' 'select_ln35_52' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1116_112 = zext i13 %select_ln35_52"   --->   Operation 304 'zext' 'zext_ln1116_112' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%X_buf_addr_50 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_112"   --->   Operation 305 'getelementptr' 'X_buf_addr_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 306 [2/2] (3.25ns)   --->   "%X_buf_load_50 = load i13 %X_buf_addr_50" [conv_7x7.cpp:35]   --->   Operation 306 'load' 'X_buf_load_50' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_9 : Operation 307 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_53 = select i1 %and_ln32, i13 %add_ln1116_349, i13 %select_ln32_61" [conv_7x7.cpp:35]   --->   Operation 307 'select' 'select_ln35_53' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln1116_113 = zext i13 %select_ln35_53"   --->   Operation 308 'zext' 'zext_ln1116_113' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%X_buf_addr_51 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_113"   --->   Operation 309 'getelementptr' 'X_buf_addr_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 310 [2/2] (3.25ns)   --->   "%X_buf_load_51 = load i13 %X_buf_addr_51" [conv_7x7.cpp:35]   --->   Operation 310 'load' 'X_buf_load_51' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_9 : Operation 311 [1/2] (3.25ns)   --->   "%X_buf_load_54 = load i13 %X_buf_addr_54" [conv_7x7.cpp:35]   --->   Operation 311 'load' 'X_buf_load_54' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_9 : Operation 312 [1/2] (3.25ns)   --->   "%X_buf_load_55 = load i13 %X_buf_addr_55" [conv_7x7.cpp:35]   --->   Operation 312 'load' 'X_buf_load_55' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_9 : Operation 313 [1/1] (1.73ns)   --->   "%add_ln1118_11 = add i10 %trunc_ln1118, i10 12"   --->   Operation 313 'add' 'add_ln1118_11' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i10 %add_ln1118_11"   --->   Operation 314 'zext' 'zext_ln1118_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%W_buf_addr_12 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_12"   --->   Operation 315 'getelementptr' 'W_buf_addr_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (1.73ns)   --->   "%add_ln1118_12 = add i10 %trunc_ln1118, i10 13"   --->   Operation 316 'add' 'add_ln1118_12' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i10 %add_ln1118_12"   --->   Operation 317 'zext' 'zext_ln1118_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%W_buf_addr_13 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_13"   --->   Operation 318 'getelementptr' 'W_buf_addr_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %W_buf_load_1"   --->   Operation 319 'sext' 'sext_ln1192' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i29 %sext_ln1192, i29 %sext_ln35_1"   --->   Operation 320 'mul' 'mul_ln1192' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %conv_i_i285_6_1_lcssa166_load, i13 0"   --->   Operation 321 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i29 %shl_ln, i29 %mul_ln1192"   --->   Operation 322 'add' 'add_ln1192' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192, i32 13, i32 28"   --->   Operation 323 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %W_buf_load_2"   --->   Operation 324 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i29 %sext_ln1192_1, i29 %sext_ln35_2"   --->   Operation 325 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %conv_i_i285_6_2_lcssa168_load, i13 0"   --->   Operation 326 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i29 %shl_ln728_1, i29 %mul_ln1192_1"   --->   Operation 327 'add' 'add_ln1192_1' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_1, i32 13, i32 28"   --->   Operation 328 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 329 [1/2] (3.25ns)   --->   "%W_buf_load_3 = load i10 %W_buf_addr_3"   --->   Operation 329 'load' 'W_buf_load_3' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 330 [1/2] (3.25ns)   --->   "%W_buf_load_4 = load i10 %W_buf_addr_4"   --->   Operation 330 'load' 'W_buf_load_4' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 331 [2/2] (3.25ns)   --->   "%W_buf_load_12 = load i10 %W_buf_addr_12"   --->   Operation 331 'load' 'W_buf_load_12' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_9 : Operation 332 [2/2] (3.25ns)   --->   "%W_buf_load_13 = load i10 %W_buf_addr_13"   --->   Operation 332 'load' 'W_buf_load_13' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 333 [1/1] (1.54ns)   --->   "%add_ln1116_120 = add i12 %mul_ln1116_1, i12 %zext_ln1116_25"   --->   Operation 333 'add' 'add_ln1116_120' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/1] (1.54ns)   --->   "%add_ln1116_141 = add i12 %mul_ln1116_1, i12 %zext_ln1116_27"   --->   Operation 334 'add' 'add_ln1116_141' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%conv_i_i285_6_3_lcssa170_load = load i16 %conv_i_i285_6_3_lcssa170"   --->   Operation 335 'load' 'conv_i_i285_6_3_lcssa170_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%conv_i_i285_6_4_lcssa172_load = load i16 %conv_i_i285_6_4_lcssa172"   --->   Operation 336 'load' 'conv_i_i285_6_4_lcssa172_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (1.18ns)   --->   "%select_ln32_5 = select i1 %icmp_ln35, i6 %empty_42, i6 %indvars_iv_next209" [conv_7x7.cpp:32]   --->   Operation 337 'select' 'select_ln32_5' <Predicate = (!icmp_ln32)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln1116_34 = zext i6 %select_ln32_5"   --->   Operation 338 'zext' 'zext_ln1116_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (3.74ns)   --->   "%mul_ln1116_10 = mul i12 %zext_ln1116_34, i12 46"   --->   Operation 339 'mul' 'mul_ln1116_10' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [1/1] (1.54ns)   --->   "%add_ln1116_259 = add i12 %mul_ln1116_8, i12 5"   --->   Operation 340 'add' 'add_ln1116_259' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 341 [1/1] (1.54ns)   --->   "%add_ln1116_280 = add i12 %mul_ln1116_8, i12 6"   --->   Operation 341 'add' 'add_ln1116_280' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_14)   --->   "%select_ln32_22 = select i1 %icmp_ln35, i12 %add_ln1116_259, i12 %add_ln1116_120" [conv_7x7.cpp:32]   --->   Operation 342 'select' 'select_ln32_22' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_15)   --->   "%select_ln32_23 = select i1 %icmp_ln35, i12 %add_ln1116_280, i12 %add_ln1116_141" [conv_7x7.cpp:32]   --->   Operation 343 'select' 'select_ln32_23' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 344 [1/1] (1.54ns)   --->   "%add_ln1116_406 = add i12 %mul_ln1116_9, i12 %zext_ln1116_59"   --->   Operation 344 'add' 'add_ln1116_406' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 345 [1/1] (1.54ns)   --->   "%add_ln1116_427 = add i12 %mul_ln1116_9, i12 %zext_ln1116_61"   --->   Operation 345 'add' 'add_ln1116_427' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i16 %X_buf_load_3" [conv_7x7.cpp:35]   --->   Operation 346 'sext' 'sext_ln35_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i16 %X_buf_load_4" [conv_7x7.cpp:35]   --->   Operation 347 'sext' 'sext_ln35_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_14 = select i1 %and_ln32, i12 %add_ln1116_406, i12 %select_ln32_22" [conv_7x7.cpp:35]   --->   Operation 348 'select' 'select_ln35_14' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1116_74 = zext i12 %select_ln35_14"   --->   Operation 349 'zext' 'zext_ln1116_74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%X_buf_addr_12 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_74"   --->   Operation 350 'getelementptr' 'X_buf_addr_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 351 [2/2] (3.25ns)   --->   "%X_buf_load_12 = load i13 %X_buf_addr_12" [conv_7x7.cpp:35]   --->   Operation 351 'load' 'X_buf_load_12' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_10 : Operation 352 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_15 = select i1 %and_ln32, i12 %add_ln1116_427, i12 %select_ln32_23" [conv_7x7.cpp:35]   --->   Operation 352 'select' 'select_ln35_15' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln1116_75 = zext i12 %select_ln35_15"   --->   Operation 353 'zext' 'zext_ln1116_75' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%X_buf_addr_13 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_75"   --->   Operation 354 'getelementptr' 'X_buf_addr_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 355 [2/2] (3.25ns)   --->   "%X_buf_load_13 = load i13 %X_buf_addr_13" [conv_7x7.cpp:35]   --->   Operation 355 'load' 'X_buf_load_13' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_10 : Operation 356 [1/2] (3.25ns)   --->   "%X_buf_load_50 = load i13 %X_buf_addr_50" [conv_7x7.cpp:35]   --->   Operation 356 'load' 'X_buf_load_50' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_10 : Operation 357 [1/2] (3.25ns)   --->   "%X_buf_load_51 = load i13 %X_buf_addr_51" [conv_7x7.cpp:35]   --->   Operation 357 'load' 'X_buf_load_51' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_10 : Operation 358 [1/1] (1.73ns)   --->   "%add_ln1118_18 = add i10 %trunc_ln1118, i10 19"   --->   Operation 358 'add' 'add_ln1118_18' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1118_19 = zext i10 %add_ln1118_18"   --->   Operation 359 'zext' 'zext_ln1118_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%W_buf_addr_19 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_19"   --->   Operation 360 'getelementptr' 'W_buf_addr_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (1.73ns)   --->   "%add_ln1118_19 = add i10 %trunc_ln1118, i10 20"   --->   Operation 361 'add' 'add_ln1118_19' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1118_20 = zext i10 %add_ln1118_19"   --->   Operation 362 'zext' 'zext_ln1118_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%W_buf_addr_20 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_20"   --->   Operation 363 'getelementptr' 'W_buf_addr_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %W_buf_load_3"   --->   Operation 364 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i29 %sext_ln1192_2, i29 %sext_ln35_3"   --->   Operation 365 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %conv_i_i285_6_3_lcssa170_load, i13 0"   --->   Operation 366 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i29 %shl_ln728_2, i29 %mul_ln1192_2"   --->   Operation 367 'add' 'add_ln1192_2' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_2, i32 13, i32 28"   --->   Operation 368 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i16 %W_buf_load_4"   --->   Operation 369 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i29 %sext_ln1192_3, i29 %sext_ln35_4"   --->   Operation 370 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %conv_i_i285_6_4_lcssa172_load, i13 0"   --->   Operation 371 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i29 %shl_ln728_3, i29 %mul_ln1192_3"   --->   Operation 372 'add' 'add_ln1192_3' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_3, i32 13, i32 28"   --->   Operation 373 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 374 [1/2] (3.25ns)   --->   "%W_buf_load_12 = load i10 %W_buf_addr_12"   --->   Operation 374 'load' 'W_buf_load_12' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 375 [1/2] (3.25ns)   --->   "%W_buf_load_13 = load i10 %W_buf_addr_13"   --->   Operation 375 'load' 'W_buf_load_13' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 376 [2/2] (3.25ns)   --->   "%W_buf_load_19 = load i10 %W_buf_addr_19"   --->   Operation 376 'load' 'W_buf_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_10 : Operation 377 [2/2] (3.25ns)   --->   "%W_buf_load_20 = load i10 %W_buf_addr_20"   --->   Operation 377 'load' 'W_buf_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%oh = phi i5 0, void, i5 %select_ln32_3, void %.split5" [conv_7x7.cpp:32]   --->   Operation 378 'phi' 'oh' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%ow = phi i5 0, void, i5 %select_ln35_1, void %.split5" [conv_7x7.cpp:35]   --->   Operation 379 'phi' 'ow' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_11 : Operation 380 [1/1] (1.82ns)   --->   "%empty_41 = add i6 %h, i6 3" [conv_7x7.cpp:32]   --->   Operation 380 'add' 'empty_41' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i6 %empty_41"   --->   Operation 381 'zext' 'zext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (3.74ns)   --->   "%mul_ln1116_3 = mul i12 %zext_ln1116_6, i12 46"   --->   Operation 382 'mul' 'mul_ln1116_3' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 383 [1/1] (1.54ns)   --->   "%add_ln1116_121 = add i12 %mul_ln1116_2, i12 %zext_ln1116_25"   --->   Operation 383 'add' 'add_ln1116_121' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 384 [1/1] (1.54ns)   --->   "%add_ln1116_142 = add i12 %mul_ln1116_2, i12 %zext_ln1116_27"   --->   Operation 384 'add' 'add_ln1116_142' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [1/1] (1.78ns)   --->   "%add_ln32 = add i5 %oh, i5 1" [conv_7x7.cpp:32]   --->   Operation 385 'add' 'add_ln32' <Predicate = (!icmp_ln32 & icmp_ln35)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 386 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln35, i5 0, i5 %ow" [conv_7x7.cpp:32]   --->   Operation 386 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 387 [1/1] (1.21ns)   --->   "%select_ln32_3 = select i1 %icmp_ln35, i5 %add_ln32, i5 %oh" [conv_7x7.cpp:32]   --->   Operation 387 'select' 'select_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%select_ln32_3_cast = zext i5 %select_ln32_3" [conv_7x7.cpp:32]   --->   Operation 388 'zext' 'select_ln32_3_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (1.54ns)   --->   "%add_ln1116_260 = add i12 %mul_ln1116_4, i12 5"   --->   Operation 389 'add' 'add_ln1116_260' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [1/1] (1.54ns)   --->   "%add_ln1116_281 = add i12 %mul_ln1116_4, i12 6"   --->   Operation 390 'add' 'add_ln1116_281' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_21)   --->   "%select_ln32_29 = select i1 %icmp_ln35, i12 %add_ln1116_260, i12 %add_ln1116_121" [conv_7x7.cpp:32]   --->   Operation 391 'select' 'select_ln32_29' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_22)   --->   "%select_ln32_30 = select i1 %icmp_ln35, i12 %add_ln1116_281, i12 %add_ln1116_142" [conv_7x7.cpp:32]   --->   Operation 392 'select' 'select_ln32_30' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (1.54ns)   --->   "%add_ln1116_407 = add i12 %mul_ln1116_10, i12 %zext_ln1116_59"   --->   Operation 393 'add' 'add_ln1116_407' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 394 [1/1] (1.54ns)   --->   "%add_ln1116_428 = add i12 %mul_ln1116_10, i12 %zext_ln1116_61"   --->   Operation 394 'add' 'add_ln1116_428' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 395 [1/2] (3.25ns)   --->   "%X_buf_load_12 = load i13 %X_buf_addr_12" [conv_7x7.cpp:35]   --->   Operation 395 'load' 'X_buf_load_12' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_11 : Operation 396 [1/2] (3.25ns)   --->   "%X_buf_load_13 = load i13 %X_buf_addr_13" [conv_7x7.cpp:35]   --->   Operation 396 'load' 'X_buf_load_13' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_11 : Operation 397 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_21 = select i1 %and_ln32, i12 %add_ln1116_407, i12 %select_ln32_29" [conv_7x7.cpp:35]   --->   Operation 397 'select' 'select_ln35_21' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln1116_81 = zext i12 %select_ln35_21"   --->   Operation 398 'zext' 'zext_ln1116_81' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%X_buf_addr_19 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_81"   --->   Operation 399 'getelementptr' 'X_buf_addr_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 400 [2/2] (3.25ns)   --->   "%X_buf_load_19 = load i13 %X_buf_addr_19" [conv_7x7.cpp:35]   --->   Operation 400 'load' 'X_buf_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_11 : Operation 401 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_22 = select i1 %and_ln32, i12 %add_ln1116_428, i12 %select_ln32_30" [conv_7x7.cpp:35]   --->   Operation 401 'select' 'select_ln35_22' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln1116_82 = zext i12 %select_ln35_22"   --->   Operation 402 'zext' 'zext_ln1116_82' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%X_buf_addr_20 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_82"   --->   Operation 403 'getelementptr' 'X_buf_addr_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 404 [2/2] (3.25ns)   --->   "%X_buf_load_20 = load i13 %X_buf_addr_20" [conv_7x7.cpp:35]   --->   Operation 404 'load' 'X_buf_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i3 %select_ln35" [conv_7x7.cpp:42]   --->   Operation 405 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 406 [1/1] (3.36ns) (grouped into DSP with root node add_ln42)   --->   "%mul_ln42 = mul i8 %zext_ln42_1, i8 23" [conv_7x7.cpp:42]   --->   Operation 406 'mul' 'mul_ln42' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 407 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln42 = add i8 %mul_ln42, i8 %select_ln32_3_cast" [conv_7x7.cpp:42]   --->   Operation 407 'add' 'add_ln42' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i8 %add_ln42" [conv_7x7.cpp:42]   --->   Operation 408 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 409 [1/1] (1.73ns)   --->   "%add_ln1118_7 = add i10 %trunc_ln1118, i10 8"   --->   Operation 409 'add' 'add_ln1118_7' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i10 %add_ln1118_7"   --->   Operation 410 'zext' 'zext_ln1118_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%W_buf_addr_8 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_8"   --->   Operation 411 'getelementptr' 'W_buf_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 412 [1/1] (1.73ns)   --->   "%add_ln1118_8 = add i10 %trunc_ln1118, i10 9"   --->   Operation 412 'add' 'add_ln1118_8' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i10 %add_ln1118_8"   --->   Operation 413 'zext' 'zext_ln1118_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 414 [1/1] (0.00ns)   --->   "%W_buf_addr_9 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_9"   --->   Operation 414 'getelementptr' 'W_buf_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 415 [2/2] (3.25ns)   --->   "%W_buf_load_8 = load i10 %W_buf_addr_8"   --->   Operation 415 'load' 'W_buf_load_8' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 416 [2/2] (3.25ns)   --->   "%W_buf_load_9 = load i10 %W_buf_addr_9"   --->   Operation 416 'load' 'W_buf_load_9' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 417 [1/2] (3.25ns)   --->   "%W_buf_load_19 = load i10 %W_buf_addr_19"   --->   Operation 417 'load' 'W_buf_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_11 : Operation 418 [1/2] (3.25ns)   --->   "%W_buf_load_20 = load i10 %W_buf_addr_20"   --->   Operation 418 'load' 'W_buf_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 12 <SV = 11> <Delay = 6.75>
ST_12 : Operation 419 [1/1] (1.82ns)   --->   "%empty_43 = add i6 %h, i6 5" [conv_7x7.cpp:32]   --->   Operation 419 'add' 'empty_43' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i6 %empty_43"   --->   Operation 420 'zext' 'zext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 421 [1/1] (3.74ns)   --->   "%mul_ln1116_5 = mul i12 %zext_ln1116_10, i12 46"   --->   Operation 421 'mul' 'mul_ln1116_5' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 422 [1/1] (1.54ns)   --->   "%add_ln1116_36 = add i12 %mul_ln1116_1, i12 %zext_ln1116_17"   --->   Operation 422 'add' 'add_ln1116_36' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 423 [1/1] (1.54ns)   --->   "%add_ln1116_57 = add i12 %mul_ln1116_1, i12 %zext_ln1116_19"   --->   Operation 423 'add' 'add_ln1116_57' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_10)   --->   "%or_ln1116_1 = or i12 %mul_ln1116_8, i12 1"   --->   Operation 424 'or' 'or_ln1116_1' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 0.00>
ST_12 : Operation 425 [1/1] (1.54ns)   --->   "%add_ln1116_196 = add i12 %mul_ln1116_8, i12 2"   --->   Operation 425 'add' 'add_ln1116_196' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_10)   --->   "%select_ln32_18 = select i1 %icmp_ln35, i12 %or_ln1116_1, i12 %add_ln1116_36" [conv_7x7.cpp:32]   --->   Operation 426 'select' 'select_ln32_18' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_11)   --->   "%select_ln32_19 = select i1 %icmp_ln35, i12 %add_ln1116_196, i12 %add_ln1116_57" [conv_7x7.cpp:32]   --->   Operation 427 'select' 'select_ln32_19' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 428 [1/1] (1.78ns)   --->   "%add_ln35 = add i5 %select_ln32, i5 1" [conv_7x7.cpp:35]   --->   Operation 428 'add' 'add_ln35' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 429 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %and_ln32, i5 %add_ln35, i5 %select_ln32" [conv_7x7.cpp:35]   --->   Operation 429 'select' 'select_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%select_ln35_1_cast = zext i5 %select_ln35_1" [conv_7x7.cpp:35]   --->   Operation 430 'zext' 'select_ln35_1_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (1.54ns)   --->   "%add_ln1116_322 = add i12 %mul_ln1116_9, i12 %zext_ln1116_51"   --->   Operation 431 'add' 'add_ln1116_322' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 432 [1/1] (1.54ns)   --->   "%add_ln1116_343 = add i12 %mul_ln1116_9, i12 %zext_ln1116_53"   --->   Operation 432 'add' 'add_ln1116_343' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 433 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_10 = select i1 %and_ln32, i12 %add_ln1116_322, i12 %select_ln32_18" [conv_7x7.cpp:35]   --->   Operation 433 'select' 'select_ln35_10' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln1116_70 = zext i12 %select_ln35_10"   --->   Operation 434 'zext' 'zext_ln1116_70' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%X_buf_addr_8 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_70"   --->   Operation 435 'getelementptr' 'X_buf_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 436 [2/2] (3.25ns)   --->   "%X_buf_load_8 = load i13 %X_buf_addr_8" [conv_7x7.cpp:35]   --->   Operation 436 'load' 'X_buf_load_8' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_12 : Operation 437 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_11 = select i1 %and_ln32, i12 %add_ln1116_343, i12 %select_ln32_19" [conv_7x7.cpp:35]   --->   Operation 437 'select' 'select_ln35_11' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln1116_71 = zext i12 %select_ln35_11"   --->   Operation 438 'zext' 'zext_ln1116_71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 439 [1/1] (0.00ns)   --->   "%X_buf_addr_9 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_71"   --->   Operation 439 'getelementptr' 'X_buf_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 440 [2/2] (3.25ns)   --->   "%X_buf_load_9 = load i13 %X_buf_addr_9" [conv_7x7.cpp:35]   --->   Operation 440 'load' 'X_buf_load_9' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_12 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln35_12 = sext i16 %X_buf_load_12" [conv_7x7.cpp:35]   --->   Operation 441 'sext' 'sext_ln35_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln35_13 = sext i16 %X_buf_load_13" [conv_7x7.cpp:35]   --->   Operation 442 'sext' 'sext_ln35_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 443 [1/2] (3.25ns)   --->   "%X_buf_load_19 = load i13 %X_buf_addr_19" [conv_7x7.cpp:35]   --->   Operation 443 'load' 'X_buf_load_19' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_12 : Operation 444 [1/2] (3.25ns)   --->   "%X_buf_load_20 = load i13 %X_buf_addr_20" [conv_7x7.cpp:35]   --->   Operation 444 'load' 'X_buf_load_20' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_12 : Operation 445 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln42, i4 0" [conv_7x7.cpp:42]   --->   Operation 445 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 446 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln42, i2 0" [conv_7x7.cpp:42]   --->   Operation 446 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i10 %tmp" [conv_7x7.cpp:42]   --->   Operation 447 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_1 = add i11 %p_shl_cast, i11 %zext_ln42_2" [conv_7x7.cpp:42]   --->   Operation 448 'add' 'add_ln42_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 449 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln42_2 = add i11 %add_ln42_1, i11 %select_ln35_1_cast" [conv_7x7.cpp:42]   --->   Operation 449 'add' 'add_ln42_2' <Predicate = (!icmp_ln32)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 450 [1/1] (1.73ns)   --->   "%add_ln1118_9 = add i10 %trunc_ln1118, i10 10"   --->   Operation 450 'add' 'add_ln1118_9' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i10 %add_ln1118_9"   --->   Operation 451 'zext' 'zext_ln1118_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "%W_buf_addr_10 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_10"   --->   Operation 452 'getelementptr' 'W_buf_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 453 [1/1] (1.73ns)   --->   "%add_ln1118_10 = add i10 %trunc_ln1118, i10 11"   --->   Operation 453 'add' 'add_ln1118_10' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i10 %add_ln1118_10"   --->   Operation 454 'zext' 'zext_ln1118_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 455 [1/1] (0.00ns)   --->   "%W_buf_addr_11 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_11"   --->   Operation 455 'getelementptr' 'W_buf_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 456 [1/2] (3.25ns)   --->   "%W_buf_load_8 = load i10 %W_buf_addr_8"   --->   Operation 456 'load' 'W_buf_load_8' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_12 : Operation 457 [1/2] (3.25ns)   --->   "%W_buf_load_9 = load i10 %W_buf_addr_9"   --->   Operation 457 'load' 'W_buf_load_9' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_12 : Operation 458 [2/2] (3.25ns)   --->   "%W_buf_load_10 = load i10 %W_buf_addr_10"   --->   Operation 458 'load' 'W_buf_load_10' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_12 : Operation 459 [2/2] (3.25ns)   --->   "%W_buf_load_11 = load i10 %W_buf_addr_11"   --->   Operation 459 'load' 'W_buf_load_11' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i16 %W_buf_load_12"   --->   Operation 460 'sext' 'sext_ln1192_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 461 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_10)   --->   "%mul_ln1192_10 = mul i29 %sext_ln1192_10, i29 %sext_ln35_12"   --->   Operation 461 'mul' 'mul_ln1192_10' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_5, i13 0"   --->   Operation 462 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 463 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_10 = add i29 %shl_ln728_s, i29 %mul_ln1192_10"   --->   Operation 463 'add' 'add_ln1192_10' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_10, i32 13, i32 28"   --->   Operation 464 'partselect' 'trunc_ln708_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i16 %W_buf_load_13"   --->   Operation 465 'sext' 'sext_ln1192_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 466 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_11)   --->   "%mul_ln1192_11 = mul i29 %sext_ln1192_11, i29 %sext_ln35_13"   --->   Operation 466 'mul' 'mul_ln1192_11' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln728_10 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_6, i13 0"   --->   Operation 467 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 468 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i29 %shl_ln728_10, i29 %mul_ln1192_11"   --->   Operation 468 'add' 'add_ln1192_11' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_11, i32 13, i32 28"   --->   Operation 469 'partselect' 'trunc_ln708_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 470 [1/1] (1.82ns)   --->   "%empty_44 = add i6 %h, i6 6" [conv_7x7.cpp:32]   --->   Operation 470 'add' 'empty_44' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1116_12 = zext i6 %empty_44"   --->   Operation 471 'zext' 'zext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 472 [1/1] (3.74ns)   --->   "%mul_ln1116_6 = mul i12 %zext_ln1116_12, i12 46"   --->   Operation 472 'mul' 'mul_ln1116_6' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 473 [1/1] (1.54ns)   --->   "%add_ln1116_78 = add i12 %mul_ln1116_1, i12 %zext_ln1116_21"   --->   Operation 473 'add' 'add_ln1116_78' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 474 [1/1] (1.54ns)   --->   "%add_ln1116_99 = add i12 %mul_ln1116_1, i12 %zext_ln1116_23"   --->   Operation 474 'add' 'add_ln1116_99' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 475 [1/1] (1.54ns)   --->   "%add_ln1116_217 = add i12 %mul_ln1116_8, i12 3"   --->   Operation 475 'add' 'add_ln1116_217' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 476 [1/1] (1.54ns)   --->   "%add_ln1116_238 = add i12 %mul_ln1116_8, i12 4"   --->   Operation 476 'add' 'add_ln1116_238' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_12)   --->   "%select_ln32_20 = select i1 %icmp_ln35, i12 %add_ln1116_217, i12 %add_ln1116_78" [conv_7x7.cpp:32]   --->   Operation 477 'select' 'select_ln32_20' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_13)   --->   "%select_ln32_21 = select i1 %icmp_ln35, i12 %add_ln1116_238, i12 %add_ln1116_99" [conv_7x7.cpp:32]   --->   Operation 478 'select' 'select_ln32_21' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 479 [1/1] (1.54ns)   --->   "%add_ln1116_364 = add i12 %mul_ln1116_9, i12 %zext_ln1116_55"   --->   Operation 479 'add' 'add_ln1116_364' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 480 [1/1] (1.54ns)   --->   "%add_ln1116_385 = add i12 %mul_ln1116_9, i12 %zext_ln1116_57"   --->   Operation 480 'add' 'add_ln1116_385' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 481 [1/2] (3.25ns)   --->   "%X_buf_load_8 = load i13 %X_buf_addr_8" [conv_7x7.cpp:35]   --->   Operation 481 'load' 'X_buf_load_8' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_13 : Operation 482 [1/2] (3.25ns)   --->   "%X_buf_load_9 = load i13 %X_buf_addr_9" [conv_7x7.cpp:35]   --->   Operation 482 'load' 'X_buf_load_9' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_13 : Operation 483 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_12 = select i1 %and_ln32, i12 %add_ln1116_364, i12 %select_ln32_20" [conv_7x7.cpp:35]   --->   Operation 483 'select' 'select_ln35_12' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln1116_72 = zext i12 %select_ln35_12"   --->   Operation 484 'zext' 'zext_ln1116_72' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%X_buf_addr_10 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_72"   --->   Operation 485 'getelementptr' 'X_buf_addr_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 486 [2/2] (3.25ns)   --->   "%X_buf_load_10 = load i13 %X_buf_addr_10" [conv_7x7.cpp:35]   --->   Operation 486 'load' 'X_buf_load_10' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_13 : Operation 487 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_13 = select i1 %and_ln32, i12 %add_ln1116_385, i12 %select_ln32_21" [conv_7x7.cpp:35]   --->   Operation 487 'select' 'select_ln35_13' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln1116_73 = zext i12 %select_ln35_13"   --->   Operation 488 'zext' 'zext_ln1116_73' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 489 [1/1] (0.00ns)   --->   "%X_buf_addr_11 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_73"   --->   Operation 489 'getelementptr' 'X_buf_addr_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 490 [2/2] (3.25ns)   --->   "%X_buf_load_11 = load i13 %X_buf_addr_11" [conv_7x7.cpp:35]   --->   Operation 490 'load' 'X_buf_load_11' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_13 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln35_19 = sext i16 %X_buf_load_19" [conv_7x7.cpp:35]   --->   Operation 491 'sext' 'sext_ln35_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln35_20 = sext i16 %X_buf_load_20" [conv_7x7.cpp:35]   --->   Operation 492 'sext' 'sext_ln35_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 493 [1/1] (1.73ns)   --->   "%add_ln1118_14 = add i10 %trunc_ln1118, i10 15"   --->   Operation 493 'add' 'add_ln1118_14' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i10 %add_ln1118_14"   --->   Operation 494 'zext' 'zext_ln1118_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 495 [1/1] (0.00ns)   --->   "%W_buf_addr_15 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_15"   --->   Operation 495 'getelementptr' 'W_buf_addr_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 496 [1/1] (1.73ns)   --->   "%add_ln1118_15 = add i10 %trunc_ln1118, i10 16"   --->   Operation 496 'add' 'add_ln1118_15' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln1118_16 = zext i10 %add_ln1118_15"   --->   Operation 497 'zext' 'zext_ln1118_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%W_buf_addr_16 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_16"   --->   Operation 498 'getelementptr' 'W_buf_addr_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 499 [1/2] (3.25ns)   --->   "%W_buf_load_10 = load i10 %W_buf_addr_10"   --->   Operation 499 'load' 'W_buf_load_10' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_13 : Operation 500 [1/2] (3.25ns)   --->   "%W_buf_load_11 = load i10 %W_buf_addr_11"   --->   Operation 500 'load' 'W_buf_load_11' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_13 : Operation 501 [2/2] (3.25ns)   --->   "%W_buf_load_15 = load i10 %W_buf_addr_15"   --->   Operation 501 'load' 'W_buf_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_13 : Operation 502 [2/2] (3.25ns)   --->   "%W_buf_load_16 = load i10 %W_buf_addr_16"   --->   Operation 502 'load' 'W_buf_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_13 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i16 %W_buf_load_19"   --->   Operation 503 'sext' 'sext_ln1192_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 504 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_16)   --->   "%mul_ln1192_16 = mul i29 %sext_ln1192_16, i29 %sext_ln35_19"   --->   Operation 504 'mul' 'mul_ln1192_16' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 505 [1/1] (0.00ns)   --->   "%shl_ln728_15 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_11, i13 0"   --->   Operation 505 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 506 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_16 = add i29 %shl_ln728_15, i29 %mul_ln1192_16"   --->   Operation 506 'add' 'add_ln1192_16' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_16, i32 13, i32 28"   --->   Operation 507 'partselect' 'trunc_ln708_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i16 %W_buf_load_20"   --->   Operation 508 'sext' 'sext_ln1192_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 509 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_17)   --->   "%mul_ln1192_17 = mul i29 %sext_ln1192_17, i29 %sext_ln35_20"   --->   Operation 509 'mul' 'mul_ln1192_17' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 510 [1/1] (0.00ns)   --->   "%shl_ln728_16 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_12, i13 0"   --->   Operation 510 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 511 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_17 = add i29 %shl_ln728_16, i29 %mul_ln1192_17"   --->   Operation 511 'add' 'add_ln1192_17' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_17, i32 13, i32 28"   --->   Operation 512 'partselect' 'trunc_ln708_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 513 [1/1] (1.54ns)   --->   "%add_ln1116_37 = add i12 %mul_ln1116_2, i12 %zext_ln1116_17"   --->   Operation 513 'add' 'add_ln1116_37' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 514 [1/1] (1.54ns)   --->   "%add_ln1116_58 = add i12 %mul_ln1116_2, i12 %zext_ln1116_19"   --->   Operation 514 'add' 'add_ln1116_58' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 515 [1/1] (1.18ns)   --->   "%select_ln32_6 = select i1 %icmp_ln35, i6 %empty_43, i6 %empty_41" [conv_7x7.cpp:32]   --->   Operation 515 'select' 'select_ln32_6' <Predicate = (!icmp_ln32)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln1116_36 = zext i6 %select_ln32_6"   --->   Operation 516 'zext' 'zext_ln1116_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 517 [1/1] (3.74ns)   --->   "%mul_ln1116_11 = mul i12 %zext_ln1116_36, i12 46"   --->   Operation 517 'mul' 'mul_ln1116_11' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_17)   --->   "%or_ln1116_2 = or i12 %mul_ln1116_4, i12 1"   --->   Operation 518 'or' 'or_ln1116_2' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 0.00>
ST_14 : Operation 519 [1/1] (1.54ns)   --->   "%add_ln1116_197 = add i12 %mul_ln1116_4, i12 2"   --->   Operation 519 'add' 'add_ln1116_197' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_17)   --->   "%select_ln32_25 = select i1 %icmp_ln35, i12 %or_ln1116_2, i12 %add_ln1116_37" [conv_7x7.cpp:32]   --->   Operation 520 'select' 'select_ln32_25' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_18)   --->   "%select_ln32_26 = select i1 %icmp_ln35, i12 %add_ln1116_197, i12 %add_ln1116_58" [conv_7x7.cpp:32]   --->   Operation 521 'select' 'select_ln32_26' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 522 [1/1] (1.54ns)   --->   "%add_ln1116_323 = add i12 %mul_ln1116_10, i12 %zext_ln1116_51"   --->   Operation 522 'add' 'add_ln1116_323' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 523 [1/1] (1.54ns)   --->   "%add_ln1116_344 = add i12 %mul_ln1116_10, i12 %zext_ln1116_53"   --->   Operation 523 'add' 'add_ln1116_344' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln35_8 = sext i16 %X_buf_load_8" [conv_7x7.cpp:35]   --->   Operation 524 'sext' 'sext_ln35_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln35_9 = sext i16 %X_buf_load_9" [conv_7x7.cpp:35]   --->   Operation 525 'sext' 'sext_ln35_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 526 [1/2] (3.25ns)   --->   "%X_buf_load_10 = load i13 %X_buf_addr_10" [conv_7x7.cpp:35]   --->   Operation 526 'load' 'X_buf_load_10' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_14 : Operation 527 [1/2] (3.25ns)   --->   "%X_buf_load_11 = load i13 %X_buf_addr_11" [conv_7x7.cpp:35]   --->   Operation 527 'load' 'X_buf_load_11' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_14 : Operation 528 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_17 = select i1 %and_ln32, i12 %add_ln1116_323, i12 %select_ln32_25" [conv_7x7.cpp:35]   --->   Operation 528 'select' 'select_ln35_17' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln1116_77 = zext i12 %select_ln35_17"   --->   Operation 529 'zext' 'zext_ln1116_77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 530 [1/1] (0.00ns)   --->   "%X_buf_addr_15 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_77"   --->   Operation 530 'getelementptr' 'X_buf_addr_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 531 [2/2] (3.25ns)   --->   "%X_buf_load_15 = load i13 %X_buf_addr_15" [conv_7x7.cpp:35]   --->   Operation 531 'load' 'X_buf_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_14 : Operation 532 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_18 = select i1 %and_ln32, i12 %add_ln1116_344, i12 %select_ln32_26" [conv_7x7.cpp:35]   --->   Operation 532 'select' 'select_ln35_18' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1116_78 = zext i12 %select_ln35_18"   --->   Operation 533 'zext' 'zext_ln1116_78' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 534 [1/1] (0.00ns)   --->   "%X_buf_addr_16 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_78"   --->   Operation 534 'getelementptr' 'X_buf_addr_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 535 [2/2] (3.25ns)   --->   "%X_buf_load_16 = load i13 %X_buf_addr_16" [conv_7x7.cpp:35]   --->   Operation 535 'load' 'X_buf_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_14 : Operation 536 [1/1] (1.73ns)   --->   "%add_ln1118_16 = add i10 %trunc_ln1118, i10 17"   --->   Operation 536 'add' 'add_ln1118_16' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln1118_17 = zext i10 %add_ln1118_16"   --->   Operation 537 'zext' 'zext_ln1118_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 538 [1/1] (0.00ns)   --->   "%W_buf_addr_17 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_17"   --->   Operation 538 'getelementptr' 'W_buf_addr_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 539 [1/1] (1.73ns)   --->   "%add_ln1118_17 = add i10 %trunc_ln1118, i10 18"   --->   Operation 539 'add' 'add_ln1118_17' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln1118_18 = zext i10 %add_ln1118_17"   --->   Operation 540 'zext' 'zext_ln1118_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 541 [1/1] (0.00ns)   --->   "%W_buf_addr_18 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_18"   --->   Operation 541 'getelementptr' 'W_buf_addr_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i16 %W_buf_load_8"   --->   Operation 542 'sext' 'sext_ln1192_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 543 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1192_6 = mul i29 %sext_ln1192_6, i29 %sext_ln35_8"   --->   Operation 543 'mul' 'mul_ln1192_6' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln728_6 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_1, i13 0"   --->   Operation 544 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 545 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i29 %shl_ln728_6, i29 %mul_ln1192_6"   --->   Operation 545 'add' 'add_ln1192_6' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_6, i32 13, i32 28"   --->   Operation 546 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i16 %W_buf_load_9"   --->   Operation 547 'sext' 'sext_ln1192_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 548 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1192_7 = mul i29 %sext_ln1192_7, i29 %sext_ln35_9"   --->   Operation 548 'mul' 'mul_ln1192_7' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 549 [1/1] (0.00ns)   --->   "%shl_ln728_7 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_2, i13 0"   --->   Operation 549 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 550 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i29 %shl_ln728_7, i29 %mul_ln1192_7"   --->   Operation 550 'add' 'add_ln1192_7' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_7, i32 13, i32 28"   --->   Operation 551 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 552 [1/2] (3.25ns)   --->   "%W_buf_load_15 = load i10 %W_buf_addr_15"   --->   Operation 552 'load' 'W_buf_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_14 : Operation 553 [1/2] (3.25ns)   --->   "%W_buf_load_16 = load i10 %W_buf_addr_16"   --->   Operation 553 'load' 'W_buf_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_14 : Operation 554 [2/2] (3.25ns)   --->   "%W_buf_load_17 = load i10 %W_buf_addr_17"   --->   Operation 554 'load' 'W_buf_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_14 : Operation 555 [2/2] (3.25ns)   --->   "%W_buf_load_18 = load i10 %W_buf_addr_18"   --->   Operation 555 'load' 'W_buf_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 556 [1/1] (1.54ns)   --->   "%add_ln1116_79 = add i12 %mul_ln1116_2, i12 %zext_ln1116_21"   --->   Operation 556 'add' 'add_ln1116_79' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 557 [1/1] (1.54ns)   --->   "%add_ln1116_100 = add i12 %mul_ln1116_2, i12 %zext_ln1116_23"   --->   Operation 557 'add' 'add_ln1116_100' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 558 [1/1] (1.18ns)   --->   "%select_ln32_7 = select i1 %icmp_ln35, i6 %empty_44, i6 %empty_42" [conv_7x7.cpp:32]   --->   Operation 558 'select' 'select_ln32_7' <Predicate = (!icmp_ln32)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln1116_38 = zext i6 %select_ln32_7"   --->   Operation 559 'zext' 'zext_ln1116_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 560 [1/1] (3.74ns)   --->   "%mul_ln1116_12 = mul i12 %zext_ln1116_38, i12 46"   --->   Operation 560 'mul' 'mul_ln1116_12' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 561 [1/1] (1.54ns)   --->   "%add_ln1116_218 = add i12 %mul_ln1116_4, i12 3"   --->   Operation 561 'add' 'add_ln1116_218' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 562 [1/1] (1.54ns)   --->   "%add_ln1116_239 = add i12 %mul_ln1116_4, i12 4"   --->   Operation 562 'add' 'add_ln1116_239' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_19)   --->   "%select_ln32_27 = select i1 %icmp_ln35, i12 %add_ln1116_218, i12 %add_ln1116_79" [conv_7x7.cpp:32]   --->   Operation 563 'select' 'select_ln32_27' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_20)   --->   "%select_ln32_28 = select i1 %icmp_ln35, i12 %add_ln1116_239, i12 %add_ln1116_100" [conv_7x7.cpp:32]   --->   Operation 564 'select' 'select_ln32_28' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 565 [1/1] (1.54ns)   --->   "%add_ln1116_365 = add i12 %mul_ln1116_10, i12 %zext_ln1116_55"   --->   Operation 565 'add' 'add_ln1116_365' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 566 [1/1] (1.54ns)   --->   "%add_ln1116_386 = add i12 %mul_ln1116_10, i12 %zext_ln1116_57"   --->   Operation 566 'add' 'add_ln1116_386' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln35_10 = sext i16 %X_buf_load_10" [conv_7x7.cpp:35]   --->   Operation 567 'sext' 'sext_ln35_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln35_11 = sext i16 %X_buf_load_11" [conv_7x7.cpp:35]   --->   Operation 568 'sext' 'sext_ln35_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 569 [1/2] (3.25ns)   --->   "%X_buf_load_15 = load i13 %X_buf_addr_15" [conv_7x7.cpp:35]   --->   Operation 569 'load' 'X_buf_load_15' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_15 : Operation 570 [1/2] (3.25ns)   --->   "%X_buf_load_16 = load i13 %X_buf_addr_16" [conv_7x7.cpp:35]   --->   Operation 570 'load' 'X_buf_load_16' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_15 : Operation 571 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_19 = select i1 %and_ln32, i12 %add_ln1116_365, i12 %select_ln32_27" [conv_7x7.cpp:35]   --->   Operation 571 'select' 'select_ln35_19' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln1116_79 = zext i12 %select_ln35_19"   --->   Operation 572 'zext' 'zext_ln1116_79' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 573 [1/1] (0.00ns)   --->   "%X_buf_addr_17 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_79"   --->   Operation 573 'getelementptr' 'X_buf_addr_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 574 [2/2] (3.25ns)   --->   "%X_buf_load_17 = load i13 %X_buf_addr_17" [conv_7x7.cpp:35]   --->   Operation 574 'load' 'X_buf_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_15 : Operation 575 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_20 = select i1 %and_ln32, i12 %add_ln1116_386, i12 %select_ln32_28" [conv_7x7.cpp:35]   --->   Operation 575 'select' 'select_ln35_20' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln1116_80 = zext i12 %select_ln35_20"   --->   Operation 576 'zext' 'zext_ln1116_80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 577 [1/1] (0.00ns)   --->   "%X_buf_addr_18 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_80"   --->   Operation 577 'getelementptr' 'X_buf_addr_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 578 [2/2] (3.25ns)   --->   "%X_buf_load_18 = load i13 %X_buf_addr_18" [conv_7x7.cpp:35]   --->   Operation 578 'load' 'X_buf_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_15 : Operation 579 [1/1] (1.73ns)   --->   "%add_ln1118_25 = add i10 %trunc_ln1118, i10 26"   --->   Operation 579 'add' 'add_ln1118_25' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln1118_26 = zext i10 %add_ln1118_25"   --->   Operation 580 'zext' 'zext_ln1118_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 581 [1/1] (0.00ns)   --->   "%W_buf_addr_26 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_26"   --->   Operation 581 'getelementptr' 'W_buf_addr_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 582 [1/1] (1.73ns)   --->   "%add_ln1118_26 = add i10 %trunc_ln1118, i10 27"   --->   Operation 582 'add' 'add_ln1118_26' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1118_27 = zext i10 %add_ln1118_26"   --->   Operation 583 'zext' 'zext_ln1118_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 584 [1/1] (0.00ns)   --->   "%W_buf_addr_27 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_27"   --->   Operation 584 'getelementptr' 'W_buf_addr_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i16 %W_buf_load_10"   --->   Operation 585 'sext' 'sext_ln1192_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 586 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1192_8 = mul i29 %sext_ln1192_8, i29 %sext_ln35_10"   --->   Operation 586 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 587 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_3, i13 0"   --->   Operation 587 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 588 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i29 %shl_ln728_8, i29 %mul_ln1192_8"   --->   Operation 588 'add' 'add_ln1192_8' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_8, i32 13, i32 28"   --->   Operation 589 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i16 %W_buf_load_11"   --->   Operation 590 'sext' 'sext_ln1192_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 591 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1192_9 = mul i29 %sext_ln1192_9, i29 %sext_ln35_11"   --->   Operation 591 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln728_9 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_4, i13 0"   --->   Operation 592 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 593 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i29 %shl_ln728_9, i29 %mul_ln1192_9"   --->   Operation 593 'add' 'add_ln1192_9' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_9, i32 13, i32 28"   --->   Operation 594 'partselect' 'trunc_ln708_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 595 [1/2] (3.25ns)   --->   "%W_buf_load_17 = load i10 %W_buf_addr_17"   --->   Operation 595 'load' 'W_buf_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_15 : Operation 596 [1/2] (3.25ns)   --->   "%W_buf_load_18 = load i10 %W_buf_addr_18"   --->   Operation 596 'load' 'W_buf_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_15 : Operation 597 [2/2] (3.25ns)   --->   "%W_buf_load_26 = load i10 %W_buf_addr_26"   --->   Operation 597 'load' 'W_buf_load_26' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_15 : Operation 598 [2/2] (3.25ns)   --->   "%W_buf_load_27 = load i10 %W_buf_addr_27"   --->   Operation 598 'load' 'W_buf_load_27' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_15 : Operation 599 [1/1] (2.07ns)   --->   "%add_ln703_1 = add i16 %trunc_ln708_2, i16 %trunc_ln708_3"   --->   Operation 599 'add' 'add_ln703_1' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.38>
ST_16 : Operation 600 [1/1] (1.54ns)   --->   "%add_ln1116_122 = add i12 %mul_ln1116_3, i12 %zext_ln1116_25"   --->   Operation 600 'add' 'add_ln1116_122' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 601 [1/1] (1.54ns)   --->   "%add_ln1116_143 = add i12 %mul_ln1116_3, i12 %zext_ln1116_27"   --->   Operation 601 'add' 'add_ln1116_143' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 602 [1/1] (1.82ns)   --->   "%p_mid1531 = add i6 %h, i6 7" [conv_7x7.cpp:32]   --->   Operation 602 'add' 'p_mid1531' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln1116_40 = zext i6 %p_mid1531"   --->   Operation 603 'zext' 'zext_ln1116_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 604 [1/1] (3.74ns)   --->   "%mul_ln1116_13 = mul i12 %zext_ln1116_40, i12 46"   --->   Operation 604 'mul' 'mul_ln1116_13' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 605 [1/1] (1.18ns)   --->   "%select_ln32_8 = select i1 %icmp_ln35, i6 %p_mid1531, i6 %empty_43" [conv_7x7.cpp:32]   --->   Operation 605 'select' 'select_ln32_8' <Predicate = (!icmp_ln32)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 606 [1/1] (1.54ns)   --->   "%add_ln1116_261 = add i12 %mul_ln1116_5, i12 5"   --->   Operation 606 'add' 'add_ln1116_261' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 607 [1/1] (1.54ns)   --->   "%add_ln1116_282 = add i12 %mul_ln1116_5, i12 6"   --->   Operation 607 'add' 'add_ln1116_282' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_28)   --->   "%select_ln32_36 = select i1 %icmp_ln35, i12 %add_ln1116_261, i12 %add_ln1116_122" [conv_7x7.cpp:32]   --->   Operation 608 'select' 'select_ln32_36' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_29)   --->   "%select_ln32_37 = select i1 %icmp_ln35, i12 %add_ln1116_282, i12 %add_ln1116_143" [conv_7x7.cpp:32]   --->   Operation 609 'select' 'select_ln32_37' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 610 [1/1] (1.54ns)   --->   "%add_ln1116_408 = add i12 %mul_ln1116_11, i12 %zext_ln1116_59"   --->   Operation 610 'add' 'add_ln1116_408' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 611 [1/1] (1.54ns)   --->   "%add_ln1116_429 = add i12 %mul_ln1116_11, i12 %zext_ln1116_61"   --->   Operation 611 'add' 'add_ln1116_429' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln35_15 = sext i16 %X_buf_load_15" [conv_7x7.cpp:35]   --->   Operation 612 'sext' 'sext_ln35_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln35_16 = sext i16 %X_buf_load_16" [conv_7x7.cpp:35]   --->   Operation 613 'sext' 'sext_ln35_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 614 [1/2] (3.25ns)   --->   "%X_buf_load_17 = load i13 %X_buf_addr_17" [conv_7x7.cpp:35]   --->   Operation 614 'load' 'X_buf_load_17' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_16 : Operation 615 [1/2] (3.25ns)   --->   "%X_buf_load_18 = load i13 %X_buf_addr_18" [conv_7x7.cpp:35]   --->   Operation 615 'load' 'X_buf_load_18' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_16 : Operation 616 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_28 = select i1 %and_ln32, i12 %add_ln1116_408, i12 %select_ln32_36" [conv_7x7.cpp:35]   --->   Operation 616 'select' 'select_ln35_28' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln1116_88 = zext i12 %select_ln35_28"   --->   Operation 617 'zext' 'zext_ln1116_88' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 618 [1/1] (0.00ns)   --->   "%X_buf_addr_26 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_88"   --->   Operation 618 'getelementptr' 'X_buf_addr_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 619 [2/2] (3.25ns)   --->   "%X_buf_load_26 = load i13 %X_buf_addr_26" [conv_7x7.cpp:35]   --->   Operation 619 'load' 'X_buf_load_26' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_16 : Operation 620 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_29 = select i1 %and_ln32, i12 %add_ln1116_429, i12 %select_ln32_37" [conv_7x7.cpp:35]   --->   Operation 620 'select' 'select_ln35_29' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln1116_89 = zext i12 %select_ln35_29"   --->   Operation 621 'zext' 'zext_ln1116_89' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 622 [1/1] (0.00ns)   --->   "%X_buf_addr_27 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_89"   --->   Operation 622 'getelementptr' 'X_buf_addr_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 623 [2/2] (3.25ns)   --->   "%X_buf_load_27 = load i13 %X_buf_addr_27" [conv_7x7.cpp:35]   --->   Operation 623 'load' 'X_buf_load_27' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_16 : Operation 624 [1/1] (1.73ns)   --->   "%add_ln1118_32 = add i10 %trunc_ln1118, i10 33"   --->   Operation 624 'add' 'add_ln1118_32' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln1118_33 = zext i10 %add_ln1118_32"   --->   Operation 625 'zext' 'zext_ln1118_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 626 [1/1] (0.00ns)   --->   "%W_buf_addr_33 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_33"   --->   Operation 626 'getelementptr' 'W_buf_addr_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 627 [1/1] (1.73ns)   --->   "%add_ln1118_33 = add i10 %trunc_ln1118, i10 34"   --->   Operation 627 'add' 'add_ln1118_33' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln1118_34 = zext i10 %add_ln1118_33"   --->   Operation 628 'zext' 'zext_ln1118_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 629 [1/1] (0.00ns)   --->   "%W_buf_addr_34 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_34"   --->   Operation 629 'getelementptr' 'W_buf_addr_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i16 %W_buf_load_15"   --->   Operation 630 'sext' 'sext_ln1192_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 631 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1192_12 = mul i29 %sext_ln1192_12, i29 %sext_ln35_15"   --->   Operation 631 'mul' 'mul_ln1192_12' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln728_11 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_8, i13 0"   --->   Operation 632 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 633 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i29 %shl_ln728_11, i29 %mul_ln1192_12"   --->   Operation 633 'add' 'add_ln1192_12' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_12, i32 13, i32 28"   --->   Operation 634 'partselect' 'trunc_ln708_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i16 %W_buf_load_16"   --->   Operation 635 'sext' 'sext_ln1192_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 636 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1192_13 = mul i29 %sext_ln1192_13, i29 %sext_ln35_16"   --->   Operation 636 'mul' 'mul_ln1192_13' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 637 [1/1] (0.00ns)   --->   "%shl_ln728_12 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_9, i13 0"   --->   Operation 637 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 638 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i29 %shl_ln728_12, i29 %mul_ln1192_13"   --->   Operation 638 'add' 'add_ln1192_13' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_13, i32 13, i32 28"   --->   Operation 639 'partselect' 'trunc_ln708_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 640 [1/2] (3.25ns)   --->   "%W_buf_load_26 = load i10 %W_buf_addr_26"   --->   Operation 640 'load' 'W_buf_load_26' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_16 : Operation 641 [1/2] (3.25ns)   --->   "%W_buf_load_27 = load i10 %W_buf_addr_27"   --->   Operation 641 'load' 'W_buf_load_27' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_16 : Operation 642 [2/2] (3.25ns)   --->   "%W_buf_load_33 = load i10 %W_buf_addr_33"   --->   Operation 642 'load' 'W_buf_load_33' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_16 : Operation 643 [2/2] (3.25ns)   --->   "%W_buf_load_34 = load i10 %W_buf_addr_34"   --->   Operation 643 'load' 'W_buf_load_34' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 17 <SV = 16> <Delay = 6.38>
ST_17 : Operation 644 [1/1] (1.54ns)   --->   "%add_ln1116_123 = add i12 %mul_ln1116_4, i12 %zext_ln1116_25"   --->   Operation 644 'add' 'add_ln1116_123' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 645 [1/1] (1.54ns)   --->   "%add_ln1116_144 = add i12 %mul_ln1116_4, i12 %zext_ln1116_27"   --->   Operation 645 'add' 'add_ln1116_144' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln1116_42 = zext i6 %select_ln32_8"   --->   Operation 646 'zext' 'zext_ln1116_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 647 [1/1] (3.74ns)   --->   "%mul_ln1116_14 = mul i12 %zext_ln1116_42, i12 46"   --->   Operation 647 'mul' 'mul_ln1116_14' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 648 [1/1] (1.54ns)   --->   "%add_ln1116_262 = add i12 %mul_ln1116_6, i12 5"   --->   Operation 648 'add' 'add_ln1116_262' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 649 [1/1] (1.54ns)   --->   "%add_ln1116_283 = add i12 %mul_ln1116_6, i12 6"   --->   Operation 649 'add' 'add_ln1116_283' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_35)   --->   "%select_ln32_43 = select i1 %icmp_ln35, i12 %add_ln1116_262, i12 %add_ln1116_123" [conv_7x7.cpp:32]   --->   Operation 650 'select' 'select_ln32_43' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_36)   --->   "%select_ln32_44 = select i1 %icmp_ln35, i12 %add_ln1116_283, i12 %add_ln1116_144" [conv_7x7.cpp:32]   --->   Operation 651 'select' 'select_ln32_44' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 652 [1/1] (1.54ns)   --->   "%add_ln1116_409 = add i12 %mul_ln1116_12, i12 %zext_ln1116_59"   --->   Operation 652 'add' 'add_ln1116_409' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 653 [1/1] (1.54ns)   --->   "%add_ln1116_430 = add i12 %mul_ln1116_12, i12 %zext_ln1116_61"   --->   Operation 653 'add' 'add_ln1116_430' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln35_17 = sext i16 %X_buf_load_17" [conv_7x7.cpp:35]   --->   Operation 654 'sext' 'sext_ln35_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln35_18 = sext i16 %X_buf_load_18" [conv_7x7.cpp:35]   --->   Operation 655 'sext' 'sext_ln35_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 656 [1/2] (3.25ns)   --->   "%X_buf_load_26 = load i13 %X_buf_addr_26" [conv_7x7.cpp:35]   --->   Operation 656 'load' 'X_buf_load_26' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_17 : Operation 657 [1/2] (3.25ns)   --->   "%X_buf_load_27 = load i13 %X_buf_addr_27" [conv_7x7.cpp:35]   --->   Operation 657 'load' 'X_buf_load_27' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_17 : Operation 658 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_35 = select i1 %and_ln32, i12 %add_ln1116_409, i12 %select_ln32_43" [conv_7x7.cpp:35]   --->   Operation 658 'select' 'select_ln35_35' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln1116_95 = zext i12 %select_ln35_35"   --->   Operation 659 'zext' 'zext_ln1116_95' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 660 [1/1] (0.00ns)   --->   "%X_buf_addr_33 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_95"   --->   Operation 660 'getelementptr' 'X_buf_addr_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 661 [2/2] (3.25ns)   --->   "%X_buf_load_33 = load i13 %X_buf_addr_33" [conv_7x7.cpp:35]   --->   Operation 661 'load' 'X_buf_load_33' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_17 : Operation 662 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_36 = select i1 %and_ln32, i12 %add_ln1116_430, i12 %select_ln32_44" [conv_7x7.cpp:35]   --->   Operation 662 'select' 'select_ln35_36' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln1116_96 = zext i12 %select_ln35_36"   --->   Operation 663 'zext' 'zext_ln1116_96' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 664 [1/1] (0.00ns)   --->   "%X_buf_addr_34 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_96"   --->   Operation 664 'getelementptr' 'X_buf_addr_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 665 [2/2] (3.25ns)   --->   "%X_buf_load_34 = load i13 %X_buf_addr_34" [conv_7x7.cpp:35]   --->   Operation 665 'load' 'X_buf_load_34' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_17 : Operation 666 [1/1] (1.73ns)   --->   "%add_ln1118_21 = add i10 %trunc_ln1118, i10 22"   --->   Operation 666 'add' 'add_ln1118_21' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln1118_22 = zext i10 %add_ln1118_21"   --->   Operation 667 'zext' 'zext_ln1118_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 668 [1/1] (0.00ns)   --->   "%W_buf_addr_22 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_22"   --->   Operation 668 'getelementptr' 'W_buf_addr_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 669 [1/1] (1.73ns)   --->   "%add_ln1118_22 = add i10 %trunc_ln1118, i10 23"   --->   Operation 669 'add' 'add_ln1118_22' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln1118_23 = zext i10 %add_ln1118_22"   --->   Operation 670 'zext' 'zext_ln1118_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 671 [1/1] (0.00ns)   --->   "%W_buf_addr_23 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_23"   --->   Operation 671 'getelementptr' 'W_buf_addr_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i16 %W_buf_load_17"   --->   Operation 672 'sext' 'sext_ln1192_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 673 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1192_14 = mul i29 %sext_ln1192_14, i29 %sext_ln35_17"   --->   Operation 673 'mul' 'mul_ln1192_14' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 674 [1/1] (0.00ns)   --->   "%shl_ln728_13 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_s, i13 0"   --->   Operation 674 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 675 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i29 %shl_ln728_13, i29 %mul_ln1192_14"   --->   Operation 675 'add' 'add_ln1192_14' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_14, i32 13, i32 28"   --->   Operation 676 'partselect' 'trunc_ln708_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i16 %W_buf_load_18"   --->   Operation 677 'sext' 'sext_ln1192_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 678 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1192_15 = mul i29 %sext_ln1192_15, i29 %sext_ln35_18"   --->   Operation 678 'mul' 'mul_ln1192_15' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln728_14 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_10, i13 0"   --->   Operation 679 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 680 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i29 %shl_ln728_14, i29 %mul_ln1192_15"   --->   Operation 680 'add' 'add_ln1192_15' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_15, i32 13, i32 28"   --->   Operation 681 'partselect' 'trunc_ln708_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 682 [2/2] (3.25ns)   --->   "%W_buf_load_22 = load i10 %W_buf_addr_22"   --->   Operation 682 'load' 'W_buf_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_17 : Operation 683 [2/2] (3.25ns)   --->   "%W_buf_load_23 = load i10 %W_buf_addr_23"   --->   Operation 683 'load' 'W_buf_load_23' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_17 : Operation 684 [1/2] (3.25ns)   --->   "%W_buf_load_33 = load i10 %W_buf_addr_33"   --->   Operation 684 'load' 'W_buf_load_33' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_17 : Operation 685 [1/2] (3.25ns)   --->   "%W_buf_load_34 = load i10 %W_buf_addr_34"   --->   Operation 685 'load' 'W_buf_load_34' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_17 : Operation 686 [1/1] (2.07ns)   --->   "%add_ln703_8 = add i16 %trunc_ln708_9, i16 %trunc_ln708_s"   --->   Operation 686 'add' 'add_ln703_8' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 687 [1/1] (2.07ns)   --->   "%add_ln703_9 = add i16 %trunc_ln708_10, i16 %trunc_ln708_11"   --->   Operation 687 'add' 'add_ln703_9' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.38>
ST_18 : Operation 688 [1/1] (1.54ns)   --->   "%add_ln1116_38 = add i12 %mul_ln1116_3, i12 %zext_ln1116_17"   --->   Operation 688 'add' 'add_ln1116_38' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 689 [1/1] (1.54ns)   --->   "%add_ln1116_59 = add i12 %mul_ln1116_3, i12 %zext_ln1116_19"   --->   Operation 689 'add' 'add_ln1116_59' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 690 [1/1] (1.82ns)   --->   "%p_mid1533 = add i6 %h, i6 8" [conv_7x7.cpp:32]   --->   Operation 690 'add' 'p_mid1533' <Predicate = (!icmp_ln32)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln1116_44 = zext i6 %p_mid1533"   --->   Operation 691 'zext' 'zext_ln1116_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 692 [1/1] (3.74ns)   --->   "%mul_ln1116_15 = mul i12 %zext_ln1116_44, i12 46"   --->   Operation 692 'mul' 'mul_ln1116_15' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 693 [1/1] (1.18ns)   --->   "%select_ln32_9 = select i1 %icmp_ln35, i6 %p_mid1533, i6 %empty_44" [conv_7x7.cpp:32]   --->   Operation 693 'select' 'select_ln32_9' <Predicate = (!icmp_ln32)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_24)   --->   "%or_ln1116_3 = or i12 %mul_ln1116_5, i12 1"   --->   Operation 694 'or' 'or_ln1116_3' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 0.00>
ST_18 : Operation 695 [1/1] (1.54ns)   --->   "%add_ln1116_198 = add i12 %mul_ln1116_5, i12 2"   --->   Operation 695 'add' 'add_ln1116_198' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_24)   --->   "%select_ln32_32 = select i1 %icmp_ln35, i12 %or_ln1116_3, i12 %add_ln1116_38" [conv_7x7.cpp:32]   --->   Operation 696 'select' 'select_ln32_32' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_25)   --->   "%select_ln32_33 = select i1 %icmp_ln35, i12 %add_ln1116_198, i12 %add_ln1116_59" [conv_7x7.cpp:32]   --->   Operation 697 'select' 'select_ln32_33' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 698 [1/1] (1.54ns)   --->   "%add_ln1116_324 = add i12 %mul_ln1116_11, i12 %zext_ln1116_51"   --->   Operation 698 'add' 'add_ln1116_324' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 699 [1/1] (1.54ns)   --->   "%add_ln1116_345 = add i12 %mul_ln1116_11, i12 %zext_ln1116_53"   --->   Operation 699 'add' 'add_ln1116_345' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 700 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_24 = select i1 %and_ln32, i12 %add_ln1116_324, i12 %select_ln32_32" [conv_7x7.cpp:35]   --->   Operation 700 'select' 'select_ln35_24' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln1116_84 = zext i12 %select_ln35_24"   --->   Operation 701 'zext' 'zext_ln1116_84' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 702 [1/1] (0.00ns)   --->   "%X_buf_addr_22 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_84"   --->   Operation 702 'getelementptr' 'X_buf_addr_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 703 [2/2] (3.25ns)   --->   "%X_buf_load_22 = load i13 %X_buf_addr_22" [conv_7x7.cpp:35]   --->   Operation 703 'load' 'X_buf_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_18 : Operation 704 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_25 = select i1 %and_ln32, i12 %add_ln1116_345, i12 %select_ln32_33" [conv_7x7.cpp:35]   --->   Operation 704 'select' 'select_ln35_25' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln1116_85 = zext i12 %select_ln35_25"   --->   Operation 705 'zext' 'zext_ln1116_85' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 706 [1/1] (0.00ns)   --->   "%X_buf_addr_23 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_85"   --->   Operation 706 'getelementptr' 'X_buf_addr_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 707 [2/2] (3.25ns)   --->   "%X_buf_load_23 = load i13 %X_buf_addr_23" [conv_7x7.cpp:35]   --->   Operation 707 'load' 'X_buf_load_23' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_18 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln35_26 = sext i16 %X_buf_load_26" [conv_7x7.cpp:35]   --->   Operation 708 'sext' 'sext_ln35_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln35_27 = sext i16 %X_buf_load_27" [conv_7x7.cpp:35]   --->   Operation 709 'sext' 'sext_ln35_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 710 [1/2] (3.25ns)   --->   "%X_buf_load_33 = load i13 %X_buf_addr_33" [conv_7x7.cpp:35]   --->   Operation 710 'load' 'X_buf_load_33' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_18 : Operation 711 [1/2] (3.25ns)   --->   "%X_buf_load_34 = load i13 %X_buf_addr_34" [conv_7x7.cpp:35]   --->   Operation 711 'load' 'X_buf_load_34' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_18 : Operation 712 [1/1] (1.73ns)   --->   "%add_ln1118_23 = add i10 %trunc_ln1118, i10 24"   --->   Operation 712 'add' 'add_ln1118_23' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln1118_24 = zext i10 %add_ln1118_23"   --->   Operation 713 'zext' 'zext_ln1118_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 714 [1/1] (0.00ns)   --->   "%W_buf_addr_24 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_24"   --->   Operation 714 'getelementptr' 'W_buf_addr_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 715 [1/1] (1.73ns)   --->   "%add_ln1118_24 = add i10 %trunc_ln1118, i10 25"   --->   Operation 715 'add' 'add_ln1118_24' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln1118_25 = zext i10 %add_ln1118_24"   --->   Operation 716 'zext' 'zext_ln1118_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 717 [1/1] (0.00ns)   --->   "%W_buf_addr_25 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_25"   --->   Operation 717 'getelementptr' 'W_buf_addr_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 718 [1/2] (3.25ns)   --->   "%W_buf_load_22 = load i10 %W_buf_addr_22"   --->   Operation 718 'load' 'W_buf_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_18 : Operation 719 [1/2] (3.25ns)   --->   "%W_buf_load_23 = load i10 %W_buf_addr_23"   --->   Operation 719 'load' 'W_buf_load_23' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_18 : Operation 720 [2/2] (3.25ns)   --->   "%W_buf_load_24 = load i10 %W_buf_addr_24"   --->   Operation 720 'load' 'W_buf_load_24' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_18 : Operation 721 [2/2] (3.25ns)   --->   "%W_buf_load_25 = load i10 %W_buf_addr_25"   --->   Operation 721 'load' 'W_buf_load_25' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_18 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i16 %W_buf_load_26"   --->   Operation 722 'sext' 'sext_ln1192_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 723 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_22)   --->   "%mul_ln1192_22 = mul i29 %sext_ln1192_22, i29 %sext_ln35_26"   --->   Operation 723 'mul' 'mul_ln1192_22' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 724 [1/1] (0.00ns)   --->   "%shl_ln728_21 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_18, i13 0"   --->   Operation 724 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 725 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_22 = add i29 %shl_ln728_21, i29 %mul_ln1192_22"   --->   Operation 725 'add' 'add_ln1192_22' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_22, i32 13, i32 28"   --->   Operation 726 'partselect' 'trunc_ln708_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i16 %W_buf_load_27"   --->   Operation 727 'sext' 'sext_ln1192_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 728 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_23)   --->   "%mul_ln1192_23 = mul i29 %sext_ln1192_23, i29 %sext_ln35_27"   --->   Operation 728 'mul' 'mul_ln1192_23' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 729 [1/1] (0.00ns)   --->   "%shl_ln728_22 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_19, i13 0"   --->   Operation 729 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_18 : Operation 730 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_23 = add i29 %shl_ln728_22, i29 %mul_ln1192_23"   --->   Operation 730 'add' 'add_ln1192_23' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_23, i32 13, i32 28"   --->   Operation 731 'partselect' 'trunc_ln708_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.38>
ST_19 : Operation 732 [1/1] (1.54ns)   --->   "%add_ln1116_80 = add i12 %mul_ln1116_3, i12 %zext_ln1116_21"   --->   Operation 732 'add' 'add_ln1116_80' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 733 [1/1] (1.54ns)   --->   "%add_ln1116_101 = add i12 %mul_ln1116_3, i12 %zext_ln1116_23"   --->   Operation 733 'add' 'add_ln1116_101' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln1116_46 = zext i6 %select_ln32_9"   --->   Operation 734 'zext' 'zext_ln1116_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 735 [1/1] (3.74ns)   --->   "%mul_ln1116_16 = mul i12 %zext_ln1116_46, i12 46"   --->   Operation 735 'mul' 'mul_ln1116_16' <Predicate = (!icmp_ln32)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 736 [1/1] (1.54ns)   --->   "%add_ln1116_219 = add i12 %mul_ln1116_5, i12 3"   --->   Operation 736 'add' 'add_ln1116_219' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 737 [1/1] (1.54ns)   --->   "%add_ln1116_240 = add i12 %mul_ln1116_5, i12 4"   --->   Operation 737 'add' 'add_ln1116_240' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_26)   --->   "%select_ln32_34 = select i1 %icmp_ln35, i12 %add_ln1116_219, i12 %add_ln1116_80" [conv_7x7.cpp:32]   --->   Operation 738 'select' 'select_ln32_34' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_27)   --->   "%select_ln32_35 = select i1 %icmp_ln35, i12 %add_ln1116_240, i12 %add_ln1116_101" [conv_7x7.cpp:32]   --->   Operation 739 'select' 'select_ln32_35' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 740 [1/1] (1.54ns)   --->   "%add_ln1116_366 = add i12 %mul_ln1116_11, i12 %zext_ln1116_55"   --->   Operation 740 'add' 'add_ln1116_366' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 741 [1/1] (1.54ns)   --->   "%add_ln1116_387 = add i12 %mul_ln1116_11, i12 %zext_ln1116_57"   --->   Operation 741 'add' 'add_ln1116_387' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 742 [1/2] (3.25ns)   --->   "%X_buf_load_22 = load i13 %X_buf_addr_22" [conv_7x7.cpp:35]   --->   Operation 742 'load' 'X_buf_load_22' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_19 : Operation 743 [1/2] (3.25ns)   --->   "%X_buf_load_23 = load i13 %X_buf_addr_23" [conv_7x7.cpp:35]   --->   Operation 743 'load' 'X_buf_load_23' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_19 : Operation 744 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_26 = select i1 %and_ln32, i12 %add_ln1116_366, i12 %select_ln32_34" [conv_7x7.cpp:35]   --->   Operation 744 'select' 'select_ln35_26' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln1116_86 = zext i12 %select_ln35_26"   --->   Operation 745 'zext' 'zext_ln1116_86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 746 [1/1] (0.00ns)   --->   "%X_buf_addr_24 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_86"   --->   Operation 746 'getelementptr' 'X_buf_addr_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 747 [2/2] (3.25ns)   --->   "%X_buf_load_24 = load i13 %X_buf_addr_24" [conv_7x7.cpp:35]   --->   Operation 747 'load' 'X_buf_load_24' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_19 : Operation 748 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_27 = select i1 %and_ln32, i12 %add_ln1116_387, i12 %select_ln32_35" [conv_7x7.cpp:35]   --->   Operation 748 'select' 'select_ln35_27' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln1116_87 = zext i12 %select_ln35_27"   --->   Operation 749 'zext' 'zext_ln1116_87' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 750 [1/1] (0.00ns)   --->   "%X_buf_addr_25 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_87"   --->   Operation 750 'getelementptr' 'X_buf_addr_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 751 [2/2] (3.25ns)   --->   "%X_buf_load_25 = load i13 %X_buf_addr_25" [conv_7x7.cpp:35]   --->   Operation 751 'load' 'X_buf_load_25' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_19 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln35_33 = sext i16 %X_buf_load_33" [conv_7x7.cpp:35]   --->   Operation 752 'sext' 'sext_ln35_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln35_34 = sext i16 %X_buf_load_34" [conv_7x7.cpp:35]   --->   Operation 753 'sext' 'sext_ln35_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 754 [1/1] (1.73ns)   --->   "%add_ln1118_28 = add i10 %trunc_ln1118, i10 29"   --->   Operation 754 'add' 'add_ln1118_28' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln1118_29 = zext i10 %add_ln1118_28"   --->   Operation 755 'zext' 'zext_ln1118_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 756 [1/1] (0.00ns)   --->   "%W_buf_addr_29 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_29"   --->   Operation 756 'getelementptr' 'W_buf_addr_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 757 [1/1] (1.73ns)   --->   "%add_ln1118_29 = add i10 %trunc_ln1118, i10 30"   --->   Operation 757 'add' 'add_ln1118_29' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln1118_30 = zext i10 %add_ln1118_29"   --->   Operation 758 'zext' 'zext_ln1118_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 759 [1/1] (0.00ns)   --->   "%W_buf_addr_30 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_30"   --->   Operation 759 'getelementptr' 'W_buf_addr_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 760 [1/2] (3.25ns)   --->   "%W_buf_load_24 = load i10 %W_buf_addr_24"   --->   Operation 760 'load' 'W_buf_load_24' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_19 : Operation 761 [1/2] (3.25ns)   --->   "%W_buf_load_25 = load i10 %W_buf_addr_25"   --->   Operation 761 'load' 'W_buf_load_25' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_19 : Operation 762 [2/2] (3.25ns)   --->   "%W_buf_load_29 = load i10 %W_buf_addr_29"   --->   Operation 762 'load' 'W_buf_load_29' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_19 : Operation 763 [2/2] (3.25ns)   --->   "%W_buf_load_30 = load i10 %W_buf_addr_30"   --->   Operation 763 'load' 'W_buf_load_30' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_19 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i16 %W_buf_load_33"   --->   Operation 764 'sext' 'sext_ln1192_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 765 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1192_28 = mul i29 %sext_ln1192_28, i29 %sext_ln35_33"   --->   Operation 765 'mul' 'mul_ln1192_28' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 766 [1/1] (0.00ns)   --->   "%shl_ln728_27 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_25, i13 0"   --->   Operation 766 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 767 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i29 %shl_ln728_27, i29 %mul_ln1192_28"   --->   Operation 767 'add' 'add_ln1192_28' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_28, i32 13, i32 28"   --->   Operation 768 'partselect' 'trunc_ln708_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i16 %W_buf_load_34"   --->   Operation 769 'sext' 'sext_ln1192_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 770 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1192_29 = mul i29 %sext_ln1192_29, i29 %sext_ln35_34"   --->   Operation 770 'mul' 'mul_ln1192_29' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 771 [1/1] (0.00ns)   --->   "%shl_ln728_28 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_26, i13 0"   --->   Operation 771 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_19 : Operation 772 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i29 %shl_ln728_28, i29 %mul_ln1192_29"   --->   Operation 772 'add' 'add_ln1192_29' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_29, i32 13, i32 28"   --->   Operation 773 'partselect' 'trunc_ln708_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.38>
ST_20 : Operation 774 [1/1] (1.54ns)   --->   "%add_ln1116_39 = add i12 %mul_ln1116_4, i12 %zext_ln1116_17"   --->   Operation 774 'add' 'add_ln1116_39' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 775 [1/1] (1.54ns)   --->   "%add_ln1116_60 = add i12 %mul_ln1116_4, i12 %zext_ln1116_19"   --->   Operation 775 'add' 'add_ln1116_60' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_31)   --->   "%or_ln1116_4 = or i12 %mul_ln1116_6, i12 1"   --->   Operation 776 'or' 'or_ln1116_4' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 0.00>
ST_20 : Operation 777 [1/1] (1.54ns)   --->   "%add_ln1116_199 = add i12 %mul_ln1116_6, i12 2"   --->   Operation 777 'add' 'add_ln1116_199' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_31)   --->   "%select_ln32_39 = select i1 %icmp_ln35, i12 %or_ln1116_4, i12 %add_ln1116_39" [conv_7x7.cpp:32]   --->   Operation 778 'select' 'select_ln32_39' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_32)   --->   "%select_ln32_40 = select i1 %icmp_ln35, i12 %add_ln1116_199, i12 %add_ln1116_60" [conv_7x7.cpp:32]   --->   Operation 779 'select' 'select_ln32_40' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 780 [1/1] (1.54ns)   --->   "%add_ln1116_325 = add i12 %mul_ln1116_12, i12 %zext_ln1116_51"   --->   Operation 780 'add' 'add_ln1116_325' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 781 [1/1] (1.54ns)   --->   "%add_ln1116_346 = add i12 %mul_ln1116_12, i12 %zext_ln1116_53"   --->   Operation 781 'add' 'add_ln1116_346' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln35_22 = sext i16 %X_buf_load_22" [conv_7x7.cpp:35]   --->   Operation 782 'sext' 'sext_ln35_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln35_23 = sext i16 %X_buf_load_23" [conv_7x7.cpp:35]   --->   Operation 783 'sext' 'sext_ln35_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 784 [1/2] (3.25ns)   --->   "%X_buf_load_24 = load i13 %X_buf_addr_24" [conv_7x7.cpp:35]   --->   Operation 784 'load' 'X_buf_load_24' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_20 : Operation 785 [1/2] (3.25ns)   --->   "%X_buf_load_25 = load i13 %X_buf_addr_25" [conv_7x7.cpp:35]   --->   Operation 785 'load' 'X_buf_load_25' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_20 : Operation 786 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_31 = select i1 %and_ln32, i12 %add_ln1116_325, i12 %select_ln32_39" [conv_7x7.cpp:35]   --->   Operation 786 'select' 'select_ln35_31' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln1116_91 = zext i12 %select_ln35_31"   --->   Operation 787 'zext' 'zext_ln1116_91' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 788 [1/1] (0.00ns)   --->   "%X_buf_addr_29 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_91"   --->   Operation 788 'getelementptr' 'X_buf_addr_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 789 [2/2] (3.25ns)   --->   "%X_buf_load_29 = load i13 %X_buf_addr_29" [conv_7x7.cpp:35]   --->   Operation 789 'load' 'X_buf_load_29' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_20 : Operation 790 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_32 = select i1 %and_ln32, i12 %add_ln1116_346, i12 %select_ln32_40" [conv_7x7.cpp:35]   --->   Operation 790 'select' 'select_ln35_32' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln1116_92 = zext i12 %select_ln35_32"   --->   Operation 791 'zext' 'zext_ln1116_92' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 792 [1/1] (0.00ns)   --->   "%X_buf_addr_30 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_92"   --->   Operation 792 'getelementptr' 'X_buf_addr_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 793 [2/2] (3.25ns)   --->   "%X_buf_load_30 = load i13 %X_buf_addr_30" [conv_7x7.cpp:35]   --->   Operation 793 'load' 'X_buf_load_30' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_20 : Operation 794 [1/1] (1.73ns)   --->   "%add_ln1118_30 = add i10 %trunc_ln1118, i10 31"   --->   Operation 794 'add' 'add_ln1118_30' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln1118_31 = zext i10 %add_ln1118_30"   --->   Operation 795 'zext' 'zext_ln1118_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 796 [1/1] (0.00ns)   --->   "%W_buf_addr_31 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_31"   --->   Operation 796 'getelementptr' 'W_buf_addr_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 797 [1/1] (1.73ns)   --->   "%add_ln1118_31 = add i10 %trunc_ln1118, i10 32"   --->   Operation 797 'add' 'add_ln1118_31' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln1118_32 = zext i10 %add_ln1118_31"   --->   Operation 798 'zext' 'zext_ln1118_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 799 [1/1] (0.00ns)   --->   "%W_buf_addr_32 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_32"   --->   Operation 799 'getelementptr' 'W_buf_addr_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i16 %W_buf_load_22"   --->   Operation 800 'sext' 'sext_ln1192_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 801 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_18)   --->   "%mul_ln1192_18 = mul i29 %sext_ln1192_18, i29 %sext_ln35_22"   --->   Operation 801 'mul' 'mul_ln1192_18' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 802 [1/1] (0.00ns)   --->   "%shl_ln728_17 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_14, i13 0"   --->   Operation 802 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 803 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_18 = add i29 %shl_ln728_17, i29 %mul_ln1192_18"   --->   Operation 803 'add' 'add_ln1192_18' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_18, i32 13, i32 28"   --->   Operation 804 'partselect' 'trunc_ln708_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i16 %W_buf_load_23"   --->   Operation 805 'sext' 'sext_ln1192_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 806 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1192_19 = mul i29 %sext_ln1192_19, i29 %sext_ln35_23"   --->   Operation 806 'mul' 'mul_ln1192_19' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln728_18 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_15, i13 0"   --->   Operation 807 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 808 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i29 %shl_ln728_18, i29 %mul_ln1192_19"   --->   Operation 808 'add' 'add_ln1192_19' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_19, i32 13, i32 28"   --->   Operation 809 'partselect' 'trunc_ln708_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_20 : Operation 810 [1/2] (3.25ns)   --->   "%W_buf_load_29 = load i10 %W_buf_addr_29"   --->   Operation 810 'load' 'W_buf_load_29' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_20 : Operation 811 [1/2] (3.25ns)   --->   "%W_buf_load_30 = load i10 %W_buf_addr_30"   --->   Operation 811 'load' 'W_buf_load_30' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_20 : Operation 812 [2/2] (3.25ns)   --->   "%W_buf_load_31 = load i10 %W_buf_addr_31"   --->   Operation 812 'load' 'W_buf_load_31' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_20 : Operation 813 [2/2] (3.25ns)   --->   "%W_buf_load_32 = load i10 %W_buf_addr_32"   --->   Operation 813 'load' 'W_buf_load_32' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_20 : Operation 814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_12 = add i16 %trunc_ln708_15, i16 %trunc_ln708_16"   --->   Operation 814 'add' 'add_ln703_12' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 815 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_13 = add i16 %add_ln703_12, i16 %trunc_ln708_14"   --->   Operation 815 'add' 'add_ln703_13' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 21 <SV = 20> <Delay = 6.38>
ST_21 : Operation 816 [1/1] (1.54ns)   --->   "%add_ln1116_81 = add i12 %mul_ln1116_4, i12 %zext_ln1116_21"   --->   Operation 816 'add' 'add_ln1116_81' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 817 [1/1] (1.54ns)   --->   "%add_ln1116_102 = add i12 %mul_ln1116_4, i12 %zext_ln1116_23"   --->   Operation 817 'add' 'add_ln1116_102' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 818 [1/1] (1.54ns)   --->   "%add_ln1116_220 = add i12 %mul_ln1116_6, i12 3"   --->   Operation 818 'add' 'add_ln1116_220' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 819 [1/1] (1.54ns)   --->   "%add_ln1116_241 = add i12 %mul_ln1116_6, i12 4"   --->   Operation 819 'add' 'add_ln1116_241' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_33)   --->   "%select_ln32_41 = select i1 %icmp_ln35, i12 %add_ln1116_220, i12 %add_ln1116_81" [conv_7x7.cpp:32]   --->   Operation 820 'select' 'select_ln32_41' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_34)   --->   "%select_ln32_42 = select i1 %icmp_ln35, i12 %add_ln1116_241, i12 %add_ln1116_102" [conv_7x7.cpp:32]   --->   Operation 821 'select' 'select_ln32_42' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 822 [1/1] (1.54ns)   --->   "%add_ln1116_367 = add i12 %mul_ln1116_12, i12 %zext_ln1116_55"   --->   Operation 822 'add' 'add_ln1116_367' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 823 [1/1] (1.54ns)   --->   "%add_ln1116_388 = add i12 %mul_ln1116_12, i12 %zext_ln1116_57"   --->   Operation 823 'add' 'add_ln1116_388' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln35_24 = sext i16 %X_buf_load_24" [conv_7x7.cpp:35]   --->   Operation 824 'sext' 'sext_ln35_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln35_25 = sext i16 %X_buf_load_25" [conv_7x7.cpp:35]   --->   Operation 825 'sext' 'sext_ln35_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 826 [1/2] (3.25ns)   --->   "%X_buf_load_29 = load i13 %X_buf_addr_29" [conv_7x7.cpp:35]   --->   Operation 826 'load' 'X_buf_load_29' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_21 : Operation 827 [1/2] (3.25ns)   --->   "%X_buf_load_30 = load i13 %X_buf_addr_30" [conv_7x7.cpp:35]   --->   Operation 827 'load' 'X_buf_load_30' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_21 : Operation 828 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_33 = select i1 %and_ln32, i12 %add_ln1116_367, i12 %select_ln32_41" [conv_7x7.cpp:35]   --->   Operation 828 'select' 'select_ln35_33' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln1116_93 = zext i12 %select_ln35_33"   --->   Operation 829 'zext' 'zext_ln1116_93' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 830 [1/1] (0.00ns)   --->   "%X_buf_addr_31 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_93"   --->   Operation 830 'getelementptr' 'X_buf_addr_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 831 [2/2] (3.25ns)   --->   "%X_buf_load_31 = load i13 %X_buf_addr_31" [conv_7x7.cpp:35]   --->   Operation 831 'load' 'X_buf_load_31' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_21 : Operation 832 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_34 = select i1 %and_ln32, i12 %add_ln1116_388, i12 %select_ln32_42" [conv_7x7.cpp:35]   --->   Operation 832 'select' 'select_ln35_34' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln1116_94 = zext i12 %select_ln35_34"   --->   Operation 833 'zext' 'zext_ln1116_94' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 834 [1/1] (0.00ns)   --->   "%X_buf_addr_32 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_94"   --->   Operation 834 'getelementptr' 'X_buf_addr_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 835 [2/2] (3.25ns)   --->   "%X_buf_load_32 = load i13 %X_buf_addr_32" [conv_7x7.cpp:35]   --->   Operation 835 'load' 'X_buf_load_32' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_21 : Operation 836 [1/1] (1.73ns)   --->   "%add_ln1118_39 = add i10 %trunc_ln1118, i10 40"   --->   Operation 836 'add' 'add_ln1118_39' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln1118_40 = zext i10 %add_ln1118_39"   --->   Operation 837 'zext' 'zext_ln1118_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 838 [1/1] (0.00ns)   --->   "%W_buf_addr_40 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_40"   --->   Operation 838 'getelementptr' 'W_buf_addr_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 839 [1/1] (1.73ns)   --->   "%add_ln1118_40 = add i10 %trunc_ln1118, i10 41"   --->   Operation 839 'add' 'add_ln1118_40' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln1118_41 = zext i10 %add_ln1118_40"   --->   Operation 840 'zext' 'zext_ln1118_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 841 [1/1] (0.00ns)   --->   "%W_buf_addr_41 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_41"   --->   Operation 841 'getelementptr' 'W_buf_addr_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i16 %W_buf_load_24"   --->   Operation 842 'sext' 'sext_ln1192_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 843 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1192_20 = mul i29 %sext_ln1192_20, i29 %sext_ln35_24"   --->   Operation 843 'mul' 'mul_ln1192_20' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 844 [1/1] (0.00ns)   --->   "%shl_ln728_19 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_16, i13 0"   --->   Operation 844 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 845 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i29 %shl_ln728_19, i29 %mul_ln1192_20"   --->   Operation 845 'add' 'add_ln1192_20' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_20, i32 13, i32 28"   --->   Operation 846 'partselect' 'trunc_ln708_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i16 %W_buf_load_25"   --->   Operation 847 'sext' 'sext_ln1192_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 848 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_21)   --->   "%mul_ln1192_21 = mul i29 %sext_ln1192_21, i29 %sext_ln35_25"   --->   Operation 848 'mul' 'mul_ln1192_21' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 849 [1/1] (0.00ns)   --->   "%shl_ln728_20 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_17, i13 0"   --->   Operation 849 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 850 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_21 = add i29 %shl_ln728_20, i29 %mul_ln1192_21"   --->   Operation 850 'add' 'add_ln1192_21' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_21, i32 13, i32 28"   --->   Operation 851 'partselect' 'trunc_ln708_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_21 : Operation 852 [1/2] (3.25ns)   --->   "%W_buf_load_31 = load i10 %W_buf_addr_31"   --->   Operation 852 'load' 'W_buf_load_31' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_21 : Operation 853 [1/2] (3.25ns)   --->   "%W_buf_load_32 = load i10 %W_buf_addr_32"   --->   Operation 853 'load' 'W_buf_load_32' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_21 : Operation 854 [2/2] (3.25ns)   --->   "%W_buf_load_40 = load i10 %W_buf_addr_40"   --->   Operation 854 'load' 'W_buf_load_40' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_21 : Operation 855 [2/2] (3.25ns)   --->   "%W_buf_load_41 = load i10 %W_buf_addr_41"   --->   Operation 855 'load' 'W_buf_load_41' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 22 <SV = 21> <Delay = 6.38>
ST_22 : Operation 856 [1/1] (1.54ns)   --->   "%add_ln1116_124 = add i12 %mul_ln1116_5, i12 %zext_ln1116_25"   --->   Operation 856 'add' 'add_ln1116_124' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 857 [1/1] (1.54ns)   --->   "%add_ln1116_125 = add i12 %mul_ln1116_6, i12 %zext_ln1116_25"   --->   Operation 857 'add' 'add_ln1116_125' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 858 [1/1] (1.54ns)   --->   "%add_ln1116_145 = add i12 %mul_ln1116_5, i12 %zext_ln1116_27"   --->   Operation 858 'add' 'add_ln1116_145' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 859 [1/1] (1.54ns)   --->   "%add_ln1116_146 = add i12 %mul_ln1116_6, i12 %zext_ln1116_27"   --->   Operation 859 'add' 'add_ln1116_146' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 860 [1/1] (1.54ns)   --->   "%add_ln1116_263 = add i12 %mul_ln1116_13, i12 5"   --->   Operation 860 'add' 'add_ln1116_263' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 861 [1/1] (1.54ns)   --->   "%add_ln1116_264 = add i12 %mul_ln1116_15, i12 5"   --->   Operation 861 'add' 'add_ln1116_264' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 862 [1/1] (1.54ns)   --->   "%add_ln1116_284 = add i12 %mul_ln1116_13, i12 6"   --->   Operation 862 'add' 'add_ln1116_284' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 863 [1/1] (1.54ns)   --->   "%add_ln1116_285 = add i12 %mul_ln1116_15, i12 6"   --->   Operation 863 'add' 'add_ln1116_285' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_42)   --->   "%select_ln32_50 = select i1 %icmp_ln35, i12 %add_ln1116_263, i12 %add_ln1116_124" [conv_7x7.cpp:32]   --->   Operation 864 'select' 'select_ln32_50' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_43)   --->   "%select_ln32_51 = select i1 %icmp_ln35, i12 %add_ln1116_284, i12 %add_ln1116_145" [conv_7x7.cpp:32]   --->   Operation 865 'select' 'select_ln32_51' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_49)   --->   "%select_ln32_57 = select i1 %icmp_ln35, i12 %add_ln1116_264, i12 %add_ln1116_125" [conv_7x7.cpp:32]   --->   Operation 866 'select' 'select_ln32_57' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_50)   --->   "%select_ln32_58 = select i1 %icmp_ln35, i12 %add_ln1116_285, i12 %add_ln1116_146" [conv_7x7.cpp:32]   --->   Operation 867 'select' 'select_ln32_58' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 868 [1/1] (1.54ns)   --->   "%add_ln1116_410 = add i12 %mul_ln1116_14, i12 %zext_ln1116_59"   --->   Operation 868 'add' 'add_ln1116_410' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 869 [1/1] (1.54ns)   --->   "%add_ln1116_411 = add i12 %mul_ln1116_16, i12 %zext_ln1116_59"   --->   Operation 869 'add' 'add_ln1116_411' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 870 [1/1] (1.54ns)   --->   "%add_ln1116_431 = add i12 %mul_ln1116_14, i12 %zext_ln1116_61"   --->   Operation 870 'add' 'add_ln1116_431' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 871 [1/1] (1.54ns)   --->   "%add_ln1116_432 = add i12 %mul_ln1116_16, i12 %zext_ln1116_61"   --->   Operation 871 'add' 'add_ln1116_432' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln35_29 = sext i16 %X_buf_load_29" [conv_7x7.cpp:35]   --->   Operation 872 'sext' 'sext_ln35_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln35_30 = sext i16 %X_buf_load_30" [conv_7x7.cpp:35]   --->   Operation 873 'sext' 'sext_ln35_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 874 [1/2] (3.25ns)   --->   "%X_buf_load_31 = load i13 %X_buf_addr_31" [conv_7x7.cpp:35]   --->   Operation 874 'load' 'X_buf_load_31' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_22 : Operation 875 [1/2] (3.25ns)   --->   "%X_buf_load_32 = load i13 %X_buf_addr_32" [conv_7x7.cpp:35]   --->   Operation 875 'load' 'X_buf_load_32' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_22 : Operation 876 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_42 = select i1 %and_ln32, i12 %add_ln1116_410, i12 %select_ln32_50" [conv_7x7.cpp:35]   --->   Operation 876 'select' 'select_ln35_42' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln1116_102 = zext i12 %select_ln35_42"   --->   Operation 877 'zext' 'zext_ln1116_102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 878 [1/1] (0.00ns)   --->   "%X_buf_addr_40 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_102"   --->   Operation 878 'getelementptr' 'X_buf_addr_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 879 [2/2] (3.25ns)   --->   "%X_buf_load_40 = load i13 %X_buf_addr_40" [conv_7x7.cpp:35]   --->   Operation 879 'load' 'X_buf_load_40' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_22 : Operation 880 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_43 = select i1 %and_ln32, i12 %add_ln1116_431, i12 %select_ln32_51" [conv_7x7.cpp:35]   --->   Operation 880 'select' 'select_ln35_43' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln1116_103 = zext i12 %select_ln35_43"   --->   Operation 881 'zext' 'zext_ln1116_103' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 882 [1/1] (0.00ns)   --->   "%X_buf_addr_41 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_103"   --->   Operation 882 'getelementptr' 'X_buf_addr_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 883 [2/2] (3.25ns)   --->   "%X_buf_load_41 = load i13 %X_buf_addr_41" [conv_7x7.cpp:35]   --->   Operation 883 'load' 'X_buf_load_41' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_22 : Operation 884 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_49 = select i1 %and_ln32, i12 %add_ln1116_411, i12 %select_ln32_57" [conv_7x7.cpp:35]   --->   Operation 884 'select' 'select_ln35_49' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 885 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_50 = select i1 %and_ln32, i12 %add_ln1116_432, i12 %select_ln32_58" [conv_7x7.cpp:35]   --->   Operation 885 'select' 'select_ln35_50' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 886 [1/1] (1.73ns)   --->   "%add_ln1118_46 = add i10 %trunc_ln1118, i10 47"   --->   Operation 886 'add' 'add_ln1118_46' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln1118_47 = zext i10 %add_ln1118_46"   --->   Operation 887 'zext' 'zext_ln1118_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 888 [1/1] (0.00ns)   --->   "%W_buf_addr_47 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_47"   --->   Operation 888 'getelementptr' 'W_buf_addr_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 889 [1/1] (1.73ns)   --->   "%add_ln1118_47 = add i10 %trunc_ln1118, i10 48"   --->   Operation 889 'add' 'add_ln1118_47' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln1118_48 = zext i10 %add_ln1118_47"   --->   Operation 890 'zext' 'zext_ln1118_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 891 [1/1] (0.00ns)   --->   "%W_buf_addr_48 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_48"   --->   Operation 891 'getelementptr' 'W_buf_addr_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i16 %W_buf_load_29"   --->   Operation 892 'sext' 'sext_ln1192_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 893 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_24)   --->   "%mul_ln1192_24 = mul i29 %sext_ln1192_24, i29 %sext_ln35_29"   --->   Operation 893 'mul' 'mul_ln1192_24' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 894 [1/1] (0.00ns)   --->   "%shl_ln728_23 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_21, i13 0"   --->   Operation 894 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 895 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_24 = add i29 %shl_ln728_23, i29 %mul_ln1192_24"   --->   Operation 895 'add' 'add_ln1192_24' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_24, i32 13, i32 28"   --->   Operation 896 'partselect' 'trunc_ln708_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i16 %W_buf_load_30"   --->   Operation 897 'sext' 'sext_ln1192_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 898 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_25)   --->   "%mul_ln1192_25 = mul i29 %sext_ln1192_25, i29 %sext_ln35_30"   --->   Operation 898 'mul' 'mul_ln1192_25' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 899 [1/1] (0.00ns)   --->   "%shl_ln728_24 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_22, i13 0"   --->   Operation 899 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 900 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_25 = add i29 %shl_ln728_24, i29 %mul_ln1192_25"   --->   Operation 900 'add' 'add_ln1192_25' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_25, i32 13, i32 28"   --->   Operation 901 'partselect' 'trunc_ln708_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_22 : Operation 902 [1/2] (3.25ns)   --->   "%W_buf_load_40 = load i10 %W_buf_addr_40"   --->   Operation 902 'load' 'W_buf_load_40' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_22 : Operation 903 [1/2] (3.25ns)   --->   "%W_buf_load_41 = load i10 %W_buf_addr_41"   --->   Operation 903 'load' 'W_buf_load_41' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_22 : Operation 904 [2/2] (3.25ns)   --->   "%W_buf_load_47 = load i10 %W_buf_addr_47"   --->   Operation 904 'load' 'W_buf_load_47' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_22 : Operation 905 [2/2] (3.25ns)   --->   "%W_buf_load_48 = load i10 %W_buf_addr_48"   --->   Operation 905 'load' 'W_buf_load_48' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_22 : Operation 906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_21 = add i16 %trunc_ln708_24, i16 %trunc_ln708_25"   --->   Operation 906 'add' 'add_ln703_21' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 907 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_22 = add i16 %add_ln703_21, i16 %trunc_ln708_23"   --->   Operation 907 'add' 'add_ln703_22' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 23 <SV = 22> <Delay = 6.38>
ST_23 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln35_31 = sext i16 %X_buf_load_31" [conv_7x7.cpp:35]   --->   Operation 908 'sext' 'sext_ln35_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln35_32 = sext i16 %X_buf_load_32" [conv_7x7.cpp:35]   --->   Operation 909 'sext' 'sext_ln35_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 910 [1/2] (3.25ns)   --->   "%X_buf_load_40 = load i13 %X_buf_addr_40" [conv_7x7.cpp:35]   --->   Operation 910 'load' 'X_buf_load_40' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_23 : Operation 911 [1/2] (3.25ns)   --->   "%X_buf_load_41 = load i13 %X_buf_addr_41" [conv_7x7.cpp:35]   --->   Operation 911 'load' 'X_buf_load_41' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_23 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln1116_109 = zext i12 %select_ln35_49"   --->   Operation 912 'zext' 'zext_ln1116_109' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 913 [1/1] (0.00ns)   --->   "%X_buf_addr_47 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_109"   --->   Operation 913 'getelementptr' 'X_buf_addr_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 914 [2/2] (3.25ns)   --->   "%X_buf_load_47 = load i13 %X_buf_addr_47" [conv_7x7.cpp:35]   --->   Operation 914 'load' 'X_buf_load_47' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_23 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln1116_110 = zext i12 %select_ln35_50"   --->   Operation 915 'zext' 'zext_ln1116_110' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 916 [1/1] (0.00ns)   --->   "%X_buf_addr_48 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_110"   --->   Operation 916 'getelementptr' 'X_buf_addr_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 917 [2/2] (3.25ns)   --->   "%X_buf_load_48 = load i13 %X_buf_addr_48" [conv_7x7.cpp:35]   --->   Operation 917 'load' 'X_buf_load_48' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_23 : Operation 918 [1/1] (1.73ns)   --->   "%add_ln1118_35 = add i10 %trunc_ln1118, i10 36"   --->   Operation 918 'add' 'add_ln1118_35' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln1118_36 = zext i10 %add_ln1118_35"   --->   Operation 919 'zext' 'zext_ln1118_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 920 [1/1] (0.00ns)   --->   "%W_buf_addr_36 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_36"   --->   Operation 920 'getelementptr' 'W_buf_addr_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 921 [1/1] (1.73ns)   --->   "%add_ln1118_36 = add i10 %trunc_ln1118, i10 37"   --->   Operation 921 'add' 'add_ln1118_36' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln1118_37 = zext i10 %add_ln1118_36"   --->   Operation 922 'zext' 'zext_ln1118_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 923 [1/1] (0.00ns)   --->   "%W_buf_addr_37 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_37"   --->   Operation 923 'getelementptr' 'W_buf_addr_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i16 %W_buf_load_31"   --->   Operation 924 'sext' 'sext_ln1192_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 925 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1192_26 = mul i29 %sext_ln1192_26, i29 %sext_ln35_31"   --->   Operation 925 'mul' 'mul_ln1192_26' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 926 [1/1] (0.00ns)   --->   "%shl_ln728_25 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_23, i13 0"   --->   Operation 926 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 927 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i29 %shl_ln728_25, i29 %mul_ln1192_26"   --->   Operation 927 'add' 'add_ln1192_26' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_26, i32 13, i32 28"   --->   Operation 928 'partselect' 'trunc_ln708_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i16 %W_buf_load_32"   --->   Operation 929 'sext' 'sext_ln1192_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 930 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1192_27 = mul i29 %sext_ln1192_27, i29 %sext_ln35_32"   --->   Operation 930 'mul' 'mul_ln1192_27' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 931 [1/1] (0.00ns)   --->   "%shl_ln728_26 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_24, i13 0"   --->   Operation 931 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 932 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i29 %shl_ln728_26, i29 %mul_ln1192_27"   --->   Operation 932 'add' 'add_ln1192_27' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_27, i32 13, i32 28"   --->   Operation 933 'partselect' 'trunc_ln708_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 934 [2/2] (3.25ns)   --->   "%W_buf_load_36 = load i10 %W_buf_addr_36"   --->   Operation 934 'load' 'W_buf_load_36' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_23 : Operation 935 [2/2] (3.25ns)   --->   "%W_buf_load_37 = load i10 %W_buf_addr_37"   --->   Operation 935 'load' 'W_buf_load_37' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_23 : Operation 936 [1/2] (3.25ns)   --->   "%W_buf_load_47 = load i10 %W_buf_addr_47"   --->   Operation 936 'load' 'W_buf_load_47' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_23 : Operation 937 [1/2] (3.25ns)   --->   "%W_buf_load_48 = load i10 %W_buf_addr_48"   --->   Operation 937 'load' 'W_buf_load_48' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_23 : Operation 938 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_20 = add i16 %trunc_ln708_21, i16 %trunc_ln708_22"   --->   Operation 938 'add' 'add_ln703_20' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 939 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_23 = add i16 %add_ln703_22, i16 %add_ln703_20"   --->   Operation 939 'add' 'add_ln703_23' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 24 <SV = 23> <Delay = 6.38>
ST_24 : Operation 940 [1/1] (1.54ns)   --->   "%add_ln1116_40 = add i12 %mul_ln1116_5, i12 %zext_ln1116_17"   --->   Operation 940 'add' 'add_ln1116_40' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 941 [1/1] (1.54ns)   --->   "%add_ln1116_41 = add i12 %mul_ln1116_6, i12 %zext_ln1116_17"   --->   Operation 941 'add' 'add_ln1116_41' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 942 [1/1] (1.54ns)   --->   "%add_ln1116_61 = add i12 %mul_ln1116_5, i12 %zext_ln1116_19"   --->   Operation 942 'add' 'add_ln1116_61' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 943 [1/1] (1.54ns)   --->   "%add_ln1116_62 = add i12 %mul_ln1116_6, i12 %zext_ln1116_19"   --->   Operation 943 'add' 'add_ln1116_62' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_38)   --->   "%or_ln1116_5 = or i12 %mul_ln1116_13, i12 1"   --->   Operation 944 'or' 'or_ln1116_5' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 0.00>
ST_24 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_45)   --->   "%or_ln1116_6 = or i12 %mul_ln1116_15, i12 1"   --->   Operation 945 'or' 'or_ln1116_6' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 0.00>
ST_24 : Operation 946 [1/1] (1.54ns)   --->   "%add_ln1116_200 = add i12 %mul_ln1116_13, i12 2"   --->   Operation 946 'add' 'add_ln1116_200' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 947 [1/1] (1.54ns)   --->   "%add_ln1116_201 = add i12 %mul_ln1116_15, i12 2"   --->   Operation 947 'add' 'add_ln1116_201' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_38)   --->   "%select_ln32_46 = select i1 %icmp_ln35, i12 %or_ln1116_5, i12 %add_ln1116_40" [conv_7x7.cpp:32]   --->   Operation 948 'select' 'select_ln32_46' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_39)   --->   "%select_ln32_47 = select i1 %icmp_ln35, i12 %add_ln1116_200, i12 %add_ln1116_61" [conv_7x7.cpp:32]   --->   Operation 949 'select' 'select_ln32_47' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_45)   --->   "%select_ln32_53 = select i1 %icmp_ln35, i12 %or_ln1116_6, i12 %add_ln1116_41" [conv_7x7.cpp:32]   --->   Operation 950 'select' 'select_ln32_53' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_46)   --->   "%select_ln32_54 = select i1 %icmp_ln35, i12 %add_ln1116_201, i12 %add_ln1116_62" [conv_7x7.cpp:32]   --->   Operation 951 'select' 'select_ln32_54' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 952 [1/1] (1.54ns)   --->   "%add_ln1116_326 = add i12 %mul_ln1116_14, i12 %zext_ln1116_51"   --->   Operation 952 'add' 'add_ln1116_326' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 953 [1/1] (1.54ns)   --->   "%add_ln1116_327 = add i12 %mul_ln1116_16, i12 %zext_ln1116_51"   --->   Operation 953 'add' 'add_ln1116_327' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 954 [1/1] (1.54ns)   --->   "%add_ln1116_347 = add i12 %mul_ln1116_14, i12 %zext_ln1116_53"   --->   Operation 954 'add' 'add_ln1116_347' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 955 [1/1] (1.54ns)   --->   "%add_ln1116_348 = add i12 %mul_ln1116_16, i12 %zext_ln1116_53"   --->   Operation 955 'add' 'add_ln1116_348' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 956 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_38 = select i1 %and_ln32, i12 %add_ln1116_326, i12 %select_ln32_46" [conv_7x7.cpp:35]   --->   Operation 956 'select' 'select_ln35_38' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln1116_98 = zext i12 %select_ln35_38"   --->   Operation 957 'zext' 'zext_ln1116_98' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 958 [1/1] (0.00ns)   --->   "%X_buf_addr_36 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_98"   --->   Operation 958 'getelementptr' 'X_buf_addr_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 959 [2/2] (3.25ns)   --->   "%X_buf_load_36 = load i13 %X_buf_addr_36" [conv_7x7.cpp:35]   --->   Operation 959 'load' 'X_buf_load_36' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_24 : Operation 960 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_39 = select i1 %and_ln32, i12 %add_ln1116_347, i12 %select_ln32_47" [conv_7x7.cpp:35]   --->   Operation 960 'select' 'select_ln35_39' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln1116_99 = zext i12 %select_ln35_39"   --->   Operation 961 'zext' 'zext_ln1116_99' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 962 [1/1] (0.00ns)   --->   "%X_buf_addr_37 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_99"   --->   Operation 962 'getelementptr' 'X_buf_addr_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 963 [2/2] (3.25ns)   --->   "%X_buf_load_37 = load i13 %X_buf_addr_37" [conv_7x7.cpp:35]   --->   Operation 963 'load' 'X_buf_load_37' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_24 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln35_40 = sext i16 %X_buf_load_40" [conv_7x7.cpp:35]   --->   Operation 964 'sext' 'sext_ln35_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln35_41 = sext i16 %X_buf_load_41" [conv_7x7.cpp:35]   --->   Operation 965 'sext' 'sext_ln35_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 966 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_45 = select i1 %and_ln32, i12 %add_ln1116_327, i12 %select_ln32_53" [conv_7x7.cpp:35]   --->   Operation 966 'select' 'select_ln35_45' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 967 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_46 = select i1 %and_ln32, i12 %add_ln1116_348, i12 %select_ln32_54" [conv_7x7.cpp:35]   --->   Operation 967 'select' 'select_ln35_46' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 968 [1/2] (3.25ns)   --->   "%X_buf_load_47 = load i13 %X_buf_addr_47" [conv_7x7.cpp:35]   --->   Operation 968 'load' 'X_buf_load_47' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_24 : Operation 969 [1/2] (3.25ns)   --->   "%X_buf_load_48 = load i13 %X_buf_addr_48" [conv_7x7.cpp:35]   --->   Operation 969 'load' 'X_buf_load_48' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_24 : Operation 970 [1/1] (1.73ns)   --->   "%add_ln1118_37 = add i10 %trunc_ln1118, i10 38"   --->   Operation 970 'add' 'add_ln1118_37' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln1118_38 = zext i10 %add_ln1118_37"   --->   Operation 971 'zext' 'zext_ln1118_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 972 [1/1] (0.00ns)   --->   "%W_buf_addr_38 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_38"   --->   Operation 972 'getelementptr' 'W_buf_addr_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 973 [1/1] (1.73ns)   --->   "%add_ln1118_38 = add i10 %trunc_ln1118, i10 39"   --->   Operation 973 'add' 'add_ln1118_38' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln1118_39 = zext i10 %add_ln1118_38"   --->   Operation 974 'zext' 'zext_ln1118_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 975 [1/1] (0.00ns)   --->   "%W_buf_addr_39 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_39"   --->   Operation 975 'getelementptr' 'W_buf_addr_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 976 [1/2] (3.25ns)   --->   "%W_buf_load_36 = load i10 %W_buf_addr_36"   --->   Operation 976 'load' 'W_buf_load_36' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_24 : Operation 977 [1/2] (3.25ns)   --->   "%W_buf_load_37 = load i10 %W_buf_addr_37"   --->   Operation 977 'load' 'W_buf_load_37' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_24 : Operation 978 [2/2] (3.25ns)   --->   "%W_buf_load_38 = load i10 %W_buf_addr_38"   --->   Operation 978 'load' 'W_buf_load_38' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_24 : Operation 979 [2/2] (3.25ns)   --->   "%W_buf_load_39 = load i10 %W_buf_addr_39"   --->   Operation 979 'load' 'W_buf_load_39' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_24 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i16 %W_buf_load_40"   --->   Operation 980 'sext' 'sext_ln1192_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 981 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1192_34 = mul i29 %sext_ln1192_34, i29 %sext_ln35_40"   --->   Operation 981 'mul' 'mul_ln1192_34' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 982 [1/1] (0.00ns)   --->   "%shl_ln728_33 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_32, i13 0"   --->   Operation 982 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 983 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i29 %shl_ln728_33, i29 %mul_ln1192_34"   --->   Operation 983 'add' 'add_ln1192_34' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_34, i32 13, i32 28"   --->   Operation 984 'partselect' 'trunc_ln708_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i16 %W_buf_load_41"   --->   Operation 985 'sext' 'sext_ln1192_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 986 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1192_35 = mul i29 %sext_ln1192_35, i29 %sext_ln35_41"   --->   Operation 986 'mul' 'mul_ln1192_35' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 987 [1/1] (0.00ns)   --->   "%shl_ln728_34 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_33, i13 0"   --->   Operation 987 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_24 : Operation 988 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i29 %shl_ln728_34, i29 %mul_ln1192_35"   --->   Operation 988 'add' 'add_ln1192_35' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_35, i32 13, i32 28"   --->   Operation 989 'partselect' 'trunc_ln708_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.38>
ST_25 : Operation 990 [1/1] (1.54ns)   --->   "%add_ln1116_82 = add i12 %mul_ln1116_5, i12 %zext_ln1116_21"   --->   Operation 990 'add' 'add_ln1116_82' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 991 [1/1] (1.54ns)   --->   "%add_ln1116_83 = add i12 %mul_ln1116_6, i12 %zext_ln1116_21"   --->   Operation 991 'add' 'add_ln1116_83' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 992 [1/1] (1.54ns)   --->   "%add_ln1116_103 = add i12 %mul_ln1116_5, i12 %zext_ln1116_23"   --->   Operation 992 'add' 'add_ln1116_103' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 993 [1/1] (1.54ns)   --->   "%add_ln1116_104 = add i12 %mul_ln1116_6, i12 %zext_ln1116_23"   --->   Operation 993 'add' 'add_ln1116_104' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 994 [1/1] (1.54ns)   --->   "%add_ln1116_221 = add i12 %mul_ln1116_13, i12 3"   --->   Operation 994 'add' 'add_ln1116_221' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 995 [1/1] (1.54ns)   --->   "%add_ln1116_222 = add i12 %mul_ln1116_15, i12 3"   --->   Operation 995 'add' 'add_ln1116_222' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 996 [1/1] (1.54ns)   --->   "%add_ln1116_242 = add i12 %mul_ln1116_13, i12 4"   --->   Operation 996 'add' 'add_ln1116_242' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 997 [1/1] (1.54ns)   --->   "%add_ln1116_243 = add i12 %mul_ln1116_15, i12 4"   --->   Operation 997 'add' 'add_ln1116_243' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_40)   --->   "%select_ln32_48 = select i1 %icmp_ln35, i12 %add_ln1116_221, i12 %add_ln1116_82" [conv_7x7.cpp:32]   --->   Operation 998 'select' 'select_ln32_48' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_41)   --->   "%select_ln32_49 = select i1 %icmp_ln35, i12 %add_ln1116_242, i12 %add_ln1116_103" [conv_7x7.cpp:32]   --->   Operation 999 'select' 'select_ln32_49' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_47)   --->   "%select_ln32_55 = select i1 %icmp_ln35, i12 %add_ln1116_222, i12 %add_ln1116_83" [conv_7x7.cpp:32]   --->   Operation 1000 'select' 'select_ln32_55' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_48)   --->   "%select_ln32_56 = select i1 %icmp_ln35, i12 %add_ln1116_243, i12 %add_ln1116_104" [conv_7x7.cpp:32]   --->   Operation 1001 'select' 'select_ln32_56' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1002 [1/1] (1.54ns)   --->   "%add_ln1116_368 = add i12 %mul_ln1116_14, i12 %zext_ln1116_55"   --->   Operation 1002 'add' 'add_ln1116_368' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1003 [1/1] (1.54ns)   --->   "%add_ln1116_369 = add i12 %mul_ln1116_16, i12 %zext_ln1116_55"   --->   Operation 1003 'add' 'add_ln1116_369' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1004 [1/1] (1.54ns)   --->   "%add_ln1116_389 = add i12 %mul_ln1116_14, i12 %zext_ln1116_57"   --->   Operation 1004 'add' 'add_ln1116_389' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1005 [1/1] (1.54ns)   --->   "%add_ln1116_390 = add i12 %mul_ln1116_16, i12 %zext_ln1116_57"   --->   Operation 1005 'add' 'add_ln1116_390' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1006 [1/2] (3.25ns)   --->   "%X_buf_load_36 = load i13 %X_buf_addr_36" [conv_7x7.cpp:35]   --->   Operation 1006 'load' 'X_buf_load_36' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_25 : Operation 1007 [1/2] (3.25ns)   --->   "%X_buf_load_37 = load i13 %X_buf_addr_37" [conv_7x7.cpp:35]   --->   Operation 1007 'load' 'X_buf_load_37' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_25 : Operation 1008 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_40 = select i1 %and_ln32, i12 %add_ln1116_368, i12 %select_ln32_48" [conv_7x7.cpp:35]   --->   Operation 1008 'select' 'select_ln35_40' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln1116_100 = zext i12 %select_ln35_40"   --->   Operation 1009 'zext' 'zext_ln1116_100' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1010 [1/1] (0.00ns)   --->   "%X_buf_addr_38 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_100"   --->   Operation 1010 'getelementptr' 'X_buf_addr_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1011 [2/2] (3.25ns)   --->   "%X_buf_load_38 = load i13 %X_buf_addr_38" [conv_7x7.cpp:35]   --->   Operation 1011 'load' 'X_buf_load_38' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_25 : Operation 1012 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_41 = select i1 %and_ln32, i12 %add_ln1116_389, i12 %select_ln32_49" [conv_7x7.cpp:35]   --->   Operation 1012 'select' 'select_ln35_41' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln1116_101 = zext i12 %select_ln35_41"   --->   Operation 1013 'zext' 'zext_ln1116_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1014 [1/1] (0.00ns)   --->   "%X_buf_addr_39 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_101"   --->   Operation 1014 'getelementptr' 'X_buf_addr_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1015 [2/2] (3.25ns)   --->   "%X_buf_load_39 = load i13 %X_buf_addr_39" [conv_7x7.cpp:35]   --->   Operation 1015 'load' 'X_buf_load_39' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_25 : Operation 1016 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_47 = select i1 %and_ln32, i12 %add_ln1116_369, i12 %select_ln32_55" [conv_7x7.cpp:35]   --->   Operation 1016 'select' 'select_ln35_47' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1017 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_48 = select i1 %and_ln32, i12 %add_ln1116_390, i12 %select_ln32_56" [conv_7x7.cpp:35]   --->   Operation 1017 'select' 'select_ln35_48' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln35_47 = sext i16 %X_buf_load_47" [conv_7x7.cpp:35]   --->   Operation 1018 'sext' 'sext_ln35_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln35_48 = sext i16 %X_buf_load_48" [conv_7x7.cpp:35]   --->   Operation 1019 'sext' 'sext_ln35_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1020 [1/1] (1.73ns)   --->   "%add_ln1118_42 = add i10 %trunc_ln1118, i10 43"   --->   Operation 1020 'add' 'add_ln1118_42' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln1118_43 = zext i10 %add_ln1118_42"   --->   Operation 1021 'zext' 'zext_ln1118_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1022 [1/1] (0.00ns)   --->   "%W_buf_addr_43 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_43"   --->   Operation 1022 'getelementptr' 'W_buf_addr_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1023 [1/1] (1.73ns)   --->   "%add_ln1118_43 = add i10 %trunc_ln1118, i10 44"   --->   Operation 1023 'add' 'add_ln1118_43' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln1118_44 = zext i10 %add_ln1118_43"   --->   Operation 1024 'zext' 'zext_ln1118_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1025 [1/1] (0.00ns)   --->   "%W_buf_addr_44 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_44"   --->   Operation 1025 'getelementptr' 'W_buf_addr_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1026 [1/2] (3.25ns)   --->   "%W_buf_load_38 = load i10 %W_buf_addr_38"   --->   Operation 1026 'load' 'W_buf_load_38' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_25 : Operation 1027 [1/2] (3.25ns)   --->   "%W_buf_load_39 = load i10 %W_buf_addr_39"   --->   Operation 1027 'load' 'W_buf_load_39' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_25 : Operation 1028 [2/2] (3.25ns)   --->   "%W_buf_load_43 = load i10 %W_buf_addr_43"   --->   Operation 1028 'load' 'W_buf_load_43' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_25 : Operation 1029 [2/2] (3.25ns)   --->   "%W_buf_load_44 = load i10 %W_buf_addr_44"   --->   Operation 1029 'load' 'W_buf_load_44' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_25 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1192_40 = sext i16 %W_buf_load_47"   --->   Operation 1030 'sext' 'sext_ln1192_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1031 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1192_40 = mul i29 %sext_ln1192_40, i29 %sext_ln35_47"   --->   Operation 1031 'mul' 'mul_ln1192_40' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1032 [1/1] (0.00ns)   --->   "%shl_ln728_39 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_39, i13 0"   --->   Operation 1032 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1033 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i29 %shl_ln728_39, i29 %mul_ln1192_40"   --->   Operation 1033 'add' 'add_ln1192_40' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1034 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_40, i32 13, i32 28"   --->   Operation 1034 'partselect' 'trunc_ln708_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln1192_41 = sext i16 %W_buf_load_48"   --->   Operation 1035 'sext' 'sext_ln1192_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1036 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1192_41 = mul i29 %sext_ln1192_41, i29 %sext_ln35_48"   --->   Operation 1036 'mul' 'mul_ln1192_41' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1037 [1/1] (0.00ns)   --->   "%shl_ln728_40 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_40, i13 0"   --->   Operation 1037 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_25 : Operation 1038 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i29 %shl_ln728_40, i29 %mul_ln1192_41"   --->   Operation 1038 'add' 'add_ln1192_41' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_41, i32 13, i32 28"   --->   Operation 1039 'partselect' 'trunc_ln708_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.38>
ST_26 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln35_36 = sext i16 %X_buf_load_36" [conv_7x7.cpp:35]   --->   Operation 1040 'sext' 'sext_ln35_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln35_37 = sext i16 %X_buf_load_37" [conv_7x7.cpp:35]   --->   Operation 1041 'sext' 'sext_ln35_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1042 [1/2] (3.25ns)   --->   "%X_buf_load_38 = load i13 %X_buf_addr_38" [conv_7x7.cpp:35]   --->   Operation 1042 'load' 'X_buf_load_38' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_26 : Operation 1043 [1/2] (3.25ns)   --->   "%X_buf_load_39 = load i13 %X_buf_addr_39" [conv_7x7.cpp:35]   --->   Operation 1043 'load' 'X_buf_load_39' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_26 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln1116_105 = zext i12 %select_ln35_45"   --->   Operation 1044 'zext' 'zext_ln1116_105' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1045 [1/1] (0.00ns)   --->   "%X_buf_addr_43 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_105"   --->   Operation 1045 'getelementptr' 'X_buf_addr_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1046 [2/2] (3.25ns)   --->   "%X_buf_load_43 = load i13 %X_buf_addr_43" [conv_7x7.cpp:35]   --->   Operation 1046 'load' 'X_buf_load_43' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_26 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln1116_106 = zext i12 %select_ln35_46"   --->   Operation 1047 'zext' 'zext_ln1116_106' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1048 [1/1] (0.00ns)   --->   "%X_buf_addr_44 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_106"   --->   Operation 1048 'getelementptr' 'X_buf_addr_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1049 [2/2] (3.25ns)   --->   "%X_buf_load_44 = load i13 %X_buf_addr_44" [conv_7x7.cpp:35]   --->   Operation 1049 'load' 'X_buf_load_44' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_26 : Operation 1050 [1/1] (1.73ns)   --->   "%add_ln1118_44 = add i10 %trunc_ln1118, i10 45"   --->   Operation 1050 'add' 'add_ln1118_44' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln1118_45 = zext i10 %add_ln1118_44"   --->   Operation 1051 'zext' 'zext_ln1118_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1052 [1/1] (0.00ns)   --->   "%W_buf_addr_45 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_45"   --->   Operation 1052 'getelementptr' 'W_buf_addr_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1053 [1/1] (1.73ns)   --->   "%add_ln1118_45 = add i10 %trunc_ln1118, i10 46"   --->   Operation 1053 'add' 'add_ln1118_45' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln1118_46 = zext i10 %add_ln1118_45"   --->   Operation 1054 'zext' 'zext_ln1118_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1055 [1/1] (0.00ns)   --->   "%W_buf_addr_46 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_46"   --->   Operation 1055 'getelementptr' 'W_buf_addr_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i16 %W_buf_load_36"   --->   Operation 1056 'sext' 'sext_ln1192_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1057 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1192_30 = mul i29 %sext_ln1192_30, i29 %sext_ln35_36"   --->   Operation 1057 'mul' 'mul_ln1192_30' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1058 [1/1] (0.00ns)   --->   "%shl_ln728_29 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_28, i13 0"   --->   Operation 1058 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1059 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i29 %shl_ln728_29, i29 %mul_ln1192_30"   --->   Operation 1059 'add' 'add_ln1192_30' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_30, i32 13, i32 28"   --->   Operation 1060 'partselect' 'trunc_ln708_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i16 %W_buf_load_37"   --->   Operation 1061 'sext' 'sext_ln1192_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1062 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1192_31 = mul i29 %sext_ln1192_31, i29 %sext_ln35_37"   --->   Operation 1062 'mul' 'mul_ln1192_31' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1063 [1/1] (0.00ns)   --->   "%shl_ln728_30 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_29, i13 0"   --->   Operation 1063 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1064 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i29 %shl_ln728_30, i29 %mul_ln1192_31"   --->   Operation 1064 'add' 'add_ln1192_31' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_31, i32 13, i32 28"   --->   Operation 1065 'partselect' 'trunc_ln708_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 1066 [1/2] (3.25ns)   --->   "%W_buf_load_43 = load i10 %W_buf_addr_43"   --->   Operation 1066 'load' 'W_buf_load_43' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_26 : Operation 1067 [1/2] (3.25ns)   --->   "%W_buf_load_44 = load i10 %W_buf_addr_44"   --->   Operation 1067 'load' 'W_buf_load_44' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_26 : Operation 1068 [2/2] (3.25ns)   --->   "%W_buf_load_45 = load i10 %W_buf_addr_45"   --->   Operation 1068 'load' 'W_buf_load_45' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_26 : Operation 1069 [2/2] (3.25ns)   --->   "%W_buf_load_46 = load i10 %W_buf_addr_46"   --->   Operation 1069 'load' 'W_buf_load_46' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_26 : Operation 1070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_26 = add i16 %trunc_ln708_29, i16 %trunc_ln708_30"   --->   Operation 1070 'add' 'add_ln703_26' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_26 : Operation 1071 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_27 = add i16 %add_ln703_26, i16 %trunc_ln708_28"   --->   Operation 1071 'add' 'add_ln703_27' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 27 <SV = 26> <Delay = 6.38>
ST_27 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i12 %mul_ln1116_1"   --->   Operation 1072 'zext' 'zext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1073 [1/1] (1.67ns)   --->   "%add_ln1116_2 = add i13 %zext_ln1116_3, i13 2392"   --->   Operation 1073 'add' 'add_ln1116_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln1116_15 = zext i6 %w"   --->   Operation 1074 'zext' 'zext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1075 [1/1] (1.54ns)   --->   "%add_ln1116_14 = add i12 %mul_ln1116, i12 %zext_ln1116_15"   --->   Operation 1075 'add' 'add_ln1116_14' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1076 [1/1] (1.54ns)   --->   "%add_ln1116_15 = add i12 %mul_ln1116_1, i12 %zext_ln1116_15"   --->   Operation 1076 'add' 'add_ln1116_15' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln1116_33 = zext i12 %mul_ln1116_9"   --->   Operation 1077 'zext' 'zext_ln1116_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1078 [1/1] (1.67ns)   --->   "%add_ln1116_165 = add i13 %zext_ln1116_33, i13 2392"   --->   Operation 1078 'add' 'add_ln1116_165' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_2)   --->   "%select_ln32_10 = select i1 %icmp_ln35, i12 %mul_ln1116_2, i12 %add_ln1116_14" [conv_7x7.cpp:32]   --->   Operation 1079 'select' 'select_ln32_10' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_9)   --->   "%select_ln32_17 = select i1 %icmp_ln35, i12 %mul_ln1116_8, i12 %add_ln1116_15" [conv_7x7.cpp:32]   --->   Operation 1080 'select' 'select_ln32_17' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln1116_49 = zext i6 %indvars_iv_next199_dup"   --->   Operation 1081 'zext' 'zext_ln1116_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1082 [1/1] (1.54ns)   --->   "%add_ln1116_300 = add i12 %mul_ln1116_7, i12 %zext_ln1116_49"   --->   Operation 1082 'add' 'add_ln1116_300' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1083 [1/1] (1.54ns)   --->   "%add_ln1116_301 = add i12 %mul_ln1116_9, i12 %zext_ln1116_49"   --->   Operation 1083 'add' 'add_ln1116_301' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1084 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_2 = select i1 %and_ln32, i12 %add_ln1116_300, i12 %select_ln32_10" [conv_7x7.cpp:35]   --->   Operation 1084 'select' 'select_ln35_2' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1085 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_9 = select i1 %and_ln32, i12 %add_ln1116_301, i12 %select_ln32_17" [conv_7x7.cpp:35]   --->   Operation 1085 'select' 'select_ln35_9' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln35_38 = sext i16 %X_buf_load_38" [conv_7x7.cpp:35]   --->   Operation 1086 'sext' 'sext_ln35_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln35_39 = sext i16 %X_buf_load_39" [conv_7x7.cpp:35]   --->   Operation 1087 'sext' 'sext_ln35_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1088 [1/2] (3.25ns)   --->   "%X_buf_load_43 = load i13 %X_buf_addr_43" [conv_7x7.cpp:35]   --->   Operation 1088 'load' 'X_buf_load_43' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_27 : Operation 1089 [1/2] (3.25ns)   --->   "%X_buf_load_44 = load i13 %X_buf_addr_44" [conv_7x7.cpp:35]   --->   Operation 1089 'load' 'X_buf_load_44' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_27 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln1116_107 = zext i12 %select_ln35_47"   --->   Operation 1090 'zext' 'zext_ln1116_107' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1091 [1/1] (0.00ns)   --->   "%X_buf_addr_45 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_107"   --->   Operation 1091 'getelementptr' 'X_buf_addr_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1092 [2/2] (3.25ns)   --->   "%X_buf_load_45 = load i13 %X_buf_addr_45" [conv_7x7.cpp:35]   --->   Operation 1092 'load' 'X_buf_load_45' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_27 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln1116_108 = zext i12 %select_ln35_48"   --->   Operation 1093 'zext' 'zext_ln1116_108' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1094 [1/1] (0.00ns)   --->   "%X_buf_addr_46 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_108"   --->   Operation 1094 'getelementptr' 'X_buf_addr_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1095 [2/2] (3.25ns)   --->   "%X_buf_load_46 = load i13 %X_buf_addr_46" [conv_7x7.cpp:35]   --->   Operation 1095 'load' 'X_buf_load_46' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_27 : Operation 1096 [1/1] (1.73ns)   --->   "%add_ln1118_53 = add i10 %trunc_ln1118, i10 54"   --->   Operation 1096 'add' 'add_ln1118_53' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln1118_54 = zext i10 %add_ln1118_53"   --->   Operation 1097 'zext' 'zext_ln1118_54' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1098 [1/1] (0.00ns)   --->   "%W_buf_addr_54 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_54"   --->   Operation 1098 'getelementptr' 'W_buf_addr_54' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1099 [1/1] (1.73ns)   --->   "%add_ln1118_54 = add i10 %trunc_ln1118, i10 55"   --->   Operation 1099 'add' 'add_ln1118_54' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln1118_55 = zext i10 %add_ln1118_54"   --->   Operation 1100 'zext' 'zext_ln1118_55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1101 [1/1] (0.00ns)   --->   "%W_buf_addr_55 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_55"   --->   Operation 1101 'getelementptr' 'W_buf_addr_55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i16 %W_buf_load_38"   --->   Operation 1102 'sext' 'sext_ln1192_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1103 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1192_32 = mul i29 %sext_ln1192_32, i29 %sext_ln35_38"   --->   Operation 1103 'mul' 'mul_ln1192_32' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1104 [1/1] (0.00ns)   --->   "%shl_ln728_31 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_30, i13 0"   --->   Operation 1104 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1105 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i29 %shl_ln728_31, i29 %mul_ln1192_32"   --->   Operation 1105 'add' 'add_ln1192_32' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1106 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_32, i32 13, i32 28"   --->   Operation 1106 'partselect' 'trunc_ln708_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i16 %W_buf_load_39"   --->   Operation 1107 'sext' 'sext_ln1192_33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1108 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1192_33 = mul i29 %sext_ln1192_33, i29 %sext_ln35_39"   --->   Operation 1108 'mul' 'mul_ln1192_33' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1109 [1/1] (0.00ns)   --->   "%shl_ln728_32 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_31, i13 0"   --->   Operation 1109 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1110 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i29 %shl_ln728_32, i29 %mul_ln1192_33"   --->   Operation 1110 'add' 'add_ln1192_33' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1111 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_33, i32 13, i32 28"   --->   Operation 1111 'partselect' 'trunc_ln708_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_27 : Operation 1112 [1/2] (3.25ns)   --->   "%W_buf_load_45 = load i10 %W_buf_addr_45"   --->   Operation 1112 'load' 'W_buf_load_45' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_27 : Operation 1113 [1/2] (3.25ns)   --->   "%W_buf_load_46 = load i10 %W_buf_addr_46"   --->   Operation 1113 'load' 'W_buf_load_46' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_27 : Operation 1114 [2/2] (3.25ns)   --->   "%W_buf_load_54 = load i10 %W_buf_addr_54"   --->   Operation 1114 'load' 'W_buf_load_54' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_27 : Operation 1115 [2/2] (3.25ns)   --->   "%W_buf_load_55 = load i10 %W_buf_addr_55"   --->   Operation 1115 'load' 'W_buf_load_55' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 28 <SV = 27> <Delay = 6.38>
ST_28 : Operation 1116 [1/1] (1.67ns)   --->   "%add_ln1116_127 = add i13 %add_ln1116_2, i13 %zext_ln1116_24"   --->   Operation 1116 'add' 'add_ln1116_127' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1117 [1/1] (1.67ns)   --->   "%add_ln1116_148 = add i13 %add_ln1116_2, i13 %zext_ln1116_26"   --->   Operation 1117 'add' 'add_ln1116_148' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln1116_31 = zext i12 %mul_ln1116_8"   --->   Operation 1118 'zext' 'zext_ln1116_31' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1119 [1/1] (1.67ns)   --->   "%add_ln1116_266 = add i13 %zext_ln1116_31, i13 2397"   --->   Operation 1119 'add' 'add_ln1116_266' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1120 [1/1] (1.67ns)   --->   "%add_ln1116_287 = add i13 %zext_ln1116_31, i13 2398"   --->   Operation 1120 'add' 'add_ln1116_287' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_63)   --->   "%select_ln32_71 = select i1 %icmp_ln35, i13 %add_ln1116_266, i13 %add_ln1116_127" [conv_7x7.cpp:32]   --->   Operation 1121 'select' 'select_ln32_71' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_64)   --->   "%select_ln32_72 = select i1 %icmp_ln35, i13 %add_ln1116_287, i13 %add_ln1116_148" [conv_7x7.cpp:32]   --->   Operation 1122 'select' 'select_ln32_72' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1123 [1/1] (1.67ns)   --->   "%add_ln1116_413 = add i13 %add_ln1116_165, i13 %zext_ln1116_58"   --->   Operation 1123 'add' 'add_ln1116_413' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1124 [1/1] (1.67ns)   --->   "%add_ln1116_434 = add i13 %add_ln1116_165, i13 %zext_ln1116_60"   --->   Operation 1124 'add' 'add_ln1116_434' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln35_43 = sext i16 %X_buf_load_43" [conv_7x7.cpp:35]   --->   Operation 1125 'sext' 'sext_ln35_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln35_44 = sext i16 %X_buf_load_44" [conv_7x7.cpp:35]   --->   Operation 1126 'sext' 'sext_ln35_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1127 [1/2] (3.25ns)   --->   "%X_buf_load_45 = load i13 %X_buf_addr_45" [conv_7x7.cpp:35]   --->   Operation 1127 'load' 'X_buf_load_45' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_28 : Operation 1128 [1/2] (3.25ns)   --->   "%X_buf_load_46 = load i13 %X_buf_addr_46" [conv_7x7.cpp:35]   --->   Operation 1128 'load' 'X_buf_load_46' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_28 : Operation 1129 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_63 = select i1 %and_ln32, i13 %add_ln1116_413, i13 %select_ln32_71" [conv_7x7.cpp:35]   --->   Operation 1129 'select' 'select_ln35_63' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln1116_123 = zext i13 %select_ln35_63"   --->   Operation 1130 'zext' 'zext_ln1116_123' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1131 [1/1] (0.00ns)   --->   "%X_buf_addr_61 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_123"   --->   Operation 1131 'getelementptr' 'X_buf_addr_61' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1132 [2/2] (3.25ns)   --->   "%X_buf_load_61 = load i13 %X_buf_addr_61" [conv_7x7.cpp:35]   --->   Operation 1132 'load' 'X_buf_load_61' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_28 : Operation 1133 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_64 = select i1 %and_ln32, i13 %add_ln1116_434, i13 %select_ln32_72" [conv_7x7.cpp:35]   --->   Operation 1133 'select' 'select_ln35_64' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln1116_124 = zext i13 %select_ln35_64"   --->   Operation 1134 'zext' 'zext_ln1116_124' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1135 [1/1] (0.00ns)   --->   "%X_buf_addr_62 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_124"   --->   Operation 1135 'getelementptr' 'X_buf_addr_62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1136 [2/2] (3.25ns)   --->   "%X_buf_load_62 = load i13 %X_buf_addr_62" [conv_7x7.cpp:35]   --->   Operation 1136 'load' 'X_buf_load_62' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_28 : Operation 1137 [1/1] (1.73ns)   --->   "%add_ln1118_60 = add i10 %trunc_ln1118, i10 61"   --->   Operation 1137 'add' 'add_ln1118_60' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln1118_61 = zext i10 %add_ln1118_60"   --->   Operation 1138 'zext' 'zext_ln1118_61' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1139 [1/1] (0.00ns)   --->   "%W_buf_addr_61 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_61"   --->   Operation 1139 'getelementptr' 'W_buf_addr_61' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1140 [1/1] (1.73ns)   --->   "%add_ln1118_61 = add i10 %trunc_ln1118, i10 62"   --->   Operation 1140 'add' 'add_ln1118_61' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln1118_62 = zext i10 %add_ln1118_61"   --->   Operation 1141 'zext' 'zext_ln1118_62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1142 [1/1] (0.00ns)   --->   "%W_buf_addr_62 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_62"   --->   Operation 1142 'getelementptr' 'W_buf_addr_62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln1192_36 = sext i16 %W_buf_load_43"   --->   Operation 1143 'sext' 'sext_ln1192_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1144 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1192_36 = mul i29 %sext_ln1192_36, i29 %sext_ln35_43"   --->   Operation 1144 'mul' 'mul_ln1192_36' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1145 [1/1] (0.00ns)   --->   "%shl_ln728_35 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_35, i13 0"   --->   Operation 1145 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1146 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i29 %shl_ln728_35, i29 %mul_ln1192_36"   --->   Operation 1146 'add' 'add_ln1192_36' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln708_42 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_36, i32 13, i32 28"   --->   Operation 1147 'partselect' 'trunc_ln708_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i16 %W_buf_load_44"   --->   Operation 1148 'sext' 'sext_ln1192_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1149 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1192_37 = mul i29 %sext_ln1192_37, i29 %sext_ln35_44"   --->   Operation 1149 'mul' 'mul_ln1192_37' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1150 [1/1] (0.00ns)   --->   "%shl_ln728_36 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_36, i13 0"   --->   Operation 1150 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1151 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i29 %shl_ln728_36, i29 %mul_ln1192_37"   --->   Operation 1151 'add' 'add_ln1192_37' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln708_43 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_37, i32 13, i32 28"   --->   Operation 1152 'partselect' 'trunc_ln708_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_28 : Operation 1153 [1/2] (3.25ns)   --->   "%W_buf_load_54 = load i10 %W_buf_addr_54"   --->   Operation 1153 'load' 'W_buf_load_54' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_28 : Operation 1154 [1/2] (3.25ns)   --->   "%W_buf_load_55 = load i10 %W_buf_addr_55"   --->   Operation 1154 'load' 'W_buf_load_55' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_28 : Operation 1155 [2/2] (3.25ns)   --->   "%W_buf_load_61 = load i10 %W_buf_addr_61"   --->   Operation 1155 'load' 'W_buf_load_61' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_28 : Operation 1156 [2/2] (3.25ns)   --->   "%W_buf_load_62 = load i10 %W_buf_addr_62"   --->   Operation 1156 'load' 'W_buf_load_62' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 29 <SV = 28> <Delay = 6.38>
ST_29 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln1116_20 = zext i6 %empty_46"   --->   Operation 1157 'zext' 'zext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1158 [1/1] (1.67ns)   --->   "%add_ln1116_84 = add i13 %add_ln1116, i13 %zext_ln1116_20"   --->   Operation 1158 'add' 'add_ln1116_84' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln1116_22 = zext i6 %empty_47"   --->   Operation 1159 'zext' 'zext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1160 [1/1] (1.67ns)   --->   "%add_ln1116_105 = add i13 %add_ln1116, i13 %zext_ln1116_22"   --->   Operation 1160 'add' 'add_ln1116_105' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1161 [1/1] (1.67ns)   --->   "%add_ln1116_223 = add i13 %zext_ln1116_5, i13 2395"   --->   Operation 1161 'add' 'add_ln1116_223' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1162 [1/1] (1.67ns)   --->   "%add_ln1116_244 = add i13 %zext_ln1116_5, i13 2396"   --->   Operation 1162 'add' 'add_ln1116_244' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_54)   --->   "%select_ln32_62 = select i1 %icmp_ln35, i13 %add_ln1116_223, i13 %add_ln1116_84" [conv_7x7.cpp:32]   --->   Operation 1163 'select' 'select_ln32_62' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_55)   --->   "%select_ln32_63 = select i1 %icmp_ln35, i13 %add_ln1116_244, i13 %add_ln1116_105" [conv_7x7.cpp:32]   --->   Operation 1164 'select' 'select_ln32_63' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln1116_54 = zext i6 %p_mid1198"   --->   Operation 1165 'zext' 'zext_ln1116_54' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1166 [1/1] (1.67ns)   --->   "%add_ln1116_370 = add i13 %add_ln1116_161, i13 %zext_ln1116_54"   --->   Operation 1166 'add' 'add_ln1116_370' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1167 [1/1] (0.00ns)   --->   "%zext_ln1116_56 = zext i6 %p_mid1200"   --->   Operation 1167 'zext' 'zext_ln1116_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1168 [1/1] (1.67ns)   --->   "%add_ln1116_391 = add i13 %add_ln1116_161, i13 %zext_ln1116_56"   --->   Operation 1168 'add' 'add_ln1116_391' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln35_45 = sext i16 %X_buf_load_45" [conv_7x7.cpp:35]   --->   Operation 1169 'sext' 'sext_ln35_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln35_46 = sext i16 %X_buf_load_46" [conv_7x7.cpp:35]   --->   Operation 1170 'sext' 'sext_ln35_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1171 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_54 = select i1 %and_ln32, i13 %add_ln1116_370, i13 %select_ln32_62" [conv_7x7.cpp:35]   --->   Operation 1171 'select' 'select_ln35_54' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln1116_114 = zext i13 %select_ln35_54"   --->   Operation 1172 'zext' 'zext_ln1116_114' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1173 [1/1] (0.00ns)   --->   "%X_buf_addr_52 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_114"   --->   Operation 1173 'getelementptr' 'X_buf_addr_52' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1174 [2/2] (3.25ns)   --->   "%X_buf_load_52 = load i13 %X_buf_addr_52" [conv_7x7.cpp:35]   --->   Operation 1174 'load' 'X_buf_load_52' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_29 : Operation 1175 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_55 = select i1 %and_ln32, i13 %add_ln1116_391, i13 %select_ln32_63" [conv_7x7.cpp:35]   --->   Operation 1175 'select' 'select_ln35_55' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln1116_115 = zext i13 %select_ln35_55"   --->   Operation 1176 'zext' 'zext_ln1116_115' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1177 [1/1] (0.00ns)   --->   "%X_buf_addr_53 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_115"   --->   Operation 1177 'getelementptr' 'X_buf_addr_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1178 [2/2] (3.25ns)   --->   "%X_buf_load_53 = load i13 %X_buf_addr_53" [conv_7x7.cpp:35]   --->   Operation 1178 'load' 'X_buf_load_53' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_29 : Operation 1179 [1/2] (3.25ns)   --->   "%X_buf_load_61 = load i13 %X_buf_addr_61" [conv_7x7.cpp:35]   --->   Operation 1179 'load' 'X_buf_load_61' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_29 : Operation 1180 [1/2] (3.25ns)   --->   "%X_buf_load_62 = load i13 %X_buf_addr_62" [conv_7x7.cpp:35]   --->   Operation 1180 'load' 'X_buf_load_62' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_29 : Operation 1181 [1/1] (1.73ns)   --->   "%add_ln1118_49 = add i10 %trunc_ln1118, i10 50"   --->   Operation 1181 'add' 'add_ln1118_49' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln1118_50 = zext i10 %add_ln1118_49"   --->   Operation 1182 'zext' 'zext_ln1118_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1183 [1/1] (0.00ns)   --->   "%W_buf_addr_50 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_50"   --->   Operation 1183 'getelementptr' 'W_buf_addr_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1184 [1/1] (1.73ns)   --->   "%add_ln1118_50 = add i10 %trunc_ln1118, i10 51"   --->   Operation 1184 'add' 'add_ln1118_50' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln1118_51 = zext i10 %add_ln1118_50"   --->   Operation 1185 'zext' 'zext_ln1118_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1186 [1/1] (0.00ns)   --->   "%W_buf_addr_51 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_51"   --->   Operation 1186 'getelementptr' 'W_buf_addr_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln1192_38 = sext i16 %W_buf_load_45"   --->   Operation 1187 'sext' 'sext_ln1192_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1188 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1192_38 = mul i29 %sext_ln1192_38, i29 %sext_ln35_45"   --->   Operation 1188 'mul' 'mul_ln1192_38' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1189 [1/1] (0.00ns)   --->   "%shl_ln728_37 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_37, i13 0"   --->   Operation 1189 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1190 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i29 %shl_ln728_37, i29 %mul_ln1192_38"   --->   Operation 1190 'add' 'add_ln1192_38' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_38, i32 13, i32 28"   --->   Operation 1191 'partselect' 'trunc_ln708_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln1192_39 = sext i16 %W_buf_load_46"   --->   Operation 1192 'sext' 'sext_ln1192_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1193 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1192_39 = mul i29 %sext_ln1192_39, i29 %sext_ln35_46"   --->   Operation 1193 'mul' 'mul_ln1192_39' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1194 [1/1] (0.00ns)   --->   "%shl_ln728_38 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_38, i13 0"   --->   Operation 1194 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1195 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i29 %shl_ln728_38, i29 %mul_ln1192_39"   --->   Operation 1195 'add' 'add_ln1192_39' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_39, i32 13, i32 28"   --->   Operation 1196 'partselect' 'trunc_ln708_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_29 : Operation 1197 [2/2] (3.25ns)   --->   "%W_buf_load_50 = load i10 %W_buf_addr_50"   --->   Operation 1197 'load' 'W_buf_load_50' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_29 : Operation 1198 [2/2] (3.25ns)   --->   "%W_buf_load_51 = load i10 %W_buf_addr_51"   --->   Operation 1198 'load' 'W_buf_load_51' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_29 : Operation 1199 [1/2] (3.25ns)   --->   "%W_buf_load_61 = load i10 %W_buf_addr_61"   --->   Operation 1199 'load' 'W_buf_load_61' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_29 : Operation 1200 [1/2] (3.25ns)   --->   "%W_buf_load_62 = load i10 %W_buf_addr_62"   --->   Operation 1200 'load' 'W_buf_load_62' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_29 : Operation 1201 [1/1] (2.07ns)   --->   "%add_ln703_36 = add i16 %trunc_ln708_36, i16 %trunc_ln708_37"   --->   Operation 1201 'add' 'add_ln703_36' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1202 [1/1] (2.07ns)   --->   "%add_ln703_37 = add i16 %trunc_ln708_38, i16 %trunc_ln708_39"   --->   Operation 1202 'add' 'add_ln703_37' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.38>
ST_30 : Operation 1203 [1/1] (1.67ns)   --->   "%add_ln1116_43 = add i13 %add_ln1116_2, i13 %zext_ln1116_16"   --->   Operation 1203 'add' 'add_ln1116_43' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1204 [1/1] (1.67ns)   --->   "%add_ln1116_64 = add i13 %add_ln1116_2, i13 %zext_ln1116_18"   --->   Operation 1204 'add' 'add_ln1116_64' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1205 [1/1] (1.67ns)   --->   "%add_ln1116_182 = add i13 %zext_ln1116_31, i13 2393"   --->   Operation 1205 'add' 'add_ln1116_182' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1206 [1/1] (1.67ns)   --->   "%add_ln1116_203 = add i13 %zext_ln1116_31, i13 2394"   --->   Operation 1206 'add' 'add_ln1116_203' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_59)   --->   "%select_ln32_67 = select i1 %icmp_ln35, i13 %add_ln1116_182, i13 %add_ln1116_43" [conv_7x7.cpp:32]   --->   Operation 1207 'select' 'select_ln32_67' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_60)   --->   "%select_ln32_68 = select i1 %icmp_ln35, i13 %add_ln1116_203, i13 %add_ln1116_64" [conv_7x7.cpp:32]   --->   Operation 1208 'select' 'select_ln32_68' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1209 [1/1] (1.67ns)   --->   "%add_ln1116_329 = add i13 %add_ln1116_165, i13 %zext_ln1116_50"   --->   Operation 1209 'add' 'add_ln1116_329' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1210 [1/1] (1.67ns)   --->   "%add_ln1116_350 = add i13 %add_ln1116_165, i13 %zext_ln1116_52"   --->   Operation 1210 'add' 'add_ln1116_350' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1211 [1/2] (3.25ns)   --->   "%X_buf_load_52 = load i13 %X_buf_addr_52" [conv_7x7.cpp:35]   --->   Operation 1211 'load' 'X_buf_load_52' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_30 : Operation 1212 [1/2] (3.25ns)   --->   "%X_buf_load_53 = load i13 %X_buf_addr_53" [conv_7x7.cpp:35]   --->   Operation 1212 'load' 'X_buf_load_53' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_30 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln35_54 = sext i16 %X_buf_load_54" [conv_7x7.cpp:35]   --->   Operation 1213 'sext' 'sext_ln35_54' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln35_55 = sext i16 %X_buf_load_55" [conv_7x7.cpp:35]   --->   Operation 1214 'sext' 'sext_ln35_55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1215 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_59 = select i1 %and_ln32, i13 %add_ln1116_329, i13 %select_ln32_67" [conv_7x7.cpp:35]   --->   Operation 1215 'select' 'select_ln35_59' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln1116_119 = zext i13 %select_ln35_59"   --->   Operation 1216 'zext' 'zext_ln1116_119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1217 [1/1] (0.00ns)   --->   "%X_buf_addr_57 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_119"   --->   Operation 1217 'getelementptr' 'X_buf_addr_57' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1218 [2/2] (3.25ns)   --->   "%X_buf_load_57 = load i13 %X_buf_addr_57" [conv_7x7.cpp:35]   --->   Operation 1218 'load' 'X_buf_load_57' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_30 : Operation 1219 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_60 = select i1 %and_ln32, i13 %add_ln1116_350, i13 %select_ln32_68" [conv_7x7.cpp:35]   --->   Operation 1219 'select' 'select_ln35_60' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln1116_120 = zext i13 %select_ln35_60"   --->   Operation 1220 'zext' 'zext_ln1116_120' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1221 [1/1] (0.00ns)   --->   "%X_buf_addr_58 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_120"   --->   Operation 1221 'getelementptr' 'X_buf_addr_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1222 [2/2] (3.25ns)   --->   "%X_buf_load_58 = load i13 %X_buf_addr_58" [conv_7x7.cpp:35]   --->   Operation 1222 'load' 'X_buf_load_58' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_30 : Operation 1223 [1/1] (1.73ns)   --->   "%add_ln1118_51 = add i10 %trunc_ln1118, i10 52"   --->   Operation 1223 'add' 'add_ln1118_51' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln1118_52 = zext i10 %add_ln1118_51"   --->   Operation 1224 'zext' 'zext_ln1118_52' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1225 [1/1] (0.00ns)   --->   "%W_buf_addr_52 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_52"   --->   Operation 1225 'getelementptr' 'W_buf_addr_52' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1226 [1/1] (1.73ns)   --->   "%add_ln1118_52 = add i10 %trunc_ln1118, i10 53"   --->   Operation 1226 'add' 'add_ln1118_52' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln1118_53 = zext i10 %add_ln1118_52"   --->   Operation 1227 'zext' 'zext_ln1118_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1228 [1/1] (0.00ns)   --->   "%W_buf_addr_53 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_53"   --->   Operation 1228 'getelementptr' 'W_buf_addr_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1229 [1/2] (3.25ns)   --->   "%W_buf_load_50 = load i10 %W_buf_addr_50"   --->   Operation 1229 'load' 'W_buf_load_50' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_30 : Operation 1230 [1/2] (3.25ns)   --->   "%W_buf_load_51 = load i10 %W_buf_addr_51"   --->   Operation 1230 'load' 'W_buf_load_51' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_30 : Operation 1231 [2/2] (3.25ns)   --->   "%W_buf_load_52 = load i10 %W_buf_addr_52"   --->   Operation 1231 'load' 'W_buf_load_52' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_30 : Operation 1232 [2/2] (3.25ns)   --->   "%W_buf_load_53 = load i10 %W_buf_addr_53"   --->   Operation 1232 'load' 'W_buf_load_53' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_30 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln1192_46 = sext i16 %W_buf_load_54"   --->   Operation 1233 'sext' 'sext_ln1192_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1234 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1192_46 = mul i29 %sext_ln1192_46, i29 %sext_ln35_54"   --->   Operation 1234 'mul' 'mul_ln1192_46' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1235 [1/1] (0.00ns)   --->   "%shl_ln728_45 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_46, i13 0"   --->   Operation 1235 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1236 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i29 %shl_ln728_45, i29 %mul_ln1192_46"   --->   Operation 1236 'add' 'add_ln1192_46' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln708_53 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_46, i32 13, i32 28"   --->   Operation 1237 'partselect' 'trunc_ln708_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln1192_47 = sext i16 %W_buf_load_55"   --->   Operation 1238 'sext' 'sext_ln1192_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1239 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1192_47 = mul i29 %sext_ln1192_47, i29 %sext_ln35_55"   --->   Operation 1239 'mul' 'mul_ln1192_47' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1240 [1/1] (0.00ns)   --->   "%shl_ln728_46 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_47, i13 0"   --->   Operation 1240 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_30 : Operation 1241 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i29 %shl_ln728_46, i29 %mul_ln1192_47"   --->   Operation 1241 'add' 'add_ln1192_47' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1242 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_47, i32 13, i32 28"   --->   Operation 1242 'partselect' 'trunc_ln708_54' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 6.38>
ST_31 : Operation 1243 [1/1] (1.67ns)   --->   "%add_ln1116_4 = add i13 %zext_ln1116_5, i13 2392"   --->   Operation 1243 'add' 'add_ln1116_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln1116_14 = zext i6 %w"   --->   Operation 1244 'zext' 'zext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1245 [1/1] (1.54ns)   --->   "%add_ln1116_16 = add i12 %mul_ln1116_2, i12 %zext_ln1116_15"   --->   Operation 1245 'add' 'add_ln1116_16' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1246 [1/1] (1.67ns)   --->   "%add_ln1116_21 = add i13 %add_ln1116, i13 %zext_ln1116_14"   --->   Operation 1246 'add' 'add_ln1116_21' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1247 [1/1] (1.67ns)   --->   "%add_ln1116_22 = add i13 %add_ln1116_2, i13 %zext_ln1116_14"   --->   Operation 1247 'add' 'add_ln1116_22' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1248 [1/1] (1.67ns)   --->   "%add_ln1116_85 = add i13 %add_ln1116_2, i13 %zext_ln1116_20"   --->   Operation 1248 'add' 'add_ln1116_85' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1249 [1/1] (1.67ns)   --->   "%add_ln1116_106 = add i13 %add_ln1116_2, i13 %zext_ln1116_22"   --->   Operation 1249 'add' 'add_ln1116_106' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1250 [1/1] (1.67ns)   --->   "%add_ln1116_163 = add i13 %zext_ln1116_31, i13 2392"   --->   Operation 1250 'add' 'add_ln1116_163' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln1116_35 = zext i12 %mul_ln1116_10"   --->   Operation 1251 'zext' 'zext_ln1116_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1252 [1/1] (1.67ns)   --->   "%add_ln1116_167 = add i13 %zext_ln1116_35, i13 2392"   --->   Operation 1252 'add' 'add_ln1116_167' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1253 [1/1] (1.67ns)   --->   "%add_ln1116_224 = add i13 %zext_ln1116_31, i13 2395"   --->   Operation 1253 'add' 'add_ln1116_224' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1254 [1/1] (1.67ns)   --->   "%add_ln1116_245 = add i13 %zext_ln1116_31, i13 2396"   --->   Operation 1254 'add' 'add_ln1116_245' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_16)   --->   "%select_ln32_24 = select i1 %icmp_ln35, i12 %mul_ln1116_4, i12 %add_ln1116_16" [conv_7x7.cpp:32]   --->   Operation 1255 'select' 'select_ln32_24' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_51)   --->   "%select_ln32_59 = select i1 %icmp_ln35, i13 %add_ln1116_4, i13 %add_ln1116_21" [conv_7x7.cpp:32]   --->   Operation 1256 'select' 'select_ln32_59' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_58)   --->   "%select_ln32_66 = select i1 %icmp_ln35, i13 %add_ln1116_163, i13 %add_ln1116_22" [conv_7x7.cpp:32]   --->   Operation 1257 'select' 'select_ln32_66' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_61)   --->   "%select_ln32_69 = select i1 %icmp_ln35, i13 %add_ln1116_224, i13 %add_ln1116_85" [conv_7x7.cpp:32]   --->   Operation 1258 'select' 'select_ln32_69' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_62)   --->   "%select_ln32_70 = select i1 %icmp_ln35, i13 %add_ln1116_245, i13 %add_ln1116_106" [conv_7x7.cpp:32]   --->   Operation 1259 'select' 'select_ln32_70' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln1116_48 = zext i6 %indvars_iv_next199_dup"   --->   Operation 1260 'zext' 'zext_ln1116_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1261 [1/1] (1.54ns)   --->   "%add_ln1116_302 = add i12 %mul_ln1116_10, i12 %zext_ln1116_49"   --->   Operation 1261 'add' 'add_ln1116_302' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1262 [1/1] (1.67ns)   --->   "%add_ln1116_307 = add i13 %add_ln1116_161, i13 %zext_ln1116_48"   --->   Operation 1262 'add' 'add_ln1116_307' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1263 [1/1] (1.67ns)   --->   "%add_ln1116_308 = add i13 %add_ln1116_165, i13 %zext_ln1116_48"   --->   Operation 1263 'add' 'add_ln1116_308' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1264 [1/1] (1.67ns)   --->   "%add_ln1116_371 = add i13 %add_ln1116_165, i13 %zext_ln1116_54"   --->   Operation 1264 'add' 'add_ln1116_371' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1265 [1/1] (1.67ns)   --->   "%add_ln1116_392 = add i13 %add_ln1116_165, i13 %zext_ln1116_56"   --->   Operation 1265 'add' 'add_ln1116_392' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1266 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_16 = select i1 %and_ln32, i12 %add_ln1116_302, i12 %select_ln32_24" [conv_7x7.cpp:35]   --->   Operation 1266 'select' 'select_ln35_16' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1267 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_51 = select i1 %and_ln32, i13 %add_ln1116_307, i13 %select_ln32_59" [conv_7x7.cpp:35]   --->   Operation 1267 'select' 'select_ln35_51' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1268 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_58 = select i1 %and_ln32, i13 %add_ln1116_308, i13 %select_ln32_66" [conv_7x7.cpp:35]   --->   Operation 1268 'select' 'select_ln35_58' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1269 [1/2] (3.25ns)   --->   "%X_buf_load_57 = load i13 %X_buf_addr_57" [conv_7x7.cpp:35]   --->   Operation 1269 'load' 'X_buf_load_57' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_31 : Operation 1270 [1/2] (3.25ns)   --->   "%X_buf_load_58 = load i13 %X_buf_addr_58" [conv_7x7.cpp:35]   --->   Operation 1270 'load' 'X_buf_load_58' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_31 : Operation 1271 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_61 = select i1 %and_ln32, i13 %add_ln1116_371, i13 %select_ln32_69" [conv_7x7.cpp:35]   --->   Operation 1271 'select' 'select_ln35_61' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln1116_121 = zext i13 %select_ln35_61"   --->   Operation 1272 'zext' 'zext_ln1116_121' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1273 [1/1] (0.00ns)   --->   "%X_buf_addr_59 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_121"   --->   Operation 1273 'getelementptr' 'X_buf_addr_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1274 [2/2] (3.25ns)   --->   "%X_buf_load_59 = load i13 %X_buf_addr_59" [conv_7x7.cpp:35]   --->   Operation 1274 'load' 'X_buf_load_59' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_31 : Operation 1275 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_62 = select i1 %and_ln32, i13 %add_ln1116_392, i13 %select_ln32_70" [conv_7x7.cpp:35]   --->   Operation 1275 'select' 'select_ln35_62' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln1116_122 = zext i13 %select_ln35_62"   --->   Operation 1276 'zext' 'zext_ln1116_122' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1277 [1/1] (0.00ns)   --->   "%X_buf_addr_60 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_122"   --->   Operation 1277 'getelementptr' 'X_buf_addr_60' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1278 [2/2] (3.25ns)   --->   "%X_buf_load_60 = load i13 %X_buf_addr_60" [conv_7x7.cpp:35]   --->   Operation 1278 'load' 'X_buf_load_60' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_31 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln35_61 = sext i16 %X_buf_load_61" [conv_7x7.cpp:35]   --->   Operation 1279 'sext' 'sext_ln35_61' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln35_62 = sext i16 %X_buf_load_62" [conv_7x7.cpp:35]   --->   Operation 1280 'sext' 'sext_ln35_62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1281 [1/1] (1.73ns)   --->   "%add_ln1118_56 = add i10 %trunc_ln1118, i10 57"   --->   Operation 1281 'add' 'add_ln1118_56' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln1118_57 = zext i10 %add_ln1118_56"   --->   Operation 1282 'zext' 'zext_ln1118_57' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1283 [1/1] (0.00ns)   --->   "%W_buf_addr_57 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_57"   --->   Operation 1283 'getelementptr' 'W_buf_addr_57' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1284 [1/1] (1.73ns)   --->   "%add_ln1118_57 = add i10 %trunc_ln1118, i10 58"   --->   Operation 1284 'add' 'add_ln1118_57' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln1118_58 = zext i10 %add_ln1118_57"   --->   Operation 1285 'zext' 'zext_ln1118_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1286 [1/1] (0.00ns)   --->   "%W_buf_addr_58 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_58"   --->   Operation 1286 'getelementptr' 'W_buf_addr_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1287 [1/2] (3.25ns)   --->   "%W_buf_load_52 = load i10 %W_buf_addr_52"   --->   Operation 1287 'load' 'W_buf_load_52' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_31 : Operation 1288 [1/2] (3.25ns)   --->   "%W_buf_load_53 = load i10 %W_buf_addr_53"   --->   Operation 1288 'load' 'W_buf_load_53' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_31 : Operation 1289 [2/2] (3.25ns)   --->   "%W_buf_load_57 = load i10 %W_buf_addr_57"   --->   Operation 1289 'load' 'W_buf_load_57' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_31 : Operation 1290 [2/2] (3.25ns)   --->   "%W_buf_load_58 = load i10 %W_buf_addr_58"   --->   Operation 1290 'load' 'W_buf_load_58' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_31 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln1192_52 = sext i16 %W_buf_load_61"   --->   Operation 1291 'sext' 'sext_ln1192_52' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1292 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1192_52 = mul i29 %sext_ln1192_52, i29 %sext_ln35_61"   --->   Operation 1292 'mul' 'mul_ln1192_52' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1293 [1/1] (0.00ns)   --->   "%shl_ln728_51 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_53, i13 0"   --->   Operation 1293 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1294 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i29 %shl_ln728_51, i29 %mul_ln1192_52"   --->   Operation 1294 'add' 'add_ln1192_52' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1295 [1/1] (0.00ns)   --->   "%trunc_ln708_60 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_52, i32 13, i32 28"   --->   Operation 1295 'partselect' 'trunc_ln708_60' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln1192_53 = sext i16 %W_buf_load_62"   --->   Operation 1296 'sext' 'sext_ln1192_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1297 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1192_53 = mul i29 %sext_ln1192_53, i29 %sext_ln35_62"   --->   Operation 1297 'mul' 'mul_ln1192_53' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1298 [1/1] (0.00ns)   --->   "%shl_ln728_52 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_54, i13 0"   --->   Operation 1298 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 1299 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_53 = add i29 %shl_ln728_52, i29 %mul_ln1192_53"   --->   Operation 1299 'add' 'add_ln1192_53' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln708_61 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_53, i32 13, i32 28"   --->   Operation 1300 'partselect' 'trunc_ln708_61' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 6.38>
ST_32 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i12 %mul_ln1116_3"   --->   Operation 1301 'zext' 'zext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1302 [1/1] (1.67ns)   --->   "%add_ln1116_6 = add i13 %zext_ln1116_7, i13 2392"   --->   Operation 1302 'add' 'add_ln1116_6' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i12 %mul_ln1116_4"   --->   Operation 1303 'zext' 'zext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1304 [1/1] (1.54ns)   --->   "%add_ln1116_17 = add i12 %mul_ln1116_3, i12 %zext_ln1116_15"   --->   Operation 1304 'add' 'add_ln1116_17' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1305 [1/1] (1.67ns)   --->   "%add_ln1116_128 = add i13 %add_ln1116_4, i13 %zext_ln1116_24"   --->   Operation 1305 'add' 'add_ln1116_128' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1306 [1/1] (1.67ns)   --->   "%add_ln1116_149 = add i13 %add_ln1116_4, i13 %zext_ln1116_26"   --->   Operation 1306 'add' 'add_ln1116_149' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln1116_37 = zext i12 %mul_ln1116_11"   --->   Operation 1307 'zext' 'zext_ln1116_37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1308 [1/1] (1.67ns)   --->   "%add_ln1116_169 = add i13 %zext_ln1116_37, i13 2392"   --->   Operation 1308 'add' 'add_ln1116_169' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1309 [1/1] (1.67ns)   --->   "%add_ln1116_267 = add i13 %zext_ln1116_9, i13 2397"   --->   Operation 1309 'add' 'add_ln1116_267' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1310 [1/1] (1.67ns)   --->   "%add_ln1116_288 = add i13 %zext_ln1116_9, i13 2398"   --->   Operation 1310 'add' 'add_ln1116_288' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_23)   --->   "%select_ln32_31 = select i1 %icmp_ln35, i12 %mul_ln1116_5, i12 %add_ln1116_17" [conv_7x7.cpp:32]   --->   Operation 1311 'select' 'select_ln32_31' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_70)   --->   "%select_ln32_78 = select i1 %icmp_ln35, i13 %add_ln1116_267, i13 %add_ln1116_128" [conv_7x7.cpp:32]   --->   Operation 1312 'select' 'select_ln32_78' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_71)   --->   "%select_ln32_79 = select i1 %icmp_ln35, i13 %add_ln1116_288, i13 %add_ln1116_149" [conv_7x7.cpp:32]   --->   Operation 1313 'select' 'select_ln32_79' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1314 [1/1] (1.54ns)   --->   "%add_ln1116_303 = add i12 %mul_ln1116_11, i12 %zext_ln1116_49"   --->   Operation 1314 'add' 'add_ln1116_303' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1315 [1/1] (1.67ns)   --->   "%add_ln1116_414 = add i13 %add_ln1116_167, i13 %zext_ln1116_58"   --->   Operation 1315 'add' 'add_ln1116_414' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1316 [1/1] (1.67ns)   --->   "%add_ln1116_435 = add i13 %add_ln1116_167, i13 %zext_ln1116_60"   --->   Operation 1316 'add' 'add_ln1116_435' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1317 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_23 = select i1 %and_ln32, i12 %add_ln1116_303, i12 %select_ln32_31" [conv_7x7.cpp:35]   --->   Operation 1317 'select' 'select_ln35_23' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln35_50 = sext i16 %X_buf_load_50" [conv_7x7.cpp:35]   --->   Operation 1318 'sext' 'sext_ln35_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln35_51 = sext i16 %X_buf_load_51" [conv_7x7.cpp:35]   --->   Operation 1319 'sext' 'sext_ln35_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1320 [1/2] (3.25ns)   --->   "%X_buf_load_59 = load i13 %X_buf_addr_59" [conv_7x7.cpp:35]   --->   Operation 1320 'load' 'X_buf_load_59' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_32 : Operation 1321 [1/2] (3.25ns)   --->   "%X_buf_load_60 = load i13 %X_buf_addr_60" [conv_7x7.cpp:35]   --->   Operation 1321 'load' 'X_buf_load_60' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_32 : Operation 1322 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_70 = select i1 %and_ln32, i13 %add_ln1116_414, i13 %select_ln32_78" [conv_7x7.cpp:35]   --->   Operation 1322 'select' 'select_ln35_70' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln1116_130 = zext i13 %select_ln35_70"   --->   Operation 1323 'zext' 'zext_ln1116_130' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1324 [1/1] (0.00ns)   --->   "%X_buf_addr_68 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_130"   --->   Operation 1324 'getelementptr' 'X_buf_addr_68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1325 [2/2] (3.25ns)   --->   "%X_buf_load_68 = load i13 %X_buf_addr_68" [conv_7x7.cpp:35]   --->   Operation 1325 'load' 'X_buf_load_68' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_32 : Operation 1326 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_71 = select i1 %and_ln32, i13 %add_ln1116_435, i13 %select_ln32_79" [conv_7x7.cpp:35]   --->   Operation 1326 'select' 'select_ln35_71' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln1116_131 = zext i13 %select_ln35_71"   --->   Operation 1327 'zext' 'zext_ln1116_131' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1328 [1/1] (0.00ns)   --->   "%X_buf_addr_69 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_131"   --->   Operation 1328 'getelementptr' 'X_buf_addr_69' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1329 [2/2] (3.25ns)   --->   "%X_buf_load_69 = load i13 %X_buf_addr_69" [conv_7x7.cpp:35]   --->   Operation 1329 'load' 'X_buf_load_69' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_32 : Operation 1330 [1/1] (1.73ns)   --->   "%add_ln1118_58 = add i10 %trunc_ln1118, i10 59"   --->   Operation 1330 'add' 'add_ln1118_58' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln1118_59 = zext i10 %add_ln1118_58"   --->   Operation 1331 'zext' 'zext_ln1118_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1332 [1/1] (0.00ns)   --->   "%W_buf_addr_59 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_59"   --->   Operation 1332 'getelementptr' 'W_buf_addr_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1333 [1/1] (1.73ns)   --->   "%add_ln1118_59 = add i10 %trunc_ln1118, i10 60"   --->   Operation 1333 'add' 'add_ln1118_59' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln1118_60 = zext i10 %add_ln1118_59"   --->   Operation 1334 'zext' 'zext_ln1118_60' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1335 [1/1] (0.00ns)   --->   "%W_buf_addr_60 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_60"   --->   Operation 1335 'getelementptr' 'W_buf_addr_60' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln1192_42 = sext i16 %W_buf_load_50"   --->   Operation 1336 'sext' 'sext_ln1192_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1337 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1192_42 = mul i29 %sext_ln1192_42, i29 %sext_ln35_50"   --->   Operation 1337 'mul' 'mul_ln1192_42' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1338 [1/1] (0.00ns)   --->   "%shl_ln728_41 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_42, i13 0"   --->   Operation 1338 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1339 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i29 %shl_ln728_41, i29 %mul_ln1192_42"   --->   Operation 1339 'add' 'add_ln1192_42' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1340 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_42, i32 13, i32 28"   --->   Operation 1340 'partselect' 'trunc_ln708_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln1192_43 = sext i16 %W_buf_load_51"   --->   Operation 1341 'sext' 'sext_ln1192_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1342 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1192_43 = mul i29 %sext_ln1192_43, i29 %sext_ln35_51"   --->   Operation 1342 'mul' 'mul_ln1192_43' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1343 [1/1] (0.00ns)   --->   "%shl_ln728_42 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_43, i13 0"   --->   Operation 1343 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1344 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i29 %shl_ln728_42, i29 %mul_ln1192_43"   --->   Operation 1344 'add' 'add_ln1192_43' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1345 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_43, i32 13, i32 28"   --->   Operation 1345 'partselect' 'trunc_ln708_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_32 : Operation 1346 [1/2] (3.25ns)   --->   "%W_buf_load_57 = load i10 %W_buf_addr_57"   --->   Operation 1346 'load' 'W_buf_load_57' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_32 : Operation 1347 [1/2] (3.25ns)   --->   "%W_buf_load_58 = load i10 %W_buf_addr_58"   --->   Operation 1347 'load' 'W_buf_load_58' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_32 : Operation 1348 [2/2] (3.25ns)   --->   "%W_buf_load_59 = load i10 %W_buf_addr_59"   --->   Operation 1348 'load' 'W_buf_load_59' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_32 : Operation 1349 [2/2] (3.25ns)   --->   "%W_buf_load_60 = load i10 %W_buf_addr_60"   --->   Operation 1349 'load' 'W_buf_load_60' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_32 : Operation 1350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_40 = add i16 %trunc_ln708_43, i16 %trunc_ln708_44"   --->   Operation 1350 'add' 'add_ln703_40' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_32 : Operation 1351 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_41 = add i16 %add_ln703_40, i16 %trunc_ln708_42"   --->   Operation 1351 'add' 'add_ln703_41' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 33 <SV = 32> <Delay = 6.38>
ST_33 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i12 %mul_ln1116_5"   --->   Operation 1352 'zext' 'zext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1353 [1/1] (1.54ns)   --->   "%add_ln1116_18 = add i12 %mul_ln1116_4, i12 %zext_ln1116_15"   --->   Operation 1353 'add' 'add_ln1116_18' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1354 [1/1] (1.54ns)   --->   "%add_ln1116_19 = add i12 %mul_ln1116_5, i12 %zext_ln1116_15"   --->   Operation 1354 'add' 'add_ln1116_19' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1355 [1/1] (1.54ns)   --->   "%add_ln1116_20 = add i12 %mul_ln1116_6, i12 %zext_ln1116_15"   --->   Operation 1355 'add' 'add_ln1116_20' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1356 [1/1] (1.67ns)   --->   "%add_ln1116_129 = add i13 %add_ln1116_6, i13 %zext_ln1116_24"   --->   Operation 1356 'add' 'add_ln1116_129' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1357 [1/1] (1.67ns)   --->   "%add_ln1116_150 = add i13 %add_ln1116_6, i13 %zext_ln1116_26"   --->   Operation 1357 'add' 'add_ln1116_150' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1358 [1/1] (1.67ns)   --->   "%add_ln1116_268 = add i13 %zext_ln1116_11, i13 2397"   --->   Operation 1358 'add' 'add_ln1116_268' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1359 [1/1] (1.67ns)   --->   "%add_ln1116_289 = add i13 %zext_ln1116_11, i13 2398"   --->   Operation 1359 'add' 'add_ln1116_289' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_30)   --->   "%select_ln32_38 = select i1 %icmp_ln35, i12 %mul_ln1116_6, i12 %add_ln1116_18" [conv_7x7.cpp:32]   --->   Operation 1360 'select' 'select_ln32_38' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_37)   --->   "%select_ln32_45 = select i1 %icmp_ln35, i12 %mul_ln1116_13, i12 %add_ln1116_19" [conv_7x7.cpp:32]   --->   Operation 1361 'select' 'select_ln32_45' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_44)   --->   "%select_ln32_52 = select i1 %icmp_ln35, i12 %mul_ln1116_15, i12 %add_ln1116_20" [conv_7x7.cpp:32]   --->   Operation 1362 'select' 'select_ln32_52' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_77)   --->   "%select_ln32_85 = select i1 %icmp_ln35, i13 %add_ln1116_268, i13 %add_ln1116_129" [conv_7x7.cpp:32]   --->   Operation 1363 'select' 'select_ln32_85' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_78)   --->   "%select_ln32_86 = select i1 %icmp_ln35, i13 %add_ln1116_289, i13 %add_ln1116_150" [conv_7x7.cpp:32]   --->   Operation 1364 'select' 'select_ln32_86' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1365 [1/1] (1.54ns)   --->   "%add_ln1116_304 = add i12 %mul_ln1116_12, i12 %zext_ln1116_49"   --->   Operation 1365 'add' 'add_ln1116_304' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1366 [1/1] (1.54ns)   --->   "%add_ln1116_305 = add i12 %mul_ln1116_14, i12 %zext_ln1116_49"   --->   Operation 1366 'add' 'add_ln1116_305' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1367 [1/1] (1.54ns)   --->   "%add_ln1116_306 = add i12 %mul_ln1116_16, i12 %zext_ln1116_49"   --->   Operation 1367 'add' 'add_ln1116_306' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1368 [1/1] (1.67ns)   --->   "%add_ln1116_415 = add i13 %add_ln1116_169, i13 %zext_ln1116_58"   --->   Operation 1368 'add' 'add_ln1116_415' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1369 [1/1] (1.67ns)   --->   "%add_ln1116_436 = add i13 %add_ln1116_169, i13 %zext_ln1116_60"   --->   Operation 1369 'add' 'add_ln1116_436' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1370 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_30 = select i1 %and_ln32, i12 %add_ln1116_304, i12 %select_ln32_38" [conv_7x7.cpp:35]   --->   Operation 1370 'select' 'select_ln35_30' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1371 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_37 = select i1 %and_ln32, i12 %add_ln1116_305, i12 %select_ln32_45" [conv_7x7.cpp:35]   --->   Operation 1371 'select' 'select_ln35_37' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1372 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_44 = select i1 %and_ln32, i12 %add_ln1116_306, i12 %select_ln32_52" [conv_7x7.cpp:35]   --->   Operation 1372 'select' 'select_ln35_44' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln35_52 = sext i16 %X_buf_load_52" [conv_7x7.cpp:35]   --->   Operation 1373 'sext' 'sext_ln35_52' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln35_53 = sext i16 %X_buf_load_53" [conv_7x7.cpp:35]   --->   Operation 1374 'sext' 'sext_ln35_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1375 [1/2] (3.25ns)   --->   "%X_buf_load_68 = load i13 %X_buf_addr_68" [conv_7x7.cpp:35]   --->   Operation 1375 'load' 'X_buf_load_68' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_33 : Operation 1376 [1/2] (3.25ns)   --->   "%X_buf_load_69 = load i13 %X_buf_addr_69" [conv_7x7.cpp:35]   --->   Operation 1376 'load' 'X_buf_load_69' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_33 : Operation 1377 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_77 = select i1 %and_ln32, i13 %add_ln1116_415, i13 %select_ln32_85" [conv_7x7.cpp:35]   --->   Operation 1377 'select' 'select_ln35_77' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln1116_137 = zext i13 %select_ln35_77"   --->   Operation 1378 'zext' 'zext_ln1116_137' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1379 [1/1] (0.00ns)   --->   "%X_buf_addr_75 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_137"   --->   Operation 1379 'getelementptr' 'X_buf_addr_75' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1380 [2/2] (3.25ns)   --->   "%X_buf_load_75 = load i13 %X_buf_addr_75" [conv_7x7.cpp:35]   --->   Operation 1380 'load' 'X_buf_load_75' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_33 : Operation 1381 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_78 = select i1 %and_ln32, i13 %add_ln1116_436, i13 %select_ln32_86" [conv_7x7.cpp:35]   --->   Operation 1381 'select' 'select_ln35_78' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln1116_138 = zext i13 %select_ln35_78"   --->   Operation 1382 'zext' 'zext_ln1116_138' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1383 [1/1] (0.00ns)   --->   "%X_buf_addr_76 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_138"   --->   Operation 1383 'getelementptr' 'X_buf_addr_76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1384 [2/2] (3.25ns)   --->   "%X_buf_load_76 = load i13 %X_buf_addr_76" [conv_7x7.cpp:35]   --->   Operation 1384 'load' 'X_buf_load_76' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_33 : Operation 1385 [1/1] (1.73ns)   --->   "%add_ln1118_67 = add i10 %trunc_ln1118, i10 68"   --->   Operation 1385 'add' 'add_ln1118_67' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1386 [1/1] (0.00ns)   --->   "%zext_ln1118_68 = zext i10 %add_ln1118_67"   --->   Operation 1386 'zext' 'zext_ln1118_68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1387 [1/1] (0.00ns)   --->   "%W_buf_addr_68 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_68"   --->   Operation 1387 'getelementptr' 'W_buf_addr_68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1388 [1/1] (1.73ns)   --->   "%add_ln1118_68 = add i10 %trunc_ln1118, i10 69"   --->   Operation 1388 'add' 'add_ln1118_68' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln1118_69 = zext i10 %add_ln1118_68"   --->   Operation 1389 'zext' 'zext_ln1118_69' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1390 [1/1] (0.00ns)   --->   "%W_buf_addr_69 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_69"   --->   Operation 1390 'getelementptr' 'W_buf_addr_69' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln1192_44 = sext i16 %W_buf_load_52"   --->   Operation 1391 'sext' 'sext_ln1192_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1392 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1192_44 = mul i29 %sext_ln1192_44, i29 %sext_ln35_52"   --->   Operation 1392 'mul' 'mul_ln1192_44' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1393 [1/1] (0.00ns)   --->   "%shl_ln728_43 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_44, i13 0"   --->   Operation 1393 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1394 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i29 %shl_ln728_43, i29 %mul_ln1192_44"   --->   Operation 1394 'add' 'add_ln1192_44' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1395 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_44, i32 13, i32 28"   --->   Operation 1395 'partselect' 'trunc_ln708_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln1192_45 = sext i16 %W_buf_load_53"   --->   Operation 1396 'sext' 'sext_ln1192_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1397 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1192_45 = mul i29 %sext_ln1192_45, i29 %sext_ln35_53"   --->   Operation 1397 'mul' 'mul_ln1192_45' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1398 [1/1] (0.00ns)   --->   "%shl_ln728_44 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_45, i13 0"   --->   Operation 1398 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1399 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i29 %shl_ln728_44, i29 %mul_ln1192_45"   --->   Operation 1399 'add' 'add_ln1192_45' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1400 [1/1] (0.00ns)   --->   "%trunc_ln708_52 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_45, i32 13, i32 28"   --->   Operation 1400 'partselect' 'trunc_ln708_52' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 1401 [1/2] (3.25ns)   --->   "%W_buf_load_59 = load i10 %W_buf_addr_59"   --->   Operation 1401 'load' 'W_buf_load_59' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_33 : Operation 1402 [1/2] (3.25ns)   --->   "%W_buf_load_60 = load i10 %W_buf_addr_60"   --->   Operation 1402 'load' 'W_buf_load_60' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_33 : Operation 1403 [2/2] (3.25ns)   --->   "%W_buf_load_68 = load i10 %W_buf_addr_68"   --->   Operation 1403 'load' 'W_buf_load_68' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_33 : Operation 1404 [2/2] (3.25ns)   --->   "%W_buf_load_69 = load i10 %W_buf_addr_69"   --->   Operation 1404 'load' 'W_buf_load_69' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_33 : Operation 1405 [1/1] (2.07ns)   --->   "%add_ln703_44 = add i16 %trunc_ln708_45, i16 %trunc_ln708_46"   --->   Operation 1405 'add' 'add_ln703_44' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.38>
ST_34 : Operation 1406 [1/1] (1.67ns)   --->   "%add_ln1116_44 = add i13 %add_ln1116_4, i13 %zext_ln1116_16"   --->   Operation 1406 'add' 'add_ln1116_44' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1407 [1/1] (1.67ns)   --->   "%add_ln1116_65 = add i13 %add_ln1116_4, i13 %zext_ln1116_18"   --->   Operation 1407 'add' 'add_ln1116_65' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1408 [1/1] (1.67ns)   --->   "%add_ln1116_183 = add i13 %zext_ln1116_9, i13 2393"   --->   Operation 1408 'add' 'add_ln1116_183' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1409 [1/1] (1.67ns)   --->   "%add_ln1116_204 = add i13 %zext_ln1116_9, i13 2394"   --->   Operation 1409 'add' 'add_ln1116_204' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_66)   --->   "%select_ln32_74 = select i1 %icmp_ln35, i13 %add_ln1116_183, i13 %add_ln1116_44" [conv_7x7.cpp:32]   --->   Operation 1410 'select' 'select_ln32_74' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_67)   --->   "%select_ln32_75 = select i1 %icmp_ln35, i13 %add_ln1116_204, i13 %add_ln1116_65" [conv_7x7.cpp:32]   --->   Operation 1411 'select' 'select_ln32_75' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1412 [1/1] (1.67ns)   --->   "%add_ln1116_330 = add i13 %add_ln1116_167, i13 %zext_ln1116_50"   --->   Operation 1412 'add' 'add_ln1116_330' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1413 [1/1] (1.67ns)   --->   "%add_ln1116_351 = add i13 %add_ln1116_167, i13 %zext_ln1116_52"   --->   Operation 1413 'add' 'add_ln1116_351' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln35_57 = sext i16 %X_buf_load_57" [conv_7x7.cpp:35]   --->   Operation 1414 'sext' 'sext_ln35_57' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln35_58 = sext i16 %X_buf_load_58" [conv_7x7.cpp:35]   --->   Operation 1415 'sext' 'sext_ln35_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1416 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_66 = select i1 %and_ln32, i13 %add_ln1116_330, i13 %select_ln32_74" [conv_7x7.cpp:35]   --->   Operation 1416 'select' 'select_ln35_66' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln1116_126 = zext i13 %select_ln35_66"   --->   Operation 1417 'zext' 'zext_ln1116_126' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1418 [1/1] (0.00ns)   --->   "%X_buf_addr_64 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_126"   --->   Operation 1418 'getelementptr' 'X_buf_addr_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1419 [2/2] (3.25ns)   --->   "%X_buf_load_64 = load i13 %X_buf_addr_64" [conv_7x7.cpp:35]   --->   Operation 1419 'load' 'X_buf_load_64' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_34 : Operation 1420 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_67 = select i1 %and_ln32, i13 %add_ln1116_351, i13 %select_ln32_75" [conv_7x7.cpp:35]   --->   Operation 1420 'select' 'select_ln35_67' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln1116_127 = zext i13 %select_ln35_67"   --->   Operation 1421 'zext' 'zext_ln1116_127' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1422 [1/1] (0.00ns)   --->   "%X_buf_addr_65 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_127"   --->   Operation 1422 'getelementptr' 'X_buf_addr_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1423 [2/2] (3.25ns)   --->   "%X_buf_load_65 = load i13 %X_buf_addr_65" [conv_7x7.cpp:35]   --->   Operation 1423 'load' 'X_buf_load_65' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_34 : Operation 1424 [1/2] (3.25ns)   --->   "%X_buf_load_75 = load i13 %X_buf_addr_75" [conv_7x7.cpp:35]   --->   Operation 1424 'load' 'X_buf_load_75' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_34 : Operation 1425 [1/2] (3.25ns)   --->   "%X_buf_load_76 = load i13 %X_buf_addr_76" [conv_7x7.cpp:35]   --->   Operation 1425 'load' 'X_buf_load_76' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_34 : Operation 1426 [1/1] (1.73ns)   --->   "%add_ln1118_74 = add i10 %trunc_ln1118, i10 75"   --->   Operation 1426 'add' 'add_ln1118_74' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln1118_75 = zext i10 %add_ln1118_74"   --->   Operation 1427 'zext' 'zext_ln1118_75' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1428 [1/1] (0.00ns)   --->   "%W_buf_addr_75 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_75"   --->   Operation 1428 'getelementptr' 'W_buf_addr_75' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1429 [1/1] (1.73ns)   --->   "%add_ln1118_75 = add i10 %trunc_ln1118, i10 76"   --->   Operation 1429 'add' 'add_ln1118_75' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln1118_76 = zext i10 %add_ln1118_75"   --->   Operation 1430 'zext' 'zext_ln1118_76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1431 [1/1] (0.00ns)   --->   "%W_buf_addr_76 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_76"   --->   Operation 1431 'getelementptr' 'W_buf_addr_76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln1192_48 = sext i16 %W_buf_load_57"   --->   Operation 1432 'sext' 'sext_ln1192_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1433 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1192_48 = mul i29 %sext_ln1192_48, i29 %sext_ln35_57"   --->   Operation 1433 'mul' 'mul_ln1192_48' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1434 [1/1] (0.00ns)   --->   "%shl_ln728_47 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_49, i13 0"   --->   Operation 1434 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1435 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i29 %shl_ln728_47, i29 %mul_ln1192_48"   --->   Operation 1435 'add' 'add_ln1192_48' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1436 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_48, i32 13, i32 28"   --->   Operation 1436 'partselect' 'trunc_ln708_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i16 %W_buf_load_58"   --->   Operation 1437 'sext' 'sext_ln1192_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1438 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1192_49 = mul i29 %sext_ln1192_49, i29 %sext_ln35_58"   --->   Operation 1438 'mul' 'mul_ln1192_49' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1439 [1/1] (0.00ns)   --->   "%shl_ln728_48 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_50, i13 0"   --->   Operation 1439 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1440 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i29 %shl_ln728_48, i29 %mul_ln1192_49"   --->   Operation 1440 'add' 'add_ln1192_49' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln708_57 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_49, i32 13, i32 28"   --->   Operation 1441 'partselect' 'trunc_ln708_57' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_34 : Operation 1442 [1/2] (3.25ns)   --->   "%W_buf_load_68 = load i10 %W_buf_addr_68"   --->   Operation 1442 'load' 'W_buf_load_68' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_34 : Operation 1443 [1/2] (3.25ns)   --->   "%W_buf_load_69 = load i10 %W_buf_addr_69"   --->   Operation 1443 'load' 'W_buf_load_69' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_34 : Operation 1444 [2/2] (3.25ns)   --->   "%W_buf_load_75 = load i10 %W_buf_addr_75"   --->   Operation 1444 'load' 'W_buf_load_75' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_34 : Operation 1445 [2/2] (3.25ns)   --->   "%W_buf_load_76 = load i10 %W_buf_addr_76"   --->   Operation 1445 'load' 'W_buf_load_76' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_34 : Operation 1446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_48 = add i16 %trunc_ln708_52, i16 %trunc_ln708_53"   --->   Operation 1446 'add' 'add_ln703_48' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_34 : Operation 1447 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_49 = add i16 %add_ln703_48, i16 %trunc_ln708_51"   --->   Operation 1447 'add' 'add_ln703_49' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 35 <SV = 34> <Delay = 6.38>
ST_35 : Operation 1448 [1/1] (1.67ns)   --->   "%add_ln1116_86 = add i13 %add_ln1116_4, i13 %zext_ln1116_20"   --->   Operation 1448 'add' 'add_ln1116_86' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1449 [1/1] (1.67ns)   --->   "%add_ln1116_107 = add i13 %add_ln1116_4, i13 %zext_ln1116_22"   --->   Operation 1449 'add' 'add_ln1116_107' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1450 [1/1] (1.67ns)   --->   "%add_ln1116_225 = add i13 %zext_ln1116_9, i13 2395"   --->   Operation 1450 'add' 'add_ln1116_225' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1451 [1/1] (1.67ns)   --->   "%add_ln1116_246 = add i13 %zext_ln1116_9, i13 2396"   --->   Operation 1451 'add' 'add_ln1116_246' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_68)   --->   "%select_ln32_76 = select i1 %icmp_ln35, i13 %add_ln1116_225, i13 %add_ln1116_86" [conv_7x7.cpp:32]   --->   Operation 1452 'select' 'select_ln32_76' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_69)   --->   "%select_ln32_77 = select i1 %icmp_ln35, i13 %add_ln1116_246, i13 %add_ln1116_107" [conv_7x7.cpp:32]   --->   Operation 1453 'select' 'select_ln32_77' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1454 [1/1] (1.67ns)   --->   "%add_ln1116_372 = add i13 %add_ln1116_167, i13 %zext_ln1116_54"   --->   Operation 1454 'add' 'add_ln1116_372' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1455 [1/1] (1.67ns)   --->   "%add_ln1116_393 = add i13 %add_ln1116_167, i13 %zext_ln1116_56"   --->   Operation 1455 'add' 'add_ln1116_393' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln35_59 = sext i16 %X_buf_load_59" [conv_7x7.cpp:35]   --->   Operation 1456 'sext' 'sext_ln35_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln35_60 = sext i16 %X_buf_load_60" [conv_7x7.cpp:35]   --->   Operation 1457 'sext' 'sext_ln35_60' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1458 [1/2] (3.25ns)   --->   "%X_buf_load_64 = load i13 %X_buf_addr_64" [conv_7x7.cpp:35]   --->   Operation 1458 'load' 'X_buf_load_64' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_35 : Operation 1459 [1/2] (3.25ns)   --->   "%X_buf_load_65 = load i13 %X_buf_addr_65" [conv_7x7.cpp:35]   --->   Operation 1459 'load' 'X_buf_load_65' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_35 : Operation 1460 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_68 = select i1 %and_ln32, i13 %add_ln1116_372, i13 %select_ln32_76" [conv_7x7.cpp:35]   --->   Operation 1460 'select' 'select_ln35_68' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln1116_128 = zext i13 %select_ln35_68"   --->   Operation 1461 'zext' 'zext_ln1116_128' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1462 [1/1] (0.00ns)   --->   "%X_buf_addr_66 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_128"   --->   Operation 1462 'getelementptr' 'X_buf_addr_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1463 [2/2] (3.25ns)   --->   "%X_buf_load_66 = load i13 %X_buf_addr_66" [conv_7x7.cpp:35]   --->   Operation 1463 'load' 'X_buf_load_66' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_35 : Operation 1464 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_69 = select i1 %and_ln32, i13 %add_ln1116_393, i13 %select_ln32_77" [conv_7x7.cpp:35]   --->   Operation 1464 'select' 'select_ln35_69' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln1116_129 = zext i13 %select_ln35_69"   --->   Operation 1465 'zext' 'zext_ln1116_129' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1466 [1/1] (0.00ns)   --->   "%X_buf_addr_67 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_129"   --->   Operation 1466 'getelementptr' 'X_buf_addr_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1467 [2/2] (3.25ns)   --->   "%X_buf_load_67 = load i13 %X_buf_addr_67" [conv_7x7.cpp:35]   --->   Operation 1467 'load' 'X_buf_load_67' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_35 : Operation 1468 [1/1] (1.73ns)   --->   "%add_ln1118_63 = add i10 %trunc_ln1118, i10 64"   --->   Operation 1468 'add' 'add_ln1118_63' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1469 [1/1] (0.00ns)   --->   "%zext_ln1118_64 = zext i10 %add_ln1118_63"   --->   Operation 1469 'zext' 'zext_ln1118_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1470 [1/1] (0.00ns)   --->   "%W_buf_addr_64 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_64"   --->   Operation 1470 'getelementptr' 'W_buf_addr_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1471 [1/1] (1.73ns)   --->   "%add_ln1118_64 = add i10 %trunc_ln1118, i10 65"   --->   Operation 1471 'add' 'add_ln1118_64' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln1118_65 = zext i10 %add_ln1118_64"   --->   Operation 1472 'zext' 'zext_ln1118_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1473 [1/1] (0.00ns)   --->   "%W_buf_addr_65 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_65"   --->   Operation 1473 'getelementptr' 'W_buf_addr_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln1192_50 = sext i16 %W_buf_load_59"   --->   Operation 1474 'sext' 'sext_ln1192_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1475 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1192_50 = mul i29 %sext_ln1192_50, i29 %sext_ln35_59"   --->   Operation 1475 'mul' 'mul_ln1192_50' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1476 [1/1] (0.00ns)   --->   "%shl_ln728_49 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_51, i13 0"   --->   Operation 1476 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1477 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i29 %shl_ln728_49, i29 %mul_ln1192_50"   --->   Operation 1477 'add' 'add_ln1192_50' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1478 [1/1] (0.00ns)   --->   "%trunc_ln708_58 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_50, i32 13, i32 28"   --->   Operation 1478 'partselect' 'trunc_ln708_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln1192_51 = sext i16 %W_buf_load_60"   --->   Operation 1479 'sext' 'sext_ln1192_51' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1480 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1192_51 = mul i29 %sext_ln1192_51, i29 %sext_ln35_60"   --->   Operation 1480 'mul' 'mul_ln1192_51' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1481 [1/1] (0.00ns)   --->   "%shl_ln728_50 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_52, i13 0"   --->   Operation 1481 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1482 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_51 = add i29 %shl_ln728_50, i29 %mul_ln1192_51"   --->   Operation 1482 'add' 'add_ln1192_51' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1483 [1/1] (0.00ns)   --->   "%trunc_ln708_59 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_51, i32 13, i32 28"   --->   Operation 1483 'partselect' 'trunc_ln708_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_35 : Operation 1484 [2/2] (3.25ns)   --->   "%W_buf_load_64 = load i10 %W_buf_addr_64"   --->   Operation 1484 'load' 'W_buf_load_64' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_35 : Operation 1485 [2/2] (3.25ns)   --->   "%W_buf_load_65 = load i10 %W_buf_addr_65"   --->   Operation 1485 'load' 'W_buf_load_65' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_35 : Operation 1486 [1/2] (3.25ns)   --->   "%W_buf_load_75 = load i10 %W_buf_addr_75"   --->   Operation 1486 'load' 'W_buf_load_75' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_35 : Operation 1487 [1/2] (3.25ns)   --->   "%W_buf_load_76 = load i10 %W_buf_addr_76"   --->   Operation 1487 'load' 'W_buf_load_76' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_35 : Operation 1488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_47 = add i16 %trunc_ln708_49, i16 %trunc_ln708_50"   --->   Operation 1488 'add' 'add_ln703_47' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_35 : Operation 1489 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_50 = add i16 %add_ln703_49, i16 %add_ln703_47"   --->   Operation 1489 'add' 'add_ln703_50' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 36 <SV = 35> <Delay = 6.38>
ST_36 : Operation 1490 [1/1] (1.67ns)   --->   "%add_ln1116_45 = add i13 %add_ln1116_6, i13 %zext_ln1116_16"   --->   Operation 1490 'add' 'add_ln1116_45' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1491 [1/1] (1.67ns)   --->   "%add_ln1116_66 = add i13 %add_ln1116_6, i13 %zext_ln1116_18"   --->   Operation 1491 'add' 'add_ln1116_66' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1492 [1/1] (1.67ns)   --->   "%add_ln1116_184 = add i13 %zext_ln1116_11, i13 2393"   --->   Operation 1492 'add' 'add_ln1116_184' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1493 [1/1] (1.67ns)   --->   "%add_ln1116_205 = add i13 %zext_ln1116_11, i13 2394"   --->   Operation 1493 'add' 'add_ln1116_205' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_73)   --->   "%select_ln32_81 = select i1 %icmp_ln35, i13 %add_ln1116_184, i13 %add_ln1116_45" [conv_7x7.cpp:32]   --->   Operation 1494 'select' 'select_ln32_81' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_74)   --->   "%select_ln32_82 = select i1 %icmp_ln35, i13 %add_ln1116_205, i13 %add_ln1116_66" [conv_7x7.cpp:32]   --->   Operation 1495 'select' 'select_ln32_82' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1496 [1/1] (1.67ns)   --->   "%add_ln1116_331 = add i13 %add_ln1116_169, i13 %zext_ln1116_50"   --->   Operation 1496 'add' 'add_ln1116_331' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1497 [1/1] (1.67ns)   --->   "%add_ln1116_352 = add i13 %add_ln1116_169, i13 %zext_ln1116_52"   --->   Operation 1497 'add' 'add_ln1116_352' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1498 [1/2] (3.25ns)   --->   "%X_buf_load_66 = load i13 %X_buf_addr_66" [conv_7x7.cpp:35]   --->   Operation 1498 'load' 'X_buf_load_66' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_36 : Operation 1499 [1/2] (3.25ns)   --->   "%X_buf_load_67 = load i13 %X_buf_addr_67" [conv_7x7.cpp:35]   --->   Operation 1499 'load' 'X_buf_load_67' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_36 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln35_68 = sext i16 %X_buf_load_68" [conv_7x7.cpp:35]   --->   Operation 1500 'sext' 'sext_ln35_68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln35_69 = sext i16 %X_buf_load_69" [conv_7x7.cpp:35]   --->   Operation 1501 'sext' 'sext_ln35_69' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1502 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_73 = select i1 %and_ln32, i13 %add_ln1116_331, i13 %select_ln32_81" [conv_7x7.cpp:35]   --->   Operation 1502 'select' 'select_ln35_73' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln1116_133 = zext i13 %select_ln35_73"   --->   Operation 1503 'zext' 'zext_ln1116_133' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1504 [1/1] (0.00ns)   --->   "%X_buf_addr_71 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_133"   --->   Operation 1504 'getelementptr' 'X_buf_addr_71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1505 [2/2] (3.25ns)   --->   "%X_buf_load_71 = load i13 %X_buf_addr_71" [conv_7x7.cpp:35]   --->   Operation 1505 'load' 'X_buf_load_71' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_36 : Operation 1506 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_74 = select i1 %and_ln32, i13 %add_ln1116_352, i13 %select_ln32_82" [conv_7x7.cpp:35]   --->   Operation 1506 'select' 'select_ln35_74' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln1116_134 = zext i13 %select_ln35_74"   --->   Operation 1507 'zext' 'zext_ln1116_134' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1508 [1/1] (0.00ns)   --->   "%X_buf_addr_72 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_134"   --->   Operation 1508 'getelementptr' 'X_buf_addr_72' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1509 [2/2] (3.25ns)   --->   "%X_buf_load_72 = load i13 %X_buf_addr_72" [conv_7x7.cpp:35]   --->   Operation 1509 'load' 'X_buf_load_72' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_36 : Operation 1510 [1/1] (1.73ns)   --->   "%add_ln1118_65 = add i10 %trunc_ln1118, i10 66"   --->   Operation 1510 'add' 'add_ln1118_65' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln1118_66 = zext i10 %add_ln1118_65"   --->   Operation 1511 'zext' 'zext_ln1118_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1512 [1/1] (0.00ns)   --->   "%W_buf_addr_66 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_66"   --->   Operation 1512 'getelementptr' 'W_buf_addr_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1513 [1/1] (1.73ns)   --->   "%add_ln1118_66 = add i10 %trunc_ln1118, i10 67"   --->   Operation 1513 'add' 'add_ln1118_66' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln1118_67 = zext i10 %add_ln1118_66"   --->   Operation 1514 'zext' 'zext_ln1118_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1515 [1/1] (0.00ns)   --->   "%W_buf_addr_67 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_67"   --->   Operation 1515 'getelementptr' 'W_buf_addr_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1516 [1/2] (3.25ns)   --->   "%W_buf_load_64 = load i10 %W_buf_addr_64"   --->   Operation 1516 'load' 'W_buf_load_64' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_36 : Operation 1517 [1/2] (3.25ns)   --->   "%W_buf_load_65 = load i10 %W_buf_addr_65"   --->   Operation 1517 'load' 'W_buf_load_65' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_36 : Operation 1518 [2/2] (3.25ns)   --->   "%W_buf_load_66 = load i10 %W_buf_addr_66"   --->   Operation 1518 'load' 'W_buf_load_66' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_36 : Operation 1519 [2/2] (3.25ns)   --->   "%W_buf_load_67 = load i10 %W_buf_addr_67"   --->   Operation 1519 'load' 'W_buf_load_67' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_36 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln1192_58 = sext i16 %W_buf_load_68"   --->   Operation 1520 'sext' 'sext_ln1192_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1521 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1192_58 = mul i29 %sext_ln1192_58, i29 %sext_ln35_68"   --->   Operation 1521 'mul' 'mul_ln1192_58' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1522 [1/1] (0.00ns)   --->   "%shl_ln728_57 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_60, i13 0"   --->   Operation 1522 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1523 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_58 = add i29 %shl_ln728_57, i29 %mul_ln1192_58"   --->   Operation 1523 'add' 'add_ln1192_58' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln708_67 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_58, i32 13, i32 28"   --->   Operation 1524 'partselect' 'trunc_ln708_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln1192_59 = sext i16 %W_buf_load_69"   --->   Operation 1525 'sext' 'sext_ln1192_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1526 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_59)   --->   "%mul_ln1192_59 = mul i29 %sext_ln1192_59, i29 %sext_ln35_69"   --->   Operation 1526 'mul' 'mul_ln1192_59' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1527 [1/1] (0.00ns)   --->   "%shl_ln728_58 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_61, i13 0"   --->   Operation 1527 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_36 : Operation 1528 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_59 = add i29 %shl_ln728_58, i29 %mul_ln1192_59"   --->   Operation 1528 'add' 'add_ln1192_59' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1529 [1/1] (0.00ns)   --->   "%trunc_ln708_68 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_59, i32 13, i32 28"   --->   Operation 1529 'partselect' 'trunc_ln708_68' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 6.38>
ST_37 : Operation 1530 [1/1] (1.67ns)   --->   "%add_ln1116_8 = add i13 %zext_ln1116_9, i13 2392"   --->   Operation 1530 'add' 'add_ln1116_8' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1531 [1/1] (1.67ns)   --->   "%add_ln1116_23 = add i13 %add_ln1116_4, i13 %zext_ln1116_14"   --->   Operation 1531 'add' 'add_ln1116_23' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1532 [1/1] (1.67ns)   --->   "%add_ln1116_87 = add i13 %add_ln1116_6, i13 %zext_ln1116_20"   --->   Operation 1532 'add' 'add_ln1116_87' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1533 [1/1] (1.67ns)   --->   "%add_ln1116_108 = add i13 %add_ln1116_6, i13 %zext_ln1116_22"   --->   Operation 1533 'add' 'add_ln1116_108' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln1116_39 = zext i12 %mul_ln1116_12"   --->   Operation 1534 'zext' 'zext_ln1116_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1535 [1/1] (1.67ns)   --->   "%add_ln1116_171 = add i13 %zext_ln1116_39, i13 2392"   --->   Operation 1535 'add' 'add_ln1116_171' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1536 [1/1] (1.67ns)   --->   "%add_ln1116_226 = add i13 %zext_ln1116_11, i13 2395"   --->   Operation 1536 'add' 'add_ln1116_226' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1537 [1/1] (1.67ns)   --->   "%add_ln1116_247 = add i13 %zext_ln1116_11, i13 2396"   --->   Operation 1537 'add' 'add_ln1116_247' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_65)   --->   "%select_ln32_73 = select i1 %icmp_ln35, i13 %add_ln1116_8, i13 %add_ln1116_23" [conv_7x7.cpp:32]   --->   Operation 1538 'select' 'select_ln32_73' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_75)   --->   "%select_ln32_83 = select i1 %icmp_ln35, i13 %add_ln1116_226, i13 %add_ln1116_87" [conv_7x7.cpp:32]   --->   Operation 1539 'select' 'select_ln32_83' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_76)   --->   "%select_ln32_84 = select i1 %icmp_ln35, i13 %add_ln1116_247, i13 %add_ln1116_108" [conv_7x7.cpp:32]   --->   Operation 1540 'select' 'select_ln32_84' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1541 [1/1] (1.67ns)   --->   "%add_ln1116_309 = add i13 %add_ln1116_167, i13 %zext_ln1116_48"   --->   Operation 1541 'add' 'add_ln1116_309' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1542 [1/1] (1.67ns)   --->   "%add_ln1116_373 = add i13 %add_ln1116_169, i13 %zext_ln1116_54"   --->   Operation 1542 'add' 'add_ln1116_373' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1543 [1/1] (1.67ns)   --->   "%add_ln1116_394 = add i13 %add_ln1116_169, i13 %zext_ln1116_56"   --->   Operation 1543 'add' 'add_ln1116_394' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1544 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_65 = select i1 %and_ln32, i13 %add_ln1116_309, i13 %select_ln32_73" [conv_7x7.cpp:35]   --->   Operation 1544 'select' 'select_ln35_65' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1545 [1/2] (3.25ns)   --->   "%X_buf_load_71 = load i13 %X_buf_addr_71" [conv_7x7.cpp:35]   --->   Operation 1545 'load' 'X_buf_load_71' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_37 : Operation 1546 [1/2] (3.25ns)   --->   "%X_buf_load_72 = load i13 %X_buf_addr_72" [conv_7x7.cpp:35]   --->   Operation 1546 'load' 'X_buf_load_72' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_37 : Operation 1547 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_75 = select i1 %and_ln32, i13 %add_ln1116_373, i13 %select_ln32_83" [conv_7x7.cpp:35]   --->   Operation 1547 'select' 'select_ln35_75' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln1116_135 = zext i13 %select_ln35_75"   --->   Operation 1548 'zext' 'zext_ln1116_135' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1549 [1/1] (0.00ns)   --->   "%X_buf_addr_73 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_135"   --->   Operation 1549 'getelementptr' 'X_buf_addr_73' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1550 [2/2] (3.25ns)   --->   "%X_buf_load_73 = load i13 %X_buf_addr_73" [conv_7x7.cpp:35]   --->   Operation 1550 'load' 'X_buf_load_73' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_37 : Operation 1551 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_76 = select i1 %and_ln32, i13 %add_ln1116_394, i13 %select_ln32_84" [conv_7x7.cpp:35]   --->   Operation 1551 'select' 'select_ln35_76' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln1116_136 = zext i13 %select_ln35_76"   --->   Operation 1552 'zext' 'zext_ln1116_136' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1553 [1/1] (0.00ns)   --->   "%X_buf_addr_74 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_136"   --->   Operation 1553 'getelementptr' 'X_buf_addr_74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1554 [2/2] (3.25ns)   --->   "%X_buf_load_74 = load i13 %X_buf_addr_74" [conv_7x7.cpp:35]   --->   Operation 1554 'load' 'X_buf_load_74' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_37 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln35_75 = sext i16 %X_buf_load_75" [conv_7x7.cpp:35]   --->   Operation 1555 'sext' 'sext_ln35_75' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln35_76 = sext i16 %X_buf_load_76" [conv_7x7.cpp:35]   --->   Operation 1556 'sext' 'sext_ln35_76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1557 [1/1] (1.73ns)   --->   "%add_ln1118_70 = add i10 %trunc_ln1118, i10 71"   --->   Operation 1557 'add' 'add_ln1118_70' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln1118_71 = zext i10 %add_ln1118_70"   --->   Operation 1558 'zext' 'zext_ln1118_71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1559 [1/1] (0.00ns)   --->   "%W_buf_addr_71 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_71"   --->   Operation 1559 'getelementptr' 'W_buf_addr_71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1560 [1/1] (1.73ns)   --->   "%add_ln1118_71 = add i10 %trunc_ln1118, i10 72"   --->   Operation 1560 'add' 'add_ln1118_71' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln1118_72 = zext i10 %add_ln1118_71"   --->   Operation 1561 'zext' 'zext_ln1118_72' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1562 [1/1] (0.00ns)   --->   "%W_buf_addr_72 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_72"   --->   Operation 1562 'getelementptr' 'W_buf_addr_72' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1563 [1/2] (3.25ns)   --->   "%W_buf_load_66 = load i10 %W_buf_addr_66"   --->   Operation 1563 'load' 'W_buf_load_66' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_37 : Operation 1564 [1/2] (3.25ns)   --->   "%W_buf_load_67 = load i10 %W_buf_addr_67"   --->   Operation 1564 'load' 'W_buf_load_67' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_37 : Operation 1565 [2/2] (3.25ns)   --->   "%W_buf_load_71 = load i10 %W_buf_addr_71"   --->   Operation 1565 'load' 'W_buf_load_71' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_37 : Operation 1566 [2/2] (3.25ns)   --->   "%W_buf_load_72 = load i10 %W_buf_addr_72"   --->   Operation 1566 'load' 'W_buf_load_72' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_37 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln1192_64 = sext i16 %W_buf_load_75"   --->   Operation 1567 'sext' 'sext_ln1192_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1568 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1192_64 = mul i29 %sext_ln1192_64, i29 %sext_ln35_75"   --->   Operation 1568 'mul' 'mul_ln1192_64' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1569 [1/1] (0.00ns)   --->   "%shl_ln728_63 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_67, i13 0"   --->   Operation 1569 'bitconcatenate' 'shl_ln728_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1570 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i29 %shl_ln728_63, i29 %mul_ln1192_64"   --->   Operation 1570 'add' 'add_ln1192_64' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln708_74 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_64, i32 13, i32 28"   --->   Operation 1571 'partselect' 'trunc_ln708_74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln1192_65 = sext i16 %W_buf_load_76"   --->   Operation 1572 'sext' 'sext_ln1192_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1573 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1192_65 = mul i29 %sext_ln1192_65, i29 %sext_ln35_76"   --->   Operation 1573 'mul' 'mul_ln1192_65' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1574 [1/1] (0.00ns)   --->   "%shl_ln728_64 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_68, i13 0"   --->   Operation 1574 'bitconcatenate' 'shl_ln728_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_37 : Operation 1575 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_65 = add i29 %shl_ln728_64, i29 %mul_ln1192_65"   --->   Operation 1575 'add' 'add_ln1192_65' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1576 [1/1] (0.00ns)   --->   "%trunc_ln708_75 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_65, i32 13, i32 28"   --->   Operation 1576 'partselect' 'trunc_ln708_75' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.38>
ST_38 : Operation 1577 [1/1] (1.67ns)   --->   "%add_ln1116_10 = add i13 %zext_ln1116_11, i13 2392"   --->   Operation 1577 'add' 'add_ln1116_10' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln1116_13 = zext i12 %mul_ln1116_6"   --->   Operation 1578 'zext' 'zext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1579 [1/1] (1.67ns)   --->   "%add_ln1116_24 = add i13 %add_ln1116_6, i13 %zext_ln1116_14"   --->   Operation 1579 'add' 'add_ln1116_24' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1580 [1/1] (1.67ns)   --->   "%add_ln1116_130 = add i13 %add_ln1116_8, i13 %zext_ln1116_24"   --->   Operation 1580 'add' 'add_ln1116_130' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1581 [1/1] (1.67ns)   --->   "%add_ln1116_151 = add i13 %add_ln1116_8, i13 %zext_ln1116_26"   --->   Operation 1581 'add' 'add_ln1116_151' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln1116_43 = zext i12 %mul_ln1116_14"   --->   Operation 1582 'zext' 'zext_ln1116_43' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1583 [1/1] (1.67ns)   --->   "%add_ln1116_175 = add i13 %zext_ln1116_43, i13 2392"   --->   Operation 1583 'add' 'add_ln1116_175' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1584 [1/1] (1.67ns)   --->   "%add_ln1116_176 = add i13 %zext_ln1116_43, i13 4784"   --->   Operation 1584 'add' 'add_ln1116_176' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1585 [1/1] (1.67ns)   --->   "%add_ln1116_269 = add i13 %zext_ln1116_13, i13 2397"   --->   Operation 1585 'add' 'add_ln1116_269' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1586 [1/1] (1.67ns)   --->   "%add_ln1116_290 = add i13 %zext_ln1116_13, i13 2398"   --->   Operation 1586 'add' 'add_ln1116_290' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_72)   --->   "%select_ln32_80 = select i1 %icmp_ln35, i13 %add_ln1116_10, i13 %add_ln1116_24" [conv_7x7.cpp:32]   --->   Operation 1587 'select' 'select_ln32_80' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_84)   --->   "%select_ln32_92 = select i1 %icmp_ln35, i13 %add_ln1116_269, i13 %add_ln1116_130" [conv_7x7.cpp:32]   --->   Operation 1588 'select' 'select_ln32_92' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_85)   --->   "%select_ln32_93 = select i1 %icmp_ln35, i13 %add_ln1116_290, i13 %add_ln1116_151" [conv_7x7.cpp:32]   --->   Operation 1589 'select' 'select_ln32_93' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1590 [1/1] (1.67ns)   --->   "%add_ln1116_310 = add i13 %add_ln1116_169, i13 %zext_ln1116_48"   --->   Operation 1590 'add' 'add_ln1116_310' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1591 [1/1] (1.67ns)   --->   "%add_ln1116_416 = add i13 %add_ln1116_171, i13 %zext_ln1116_58"   --->   Operation 1591 'add' 'add_ln1116_416' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1592 [1/1] (1.67ns)   --->   "%add_ln1116_437 = add i13 %add_ln1116_171, i13 %zext_ln1116_60"   --->   Operation 1592 'add' 'add_ln1116_437' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln35_64 = sext i16 %X_buf_load_64" [conv_7x7.cpp:35]   --->   Operation 1593 'sext' 'sext_ln35_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln35_65 = sext i16 %X_buf_load_65" [conv_7x7.cpp:35]   --->   Operation 1594 'sext' 'sext_ln35_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1595 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_72 = select i1 %and_ln32, i13 %add_ln1116_310, i13 %select_ln32_80" [conv_7x7.cpp:35]   --->   Operation 1595 'select' 'select_ln35_72' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1596 [1/2] (3.25ns)   --->   "%X_buf_load_73 = load i13 %X_buf_addr_73" [conv_7x7.cpp:35]   --->   Operation 1596 'load' 'X_buf_load_73' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_38 : Operation 1597 [1/2] (3.25ns)   --->   "%X_buf_load_74 = load i13 %X_buf_addr_74" [conv_7x7.cpp:35]   --->   Operation 1597 'load' 'X_buf_load_74' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_38 : Operation 1598 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_84 = select i1 %and_ln32, i13 %add_ln1116_416, i13 %select_ln32_92" [conv_7x7.cpp:35]   --->   Operation 1598 'select' 'select_ln35_84' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln1116_144 = zext i13 %select_ln35_84"   --->   Operation 1599 'zext' 'zext_ln1116_144' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1600 [1/1] (0.00ns)   --->   "%X_buf_addr_82 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_144"   --->   Operation 1600 'getelementptr' 'X_buf_addr_82' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1601 [2/2] (3.25ns)   --->   "%X_buf_load_82 = load i13 %X_buf_addr_82" [conv_7x7.cpp:35]   --->   Operation 1601 'load' 'X_buf_load_82' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_38 : Operation 1602 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_85 = select i1 %and_ln32, i13 %add_ln1116_437, i13 %select_ln32_93" [conv_7x7.cpp:35]   --->   Operation 1602 'select' 'select_ln35_85' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln1116_145 = zext i13 %select_ln35_85"   --->   Operation 1603 'zext' 'zext_ln1116_145' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1604 [1/1] (0.00ns)   --->   "%X_buf_addr_83 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_145"   --->   Operation 1604 'getelementptr' 'X_buf_addr_83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1605 [2/2] (3.25ns)   --->   "%X_buf_load_83 = load i13 %X_buf_addr_83" [conv_7x7.cpp:35]   --->   Operation 1605 'load' 'X_buf_load_83' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_38 : Operation 1606 [1/1] (1.73ns)   --->   "%add_ln1118_72 = add i10 %trunc_ln1118, i10 73"   --->   Operation 1606 'add' 'add_ln1118_72' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln1118_73 = zext i10 %add_ln1118_72"   --->   Operation 1607 'zext' 'zext_ln1118_73' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1608 [1/1] (0.00ns)   --->   "%W_buf_addr_73 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_73"   --->   Operation 1608 'getelementptr' 'W_buf_addr_73' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1609 [1/1] (1.73ns)   --->   "%add_ln1118_73 = add i10 %trunc_ln1118, i10 74"   --->   Operation 1609 'add' 'add_ln1118_73' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln1118_74 = zext i10 %add_ln1118_73"   --->   Operation 1610 'zext' 'zext_ln1118_74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1611 [1/1] (0.00ns)   --->   "%W_buf_addr_74 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_74"   --->   Operation 1611 'getelementptr' 'W_buf_addr_74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1612 [1/1] (0.00ns)   --->   "%sext_ln1192_54 = sext i16 %W_buf_load_64"   --->   Operation 1612 'sext' 'sext_ln1192_54' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1613 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1192_54 = mul i29 %sext_ln1192_54, i29 %sext_ln35_64"   --->   Operation 1613 'mul' 'mul_ln1192_54' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1614 [1/1] (0.00ns)   --->   "%shl_ln728_53 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_56, i13 0"   --->   Operation 1614 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1615 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_54 = add i29 %shl_ln728_53, i29 %mul_ln1192_54"   --->   Operation 1615 'add' 'add_ln1192_54' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1616 [1/1] (0.00ns)   --->   "%trunc_ln708_63 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_54, i32 13, i32 28"   --->   Operation 1616 'partselect' 'trunc_ln708_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln1192_55 = sext i16 %W_buf_load_65"   --->   Operation 1617 'sext' 'sext_ln1192_55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1618 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1192_55 = mul i29 %sext_ln1192_55, i29 %sext_ln35_65"   --->   Operation 1618 'mul' 'mul_ln1192_55' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1619 [1/1] (0.00ns)   --->   "%shl_ln728_54 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_57, i13 0"   --->   Operation 1619 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1620 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i29 %shl_ln728_54, i29 %mul_ln1192_55"   --->   Operation 1620 'add' 'add_ln1192_55' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln708_64 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_55, i32 13, i32 28"   --->   Operation 1621 'partselect' 'trunc_ln708_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_38 : Operation 1622 [1/2] (3.25ns)   --->   "%W_buf_load_71 = load i10 %W_buf_addr_71"   --->   Operation 1622 'load' 'W_buf_load_71' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_38 : Operation 1623 [1/2] (3.25ns)   --->   "%W_buf_load_72 = load i10 %W_buf_addr_72"   --->   Operation 1623 'load' 'W_buf_load_72' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_38 : Operation 1624 [2/2] (3.25ns)   --->   "%W_buf_load_73 = load i10 %W_buf_addr_73"   --->   Operation 1624 'load' 'W_buf_load_73' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_38 : Operation 1625 [2/2] (3.25ns)   --->   "%W_buf_load_74 = load i10 %W_buf_addr_74"   --->   Operation 1625 'load' 'W_buf_load_74' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_38 : Operation 1626 [1/1] (2.07ns)   --->   "%add_ln703_54 = add i16 %trunc_ln708_56, i16 %trunc_ln708_57"   --->   Operation 1626 'add' 'add_ln703_54' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.38>
ST_39 : Operation 1627 [1/1] (1.67ns)   --->   "%add_ln1116_131 = add i13 %add_ln1116_10, i13 %zext_ln1116_24"   --->   Operation 1627 'add' 'add_ln1116_131' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1628 [1/1] (1.67ns)   --->   "%add_ln1116_152 = add i13 %add_ln1116_10, i13 %zext_ln1116_26"   --->   Operation 1628 'add' 'add_ln1116_152' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln1116_41 = zext i12 %mul_ln1116_13"   --->   Operation 1629 'zext' 'zext_ln1116_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1630 [1/1] (1.67ns)   --->   "%add_ln1116_270 = add i13 %zext_ln1116_41, i13 2397"   --->   Operation 1630 'add' 'add_ln1116_270' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1631 [1/1] (1.67ns)   --->   "%add_ln1116_291 = add i13 %zext_ln1116_41, i13 2398"   --->   Operation 1631 'add' 'add_ln1116_291' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_91)   --->   "%select_ln32_99 = select i1 %icmp_ln35, i13 %add_ln1116_270, i13 %add_ln1116_131" [conv_7x7.cpp:32]   --->   Operation 1632 'select' 'select_ln32_99' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_92)   --->   "%select_ln32_100 = select i1 %icmp_ln35, i13 %add_ln1116_291, i13 %add_ln1116_152" [conv_7x7.cpp:32]   --->   Operation 1633 'select' 'select_ln32_100' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1634 [1/1] (1.67ns)   --->   "%add_ln1116_417 = add i13 %add_ln1116_175, i13 %zext_ln1116_58"   --->   Operation 1634 'add' 'add_ln1116_417' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1635 [1/1] (1.67ns)   --->   "%add_ln1116_438 = add i13 %add_ln1116_175, i13 %zext_ln1116_60"   --->   Operation 1635 'add' 'add_ln1116_438' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln35_66 = sext i16 %X_buf_load_66" [conv_7x7.cpp:35]   --->   Operation 1636 'sext' 'sext_ln35_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln35_67 = sext i16 %X_buf_load_67" [conv_7x7.cpp:35]   --->   Operation 1637 'sext' 'sext_ln35_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1638 [1/2] (3.25ns)   --->   "%X_buf_load_82 = load i13 %X_buf_addr_82" [conv_7x7.cpp:35]   --->   Operation 1638 'load' 'X_buf_load_82' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_39 : Operation 1639 [1/2] (3.25ns)   --->   "%X_buf_load_83 = load i13 %X_buf_addr_83" [conv_7x7.cpp:35]   --->   Operation 1639 'load' 'X_buf_load_83' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_39 : Operation 1640 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_91 = select i1 %and_ln32, i13 %add_ln1116_417, i13 %select_ln32_99" [conv_7x7.cpp:35]   --->   Operation 1640 'select' 'select_ln35_91' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln1116_151 = zext i13 %select_ln35_91"   --->   Operation 1641 'zext' 'zext_ln1116_151' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1642 [1/1] (0.00ns)   --->   "%X_buf_addr_89 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_151"   --->   Operation 1642 'getelementptr' 'X_buf_addr_89' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1643 [2/2] (3.25ns)   --->   "%X_buf_load_89 = load i13 %X_buf_addr_89" [conv_7x7.cpp:35]   --->   Operation 1643 'load' 'X_buf_load_89' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_39 : Operation 1644 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_92 = select i1 %and_ln32, i13 %add_ln1116_438, i13 %select_ln32_100" [conv_7x7.cpp:35]   --->   Operation 1644 'select' 'select_ln35_92' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln1116_152 = zext i13 %select_ln35_92"   --->   Operation 1645 'zext' 'zext_ln1116_152' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1646 [1/1] (0.00ns)   --->   "%X_buf_addr_90 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_152"   --->   Operation 1646 'getelementptr' 'X_buf_addr_90' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1647 [2/2] (3.25ns)   --->   "%X_buf_load_90 = load i13 %X_buf_addr_90" [conv_7x7.cpp:35]   --->   Operation 1647 'load' 'X_buf_load_90' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_39 : Operation 1648 [1/1] (1.73ns)   --->   "%add_ln1118_81 = add i10 %trunc_ln1118, i10 82"   --->   Operation 1648 'add' 'add_ln1118_81' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln1118_82 = zext i10 %add_ln1118_81"   --->   Operation 1649 'zext' 'zext_ln1118_82' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1650 [1/1] (0.00ns)   --->   "%W_buf_addr_82 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_82"   --->   Operation 1650 'getelementptr' 'W_buf_addr_82' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1651 [1/1] (1.73ns)   --->   "%add_ln1118_82 = add i10 %trunc_ln1118, i10 83"   --->   Operation 1651 'add' 'add_ln1118_82' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln1118_83 = zext i10 %add_ln1118_82"   --->   Operation 1652 'zext' 'zext_ln1118_83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1653 [1/1] (0.00ns)   --->   "%W_buf_addr_83 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_83"   --->   Operation 1653 'getelementptr' 'W_buf_addr_83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln1192_56 = sext i16 %W_buf_load_66"   --->   Operation 1654 'sext' 'sext_ln1192_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1655 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1192_56 = mul i29 %sext_ln1192_56, i29 %sext_ln35_66"   --->   Operation 1655 'mul' 'mul_ln1192_56' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1656 [1/1] (0.00ns)   --->   "%shl_ln728_55 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_58, i13 0"   --->   Operation 1656 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1657 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_56 = add i29 %shl_ln728_55, i29 %mul_ln1192_56"   --->   Operation 1657 'add' 'add_ln1192_56' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1658 [1/1] (0.00ns)   --->   "%trunc_ln708_65 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_56, i32 13, i32 28"   --->   Operation 1658 'partselect' 'trunc_ln708_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln1192_57 = sext i16 %W_buf_load_67"   --->   Operation 1659 'sext' 'sext_ln1192_57' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1660 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_57)   --->   "%mul_ln1192_57 = mul i29 %sext_ln1192_57, i29 %sext_ln35_67"   --->   Operation 1660 'mul' 'mul_ln1192_57' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1661 [1/1] (0.00ns)   --->   "%shl_ln728_56 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_59, i13 0"   --->   Operation 1661 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1662 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_57 = add i29 %shl_ln728_56, i29 %mul_ln1192_57"   --->   Operation 1662 'add' 'add_ln1192_57' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1663 [1/1] (0.00ns)   --->   "%trunc_ln708_66 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_57, i32 13, i32 28"   --->   Operation 1663 'partselect' 'trunc_ln708_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_39 : Operation 1664 [1/2] (3.25ns)   --->   "%W_buf_load_73 = load i10 %W_buf_addr_73"   --->   Operation 1664 'load' 'W_buf_load_73' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_39 : Operation 1665 [1/2] (3.25ns)   --->   "%W_buf_load_74 = load i10 %W_buf_addr_74"   --->   Operation 1665 'load' 'W_buf_load_74' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_39 : Operation 1666 [2/2] (3.25ns)   --->   "%W_buf_load_82 = load i10 %W_buf_addr_82"   --->   Operation 1666 'load' 'W_buf_load_82' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_39 : Operation 1667 [2/2] (3.25ns)   --->   "%W_buf_load_83 = load i10 %W_buf_addr_83"   --->   Operation 1667 'load' 'W_buf_load_83' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 40 <SV = 39> <Delay = 6.38>
ST_40 : Operation 1668 [1/1] (1.67ns)   --->   "%add_ln1116_46 = add i13 %add_ln1116_8, i13 %zext_ln1116_16"   --->   Operation 1668 'add' 'add_ln1116_46' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1669 [1/1] (1.67ns)   --->   "%add_ln1116_67 = add i13 %add_ln1116_8, i13 %zext_ln1116_18"   --->   Operation 1669 'add' 'add_ln1116_67' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1670 [1/1] (1.67ns)   --->   "%add_ln1116_185 = add i13 %zext_ln1116_13, i13 2393"   --->   Operation 1670 'add' 'add_ln1116_185' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1671 [1/1] (1.67ns)   --->   "%add_ln1116_206 = add i13 %zext_ln1116_13, i13 2394"   --->   Operation 1671 'add' 'add_ln1116_206' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_80)   --->   "%select_ln32_88 = select i1 %icmp_ln35, i13 %add_ln1116_185, i13 %add_ln1116_46" [conv_7x7.cpp:32]   --->   Operation 1672 'select' 'select_ln32_88' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_81)   --->   "%select_ln32_89 = select i1 %icmp_ln35, i13 %add_ln1116_206, i13 %add_ln1116_67" [conv_7x7.cpp:32]   --->   Operation 1673 'select' 'select_ln32_89' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1674 [1/1] (1.67ns)   --->   "%add_ln1116_332 = add i13 %add_ln1116_171, i13 %zext_ln1116_50"   --->   Operation 1674 'add' 'add_ln1116_332' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1675 [1/1] (1.67ns)   --->   "%add_ln1116_353 = add i13 %add_ln1116_171, i13 %zext_ln1116_52"   --->   Operation 1675 'add' 'add_ln1116_353' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln35_71 = sext i16 %X_buf_load_71" [conv_7x7.cpp:35]   --->   Operation 1676 'sext' 'sext_ln35_71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln35_72 = sext i16 %X_buf_load_72" [conv_7x7.cpp:35]   --->   Operation 1677 'sext' 'sext_ln35_72' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1678 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_80 = select i1 %and_ln32, i13 %add_ln1116_332, i13 %select_ln32_88" [conv_7x7.cpp:35]   --->   Operation 1678 'select' 'select_ln35_80' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln1116_140 = zext i13 %select_ln35_80"   --->   Operation 1679 'zext' 'zext_ln1116_140' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1680 [1/1] (0.00ns)   --->   "%X_buf_addr_78 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_140"   --->   Operation 1680 'getelementptr' 'X_buf_addr_78' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1681 [2/2] (3.25ns)   --->   "%X_buf_load_78 = load i13 %X_buf_addr_78" [conv_7x7.cpp:35]   --->   Operation 1681 'load' 'X_buf_load_78' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_40 : Operation 1682 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_81 = select i1 %and_ln32, i13 %add_ln1116_353, i13 %select_ln32_89" [conv_7x7.cpp:35]   --->   Operation 1682 'select' 'select_ln35_81' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln1116_141 = zext i13 %select_ln35_81"   --->   Operation 1683 'zext' 'zext_ln1116_141' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1684 [1/1] (0.00ns)   --->   "%X_buf_addr_79 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_141"   --->   Operation 1684 'getelementptr' 'X_buf_addr_79' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1685 [2/2] (3.25ns)   --->   "%X_buf_load_79 = load i13 %X_buf_addr_79" [conv_7x7.cpp:35]   --->   Operation 1685 'load' 'X_buf_load_79' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_40 : Operation 1686 [1/2] (3.25ns)   --->   "%X_buf_load_89 = load i13 %X_buf_addr_89" [conv_7x7.cpp:35]   --->   Operation 1686 'load' 'X_buf_load_89' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_40 : Operation 1687 [1/2] (3.25ns)   --->   "%X_buf_load_90 = load i13 %X_buf_addr_90" [conv_7x7.cpp:35]   --->   Operation 1687 'load' 'X_buf_load_90' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_40 : Operation 1688 [1/1] (1.73ns)   --->   "%add_ln1118_88 = add i10 %trunc_ln1118, i10 89"   --->   Operation 1688 'add' 'add_ln1118_88' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln1118_89 = zext i10 %add_ln1118_88"   --->   Operation 1689 'zext' 'zext_ln1118_89' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1690 [1/1] (0.00ns)   --->   "%W_buf_addr_89 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_89"   --->   Operation 1690 'getelementptr' 'W_buf_addr_89' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1691 [1/1] (1.73ns)   --->   "%add_ln1118_89 = add i10 %trunc_ln1118, i10 90"   --->   Operation 1691 'add' 'add_ln1118_89' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln1118_90 = zext i10 %add_ln1118_89"   --->   Operation 1692 'zext' 'zext_ln1118_90' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1693 [1/1] (0.00ns)   --->   "%W_buf_addr_90 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_90"   --->   Operation 1693 'getelementptr' 'W_buf_addr_90' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln1192_60 = sext i16 %W_buf_load_71"   --->   Operation 1694 'sext' 'sext_ln1192_60' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1695 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1192_60 = mul i29 %sext_ln1192_60, i29 %sext_ln35_71"   --->   Operation 1695 'mul' 'mul_ln1192_60' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1696 [1/1] (0.00ns)   --->   "%shl_ln728_59 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_63, i13 0"   --->   Operation 1696 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1697 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_60 = add i29 %shl_ln728_59, i29 %mul_ln1192_60"   --->   Operation 1697 'add' 'add_ln1192_60' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1698 [1/1] (0.00ns)   --->   "%trunc_ln708_70 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_60, i32 13, i32 28"   --->   Operation 1698 'partselect' 'trunc_ln708_70' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln1192_61 = sext i16 %W_buf_load_72"   --->   Operation 1699 'sext' 'sext_ln1192_61' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1700 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1192_61 = mul i29 %sext_ln1192_61, i29 %sext_ln35_72"   --->   Operation 1700 'mul' 'mul_ln1192_61' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1701 [1/1] (0.00ns)   --->   "%shl_ln728_60 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_64, i13 0"   --->   Operation 1701 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1702 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_61 = add i29 %shl_ln728_60, i29 %mul_ln1192_61"   --->   Operation 1702 'add' 'add_ln1192_61' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1703 [1/1] (0.00ns)   --->   "%trunc_ln708_71 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_61, i32 13, i32 28"   --->   Operation 1703 'partselect' 'trunc_ln708_71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_40 : Operation 1704 [1/2] (3.25ns)   --->   "%W_buf_load_82 = load i10 %W_buf_addr_82"   --->   Operation 1704 'load' 'W_buf_load_82' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_40 : Operation 1705 [1/2] (3.25ns)   --->   "%W_buf_load_83 = load i10 %W_buf_addr_83"   --->   Operation 1705 'load' 'W_buf_load_83' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_40 : Operation 1706 [2/2] (3.25ns)   --->   "%W_buf_load_89 = load i10 %W_buf_addr_89"   --->   Operation 1706 'load' 'W_buf_load_89' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_40 : Operation 1707 [2/2] (3.25ns)   --->   "%W_buf_load_90 = load i10 %W_buf_addr_90"   --->   Operation 1707 'load' 'W_buf_load_90' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_40 : Operation 1708 [1/1] (2.07ns)   --->   "%add_ln703_61 = add i16 %trunc_ln708_63, i16 %trunc_ln708_64"   --->   Operation 1708 'add' 'add_ln703_61' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_62 = add i16 %trunc_ln708_66, i16 %trunc_ln708_67"   --->   Operation 1709 'add' 'add_ln703_62' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_40 : Operation 1710 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_63 = add i16 %add_ln703_62, i16 %trunc_ln708_65"   --->   Operation 1710 'add' 'add_ln703_63' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 41 <SV = 40> <Delay = 6.38>
ST_41 : Operation 1711 [1/1] (1.67ns)   --->   "%add_ln1116_12 = add i13 %zext_ln1116_13, i13 2392"   --->   Operation 1711 'add' 'add_ln1116_12' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1712 [1/1] (1.67ns)   --->   "%add_ln1116_25 = add i13 %add_ln1116_8, i13 %zext_ln1116_14"   --->   Operation 1712 'add' 'add_ln1116_25' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1713 [1/1] (1.67ns)   --->   "%add_ln1116_88 = add i13 %add_ln1116_8, i13 %zext_ln1116_20"   --->   Operation 1713 'add' 'add_ln1116_88' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1714 [1/1] (1.67ns)   --->   "%add_ln1116_109 = add i13 %add_ln1116_8, i13 %zext_ln1116_22"   --->   Operation 1714 'add' 'add_ln1116_109' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1715 [1/1] (1.67ns)   --->   "%add_ln1116_227 = add i13 %zext_ln1116_13, i13 2395"   --->   Operation 1715 'add' 'add_ln1116_227' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1716 [1/1] (1.67ns)   --->   "%add_ln1116_248 = add i13 %zext_ln1116_13, i13 2396"   --->   Operation 1716 'add' 'add_ln1116_248' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_79)   --->   "%select_ln32_87 = select i1 %icmp_ln35, i13 %add_ln1116_12, i13 %add_ln1116_25" [conv_7x7.cpp:32]   --->   Operation 1717 'select' 'select_ln32_87' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_82)   --->   "%select_ln32_90 = select i1 %icmp_ln35, i13 %add_ln1116_227, i13 %add_ln1116_88" [conv_7x7.cpp:32]   --->   Operation 1718 'select' 'select_ln32_90' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_83)   --->   "%select_ln32_91 = select i1 %icmp_ln35, i13 %add_ln1116_248, i13 %add_ln1116_109" [conv_7x7.cpp:32]   --->   Operation 1719 'select' 'select_ln32_91' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1720 [1/1] (1.67ns)   --->   "%add_ln1116_311 = add i13 %add_ln1116_171, i13 %zext_ln1116_48"   --->   Operation 1720 'add' 'add_ln1116_311' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1721 [1/1] (1.67ns)   --->   "%add_ln1116_374 = add i13 %add_ln1116_171, i13 %zext_ln1116_54"   --->   Operation 1721 'add' 'add_ln1116_374' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1722 [1/1] (1.67ns)   --->   "%add_ln1116_395 = add i13 %add_ln1116_171, i13 %zext_ln1116_56"   --->   Operation 1722 'add' 'add_ln1116_395' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln35_73 = sext i16 %X_buf_load_73" [conv_7x7.cpp:35]   --->   Operation 1723 'sext' 'sext_ln35_73' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln35_74 = sext i16 %X_buf_load_74" [conv_7x7.cpp:35]   --->   Operation 1724 'sext' 'sext_ln35_74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1725 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_79 = select i1 %and_ln32, i13 %add_ln1116_311, i13 %select_ln32_87" [conv_7x7.cpp:35]   --->   Operation 1725 'select' 'select_ln35_79' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1726 [1/2] (3.25ns)   --->   "%X_buf_load_78 = load i13 %X_buf_addr_78" [conv_7x7.cpp:35]   --->   Operation 1726 'load' 'X_buf_load_78' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_41 : Operation 1727 [1/2] (3.25ns)   --->   "%X_buf_load_79 = load i13 %X_buf_addr_79" [conv_7x7.cpp:35]   --->   Operation 1727 'load' 'X_buf_load_79' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_41 : Operation 1728 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_82 = select i1 %and_ln32, i13 %add_ln1116_374, i13 %select_ln32_90" [conv_7x7.cpp:35]   --->   Operation 1728 'select' 'select_ln35_82' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln1116_142 = zext i13 %select_ln35_82"   --->   Operation 1729 'zext' 'zext_ln1116_142' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1730 [1/1] (0.00ns)   --->   "%X_buf_addr_80 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_142"   --->   Operation 1730 'getelementptr' 'X_buf_addr_80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1731 [2/2] (3.25ns)   --->   "%X_buf_load_80 = load i13 %X_buf_addr_80" [conv_7x7.cpp:35]   --->   Operation 1731 'load' 'X_buf_load_80' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_41 : Operation 1732 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_83 = select i1 %and_ln32, i13 %add_ln1116_395, i13 %select_ln32_91" [conv_7x7.cpp:35]   --->   Operation 1732 'select' 'select_ln35_83' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln1116_143 = zext i13 %select_ln35_83"   --->   Operation 1733 'zext' 'zext_ln1116_143' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1734 [1/1] (0.00ns)   --->   "%X_buf_addr_81 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_143"   --->   Operation 1734 'getelementptr' 'X_buf_addr_81' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1735 [2/2] (3.25ns)   --->   "%X_buf_load_81 = load i13 %X_buf_addr_81" [conv_7x7.cpp:35]   --->   Operation 1735 'load' 'X_buf_load_81' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_41 : Operation 1736 [1/1] (1.73ns)   --->   "%add_ln1118_77 = add i10 %trunc_ln1118, i10 78"   --->   Operation 1736 'add' 'add_ln1118_77' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1737 [1/1] (0.00ns)   --->   "%zext_ln1118_78 = zext i10 %add_ln1118_77"   --->   Operation 1737 'zext' 'zext_ln1118_78' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1738 [1/1] (0.00ns)   --->   "%W_buf_addr_78 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_78"   --->   Operation 1738 'getelementptr' 'W_buf_addr_78' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1739 [1/1] (1.73ns)   --->   "%add_ln1118_78 = add i10 %trunc_ln1118, i10 79"   --->   Operation 1739 'add' 'add_ln1118_78' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln1118_79 = zext i10 %add_ln1118_78"   --->   Operation 1740 'zext' 'zext_ln1118_79' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1741 [1/1] (0.00ns)   --->   "%W_buf_addr_79 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_79"   --->   Operation 1741 'getelementptr' 'W_buf_addr_79' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln1192_62 = sext i16 %W_buf_load_73"   --->   Operation 1742 'sext' 'sext_ln1192_62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1743 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1192_62 = mul i29 %sext_ln1192_62, i29 %sext_ln35_73"   --->   Operation 1743 'mul' 'mul_ln1192_62' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1744 [1/1] (0.00ns)   --->   "%shl_ln728_61 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_65, i13 0"   --->   Operation 1744 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1745 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_62 = add i29 %shl_ln728_61, i29 %mul_ln1192_62"   --->   Operation 1745 'add' 'add_ln1192_62' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1746 [1/1] (0.00ns)   --->   "%trunc_ln708_72 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_62, i32 13, i32 28"   --->   Operation 1746 'partselect' 'trunc_ln708_72' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln1192_63 = sext i16 %W_buf_load_74"   --->   Operation 1747 'sext' 'sext_ln1192_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1748 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln1192_63 = mul i29 %sext_ln1192_63, i29 %sext_ln35_74"   --->   Operation 1748 'mul' 'mul_ln1192_63' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1749 [1/1] (0.00ns)   --->   "%shl_ln728_62 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_66, i13 0"   --->   Operation 1749 'bitconcatenate' 'shl_ln728_62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1750 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_63 = add i29 %shl_ln728_62, i29 %mul_ln1192_63"   --->   Operation 1750 'add' 'add_ln1192_63' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1751 [1/1] (0.00ns)   --->   "%trunc_ln708_73 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_63, i32 13, i32 28"   --->   Operation 1751 'partselect' 'trunc_ln708_73' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_41 : Operation 1752 [2/2] (3.25ns)   --->   "%W_buf_load_78 = load i10 %W_buf_addr_78"   --->   Operation 1752 'load' 'W_buf_load_78' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_41 : Operation 1753 [2/2] (3.25ns)   --->   "%W_buf_load_79 = load i10 %W_buf_addr_79"   --->   Operation 1753 'load' 'W_buf_load_79' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_41 : Operation 1754 [1/2] (3.25ns)   --->   "%W_buf_load_89 = load i10 %W_buf_addr_89"   --->   Operation 1754 'load' 'W_buf_load_89' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_41 : Operation 1755 [1/2] (3.25ns)   --->   "%W_buf_load_90 = load i10 %W_buf_addr_90"   --->   Operation 1755 'load' 'W_buf_load_90' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 42 <SV = 41> <Delay = 6.38>
ST_42 : Operation 1756 [1/1] (1.67ns)   --->   "%add_ln1116_47 = add i13 %add_ln1116_10, i13 %zext_ln1116_16"   --->   Operation 1756 'add' 'add_ln1116_47' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1757 [1/1] (1.67ns)   --->   "%add_ln1116_68 = add i13 %add_ln1116_10, i13 %zext_ln1116_18"   --->   Operation 1757 'add' 'add_ln1116_68' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1758 [1/1] (1.67ns)   --->   "%add_ln1116_186 = add i13 %zext_ln1116_41, i13 2393"   --->   Operation 1758 'add' 'add_ln1116_186' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1759 [1/1] (1.67ns)   --->   "%add_ln1116_207 = add i13 %zext_ln1116_41, i13 2394"   --->   Operation 1759 'add' 'add_ln1116_207' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_87)   --->   "%select_ln32_95 = select i1 %icmp_ln35, i13 %add_ln1116_186, i13 %add_ln1116_47" [conv_7x7.cpp:32]   --->   Operation 1760 'select' 'select_ln32_95' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_88)   --->   "%select_ln32_96 = select i1 %icmp_ln35, i13 %add_ln1116_207, i13 %add_ln1116_68" [conv_7x7.cpp:32]   --->   Operation 1761 'select' 'select_ln32_96' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1762 [1/1] (1.67ns)   --->   "%add_ln1116_333 = add i13 %add_ln1116_175, i13 %zext_ln1116_50"   --->   Operation 1762 'add' 'add_ln1116_333' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1763 [1/1] (1.67ns)   --->   "%add_ln1116_354 = add i13 %add_ln1116_175, i13 %zext_ln1116_52"   --->   Operation 1763 'add' 'add_ln1116_354' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1764 [1/2] (3.25ns)   --->   "%X_buf_load_80 = load i13 %X_buf_addr_80" [conv_7x7.cpp:35]   --->   Operation 1764 'load' 'X_buf_load_80' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_42 : Operation 1765 [1/2] (3.25ns)   --->   "%X_buf_load_81 = load i13 %X_buf_addr_81" [conv_7x7.cpp:35]   --->   Operation 1765 'load' 'X_buf_load_81' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_42 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln35_82 = sext i16 %X_buf_load_82" [conv_7x7.cpp:35]   --->   Operation 1766 'sext' 'sext_ln35_82' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln35_83 = sext i16 %X_buf_load_83" [conv_7x7.cpp:35]   --->   Operation 1767 'sext' 'sext_ln35_83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1768 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_87 = select i1 %and_ln32, i13 %add_ln1116_333, i13 %select_ln32_95" [conv_7x7.cpp:35]   --->   Operation 1768 'select' 'select_ln35_87' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln1116_147 = zext i13 %select_ln35_87"   --->   Operation 1769 'zext' 'zext_ln1116_147' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1770 [1/1] (0.00ns)   --->   "%X_buf_addr_85 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_147"   --->   Operation 1770 'getelementptr' 'X_buf_addr_85' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1771 [2/2] (3.25ns)   --->   "%X_buf_load_85 = load i13 %X_buf_addr_85" [conv_7x7.cpp:35]   --->   Operation 1771 'load' 'X_buf_load_85' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_42 : Operation 1772 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_88 = select i1 %and_ln32, i13 %add_ln1116_354, i13 %select_ln32_96" [conv_7x7.cpp:35]   --->   Operation 1772 'select' 'select_ln35_88' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln1116_148 = zext i13 %select_ln35_88"   --->   Operation 1773 'zext' 'zext_ln1116_148' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1774 [1/1] (0.00ns)   --->   "%X_buf_addr_86 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_148"   --->   Operation 1774 'getelementptr' 'X_buf_addr_86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1775 [2/2] (3.25ns)   --->   "%X_buf_load_86 = load i13 %X_buf_addr_86" [conv_7x7.cpp:35]   --->   Operation 1775 'load' 'X_buf_load_86' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_42 : Operation 1776 [1/1] (1.73ns)   --->   "%add_ln1118_79 = add i10 %trunc_ln1118, i10 80"   --->   Operation 1776 'add' 'add_ln1118_79' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln1118_80 = zext i10 %add_ln1118_79"   --->   Operation 1777 'zext' 'zext_ln1118_80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1778 [1/1] (0.00ns)   --->   "%W_buf_addr_80 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_80"   --->   Operation 1778 'getelementptr' 'W_buf_addr_80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1779 [1/1] (1.73ns)   --->   "%add_ln1118_80 = add i10 %trunc_ln1118, i10 81"   --->   Operation 1779 'add' 'add_ln1118_80' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1780 [1/1] (0.00ns)   --->   "%zext_ln1118_81 = zext i10 %add_ln1118_80"   --->   Operation 1780 'zext' 'zext_ln1118_81' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1781 [1/1] (0.00ns)   --->   "%W_buf_addr_81 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_81"   --->   Operation 1781 'getelementptr' 'W_buf_addr_81' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1782 [1/2] (3.25ns)   --->   "%W_buf_load_78 = load i10 %W_buf_addr_78"   --->   Operation 1782 'load' 'W_buf_load_78' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_42 : Operation 1783 [1/2] (3.25ns)   --->   "%W_buf_load_79 = load i10 %W_buf_addr_79"   --->   Operation 1783 'load' 'W_buf_load_79' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_42 : Operation 1784 [2/2] (3.25ns)   --->   "%W_buf_load_80 = load i10 %W_buf_addr_80"   --->   Operation 1784 'load' 'W_buf_load_80' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_42 : Operation 1785 [2/2] (3.25ns)   --->   "%W_buf_load_81 = load i10 %W_buf_addr_81"   --->   Operation 1785 'load' 'W_buf_load_81' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_42 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln1192_70 = sext i16 %W_buf_load_82"   --->   Operation 1786 'sext' 'sext_ln1192_70' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1787 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1192_70 = mul i29 %sext_ln1192_70, i29 %sext_ln35_82"   --->   Operation 1787 'mul' 'mul_ln1192_70' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1788 [1/1] (0.00ns)   --->   "%shl_ln728_69 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_74, i13 0"   --->   Operation 1788 'bitconcatenate' 'shl_ln728_69' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1789 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_70 = add i29 %shl_ln728_69, i29 %mul_ln1192_70"   --->   Operation 1789 'add' 'add_ln1192_70' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1790 [1/1] (0.00ns)   --->   "%trunc_ln708_81 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_70, i32 13, i32 28"   --->   Operation 1790 'partselect' 'trunc_ln708_81' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln1192_71 = sext i16 %W_buf_load_83"   --->   Operation 1791 'sext' 'sext_ln1192_71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1792 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1192_71 = mul i29 %sext_ln1192_71, i29 %sext_ln35_83"   --->   Operation 1792 'mul' 'mul_ln1192_71' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1793 [1/1] (0.00ns)   --->   "%shl_ln728_70 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_75, i13 0"   --->   Operation 1793 'bitconcatenate' 'shl_ln728_70' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_42 : Operation 1794 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_71 = add i29 %shl_ln728_70, i29 %mul_ln1192_71"   --->   Operation 1794 'add' 'add_ln1192_71' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1795 [1/1] (0.00ns)   --->   "%trunc_ln708_82 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_71, i32 13, i32 28"   --->   Operation 1795 'partselect' 'trunc_ln708_82' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 6.38>
ST_43 : Operation 1796 [1/1] (1.67ns)   --->   "%add_ln1116_26 = add i13 %add_ln1116_10, i13 %zext_ln1116_14"   --->   Operation 1796 'add' 'add_ln1116_26' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1797 [1/1] (1.67ns)   --->   "%add_ln1116_89 = add i13 %add_ln1116_10, i13 %zext_ln1116_20"   --->   Operation 1797 'add' 'add_ln1116_89' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1798 [1/1] (1.67ns)   --->   "%add_ln1116_110 = add i13 %add_ln1116_10, i13 %zext_ln1116_22"   --->   Operation 1798 'add' 'add_ln1116_110' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1799 [1/1] (1.67ns)   --->   "%add_ln1116_173 = add i13 %zext_ln1116_41, i13 2392"   --->   Operation 1799 'add' 'add_ln1116_173' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln1116_47 = zext i12 %mul_ln1116_16"   --->   Operation 1800 'zext' 'zext_ln1116_47' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1801 [1/1] (1.67ns)   --->   "%add_ln1116_179 = add i13 %zext_ln1116_47, i13 2392"   --->   Operation 1801 'add' 'add_ln1116_179' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1802 [1/1] (1.67ns)   --->   "%add_ln1116_228 = add i13 %zext_ln1116_41, i13 2395"   --->   Operation 1802 'add' 'add_ln1116_228' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1803 [1/1] (1.67ns)   --->   "%add_ln1116_249 = add i13 %zext_ln1116_41, i13 2396"   --->   Operation 1803 'add' 'add_ln1116_249' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_86)   --->   "%select_ln32_94 = select i1 %icmp_ln35, i13 %add_ln1116_173, i13 %add_ln1116_26" [conv_7x7.cpp:32]   --->   Operation 1804 'select' 'select_ln32_94' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_89)   --->   "%select_ln32_97 = select i1 %icmp_ln35, i13 %add_ln1116_228, i13 %add_ln1116_89" [conv_7x7.cpp:32]   --->   Operation 1805 'select' 'select_ln32_97' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_90)   --->   "%select_ln32_98 = select i1 %icmp_ln35, i13 %add_ln1116_249, i13 %add_ln1116_110" [conv_7x7.cpp:32]   --->   Operation 1806 'select' 'select_ln32_98' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1807 [1/1] (1.67ns)   --->   "%add_ln1116_312 = add i13 %add_ln1116_175, i13 %zext_ln1116_48"   --->   Operation 1807 'add' 'add_ln1116_312' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1808 [1/1] (1.67ns)   --->   "%add_ln1116_375 = add i13 %add_ln1116_175, i13 %zext_ln1116_54"   --->   Operation 1808 'add' 'add_ln1116_375' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1809 [1/1] (1.67ns)   --->   "%add_ln1116_396 = add i13 %add_ln1116_175, i13 %zext_ln1116_56"   --->   Operation 1809 'add' 'add_ln1116_396' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1810 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_86 = select i1 %and_ln32, i13 %add_ln1116_312, i13 %select_ln32_94" [conv_7x7.cpp:35]   --->   Operation 1810 'select' 'select_ln35_86' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1811 [1/2] (3.25ns)   --->   "%X_buf_load_85 = load i13 %X_buf_addr_85" [conv_7x7.cpp:35]   --->   Operation 1811 'load' 'X_buf_load_85' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_43 : Operation 1812 [1/2] (3.25ns)   --->   "%X_buf_load_86 = load i13 %X_buf_addr_86" [conv_7x7.cpp:35]   --->   Operation 1812 'load' 'X_buf_load_86' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_43 : Operation 1813 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_89 = select i1 %and_ln32, i13 %add_ln1116_375, i13 %select_ln32_97" [conv_7x7.cpp:35]   --->   Operation 1813 'select' 'select_ln35_89' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1814 [1/1] (0.00ns)   --->   "%zext_ln1116_149 = zext i13 %select_ln35_89"   --->   Operation 1814 'zext' 'zext_ln1116_149' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1815 [1/1] (0.00ns)   --->   "%X_buf_addr_87 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_149"   --->   Operation 1815 'getelementptr' 'X_buf_addr_87' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1816 [2/2] (3.25ns)   --->   "%X_buf_load_87 = load i13 %X_buf_addr_87" [conv_7x7.cpp:35]   --->   Operation 1816 'load' 'X_buf_load_87' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_43 : Operation 1817 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_90 = select i1 %and_ln32, i13 %add_ln1116_396, i13 %select_ln32_98" [conv_7x7.cpp:35]   --->   Operation 1817 'select' 'select_ln35_90' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1818 [1/1] (0.00ns)   --->   "%zext_ln1116_150 = zext i13 %select_ln35_90"   --->   Operation 1818 'zext' 'zext_ln1116_150' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1819 [1/1] (0.00ns)   --->   "%X_buf_addr_88 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_150"   --->   Operation 1819 'getelementptr' 'X_buf_addr_88' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1820 [2/2] (3.25ns)   --->   "%X_buf_load_88 = load i13 %X_buf_addr_88" [conv_7x7.cpp:35]   --->   Operation 1820 'load' 'X_buf_load_88' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_43 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln35_89 = sext i16 %X_buf_load_89" [conv_7x7.cpp:35]   --->   Operation 1821 'sext' 'sext_ln35_89' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln35_90 = sext i16 %X_buf_load_90" [conv_7x7.cpp:35]   --->   Operation 1822 'sext' 'sext_ln35_90' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1823 [1/1] (1.73ns)   --->   "%add_ln1118_84 = add i10 %trunc_ln1118, i10 85"   --->   Operation 1823 'add' 'add_ln1118_84' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln1118_85 = zext i10 %add_ln1118_84"   --->   Operation 1824 'zext' 'zext_ln1118_85' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1825 [1/1] (0.00ns)   --->   "%W_buf_addr_85 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_85"   --->   Operation 1825 'getelementptr' 'W_buf_addr_85' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1826 [1/1] (1.73ns)   --->   "%add_ln1118_85 = add i10 %trunc_ln1118, i10 86"   --->   Operation 1826 'add' 'add_ln1118_85' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln1118_86 = zext i10 %add_ln1118_85"   --->   Operation 1827 'zext' 'zext_ln1118_86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1828 [1/1] (0.00ns)   --->   "%W_buf_addr_86 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_86"   --->   Operation 1828 'getelementptr' 'W_buf_addr_86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1829 [1/2] (3.25ns)   --->   "%W_buf_load_80 = load i10 %W_buf_addr_80"   --->   Operation 1829 'load' 'W_buf_load_80' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_43 : Operation 1830 [1/2] (3.25ns)   --->   "%W_buf_load_81 = load i10 %W_buf_addr_81"   --->   Operation 1830 'load' 'W_buf_load_81' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_43 : Operation 1831 [2/2] (3.25ns)   --->   "%W_buf_load_85 = load i10 %W_buf_addr_85"   --->   Operation 1831 'load' 'W_buf_load_85' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_43 : Operation 1832 [2/2] (3.25ns)   --->   "%W_buf_load_86 = load i10 %W_buf_addr_86"   --->   Operation 1832 'load' 'W_buf_load_86' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_43 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln1192_76 = sext i16 %W_buf_load_89"   --->   Operation 1833 'sext' 'sext_ln1192_76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1834 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1192_76 = mul i29 %sext_ln1192_76, i29 %sext_ln35_89"   --->   Operation 1834 'mul' 'mul_ln1192_76' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1835 [1/1] (0.00ns)   --->   "%shl_ln728_75 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_81, i13 0"   --->   Operation 1835 'bitconcatenate' 'shl_ln728_75' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1836 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_76 = add i29 %shl_ln728_75, i29 %mul_ln1192_76"   --->   Operation 1836 'add' 'add_ln1192_76' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1837 [1/1] (0.00ns)   --->   "%trunc_ln708_88 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_76, i32 13, i32 28"   --->   Operation 1837 'partselect' 'trunc_ln708_88' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln1192_77 = sext i16 %W_buf_load_90"   --->   Operation 1838 'sext' 'sext_ln1192_77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1839 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1192_77 = mul i29 %sext_ln1192_77, i29 %sext_ln35_90"   --->   Operation 1839 'mul' 'mul_ln1192_77' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1840 [1/1] (0.00ns)   --->   "%shl_ln728_76 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_82, i13 0"   --->   Operation 1840 'bitconcatenate' 'shl_ln728_76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_43 : Operation 1841 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_77 = add i29 %shl_ln728_76, i29 %mul_ln1192_77"   --->   Operation 1841 'add' 'add_ln1192_77' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln708_89 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_77, i32 13, i32 28"   --->   Operation 1842 'partselect' 'trunc_ln708_89' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.38>
ST_44 : Operation 1843 [1/1] (1.67ns)   --->   "%add_ln1116_1 = add i13 %zext_ln1116_1, i13 4784"   --->   Operation 1843 'add' 'add_ln1116_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1844 [1/1] (1.67ns)   --->   "%add_ln1116_132 = add i13 %add_ln1116_12, i13 %zext_ln1116_24"   --->   Operation 1844 'add' 'add_ln1116_132' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1845 [1/1] (1.67ns)   --->   "%add_ln1116_153 = add i13 %add_ln1116_12, i13 %zext_ln1116_26"   --->   Operation 1845 'add' 'add_ln1116_153' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1846 [1/1] (1.67ns)   --->   "%add_ln1116_162 = add i13 %zext_ln1116_29, i13 4784"   --->   Operation 1846 'add' 'add_ln1116_162' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln1116_45 = zext i12 %mul_ln1116_15"   --->   Operation 1847 'zext' 'zext_ln1116_45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1848 [1/1] (1.67ns)   --->   "%add_ln1116_271 = add i13 %zext_ln1116_45, i13 2397"   --->   Operation 1848 'add' 'add_ln1116_271' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1849 [1/1] (1.67ns)   --->   "%add_ln1116_292 = add i13 %zext_ln1116_45, i13 2398"   --->   Operation 1849 'add' 'add_ln1116_292' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_98)   --->   "%select_ln32_106 = select i1 %icmp_ln35, i13 %add_ln1116_271, i13 %add_ln1116_132" [conv_7x7.cpp:32]   --->   Operation 1850 'select' 'select_ln32_106' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_99)   --->   "%select_ln32_107 = select i1 %icmp_ln35, i13 %add_ln1116_292, i13 %add_ln1116_153" [conv_7x7.cpp:32]   --->   Operation 1851 'select' 'select_ln32_107' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1852 [1/1] (1.67ns)   --->   "%add_ln1116_418 = add i13 %add_ln1116_179, i13 %zext_ln1116_58"   --->   Operation 1852 'add' 'add_ln1116_418' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1853 [1/1] (1.67ns)   --->   "%add_ln1116_439 = add i13 %add_ln1116_179, i13 %zext_ln1116_60"   --->   Operation 1853 'add' 'add_ln1116_439' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1854 [1/1] (0.00ns)   --->   "%sext_ln35_78 = sext i16 %X_buf_load_78" [conv_7x7.cpp:35]   --->   Operation 1854 'sext' 'sext_ln35_78' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln35_79 = sext i16 %X_buf_load_79" [conv_7x7.cpp:35]   --->   Operation 1855 'sext' 'sext_ln35_79' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1856 [1/2] (3.25ns)   --->   "%X_buf_load_87 = load i13 %X_buf_addr_87" [conv_7x7.cpp:35]   --->   Operation 1856 'load' 'X_buf_load_87' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_44 : Operation 1857 [1/2] (3.25ns)   --->   "%X_buf_load_88 = load i13 %X_buf_addr_88" [conv_7x7.cpp:35]   --->   Operation 1857 'load' 'X_buf_load_88' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_44 : Operation 1858 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_98 = select i1 %and_ln32, i13 %add_ln1116_418, i13 %select_ln32_106" [conv_7x7.cpp:35]   --->   Operation 1858 'select' 'select_ln35_98' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1859 [1/1] (0.00ns)   --->   "%zext_ln1116_158 = zext i13 %select_ln35_98"   --->   Operation 1859 'zext' 'zext_ln1116_158' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1860 [1/1] (0.00ns)   --->   "%X_buf_addr_96 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_158"   --->   Operation 1860 'getelementptr' 'X_buf_addr_96' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1861 [2/2] (3.25ns)   --->   "%X_buf_load_96 = load i13 %X_buf_addr_96" [conv_7x7.cpp:35]   --->   Operation 1861 'load' 'X_buf_load_96' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_44 : Operation 1862 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_99 = select i1 %and_ln32, i13 %add_ln1116_439, i13 %select_ln32_107" [conv_7x7.cpp:35]   --->   Operation 1862 'select' 'select_ln35_99' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln1116_159 = zext i13 %select_ln35_99"   --->   Operation 1863 'zext' 'zext_ln1116_159' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1864 [1/1] (0.00ns)   --->   "%X_buf_addr_97 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_159"   --->   Operation 1864 'getelementptr' 'X_buf_addr_97' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1865 [2/2] (3.25ns)   --->   "%X_buf_load_97 = load i13 %X_buf_addr_97" [conv_7x7.cpp:35]   --->   Operation 1865 'load' 'X_buf_load_97' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_44 : Operation 1866 [1/1] (1.73ns)   --->   "%add_ln1118_86 = add i10 %trunc_ln1118, i10 87"   --->   Operation 1866 'add' 'add_ln1118_86' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln1118_87 = zext i10 %add_ln1118_86"   --->   Operation 1867 'zext' 'zext_ln1118_87' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1868 [1/1] (0.00ns)   --->   "%W_buf_addr_87 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_87"   --->   Operation 1868 'getelementptr' 'W_buf_addr_87' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1869 [1/1] (1.73ns)   --->   "%add_ln1118_87 = add i10 %trunc_ln1118, i10 88"   --->   Operation 1869 'add' 'add_ln1118_87' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1870 [1/1] (0.00ns)   --->   "%zext_ln1118_88 = zext i10 %add_ln1118_87"   --->   Operation 1870 'zext' 'zext_ln1118_88' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1871 [1/1] (0.00ns)   --->   "%W_buf_addr_88 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_88"   --->   Operation 1871 'getelementptr' 'W_buf_addr_88' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln1192_66 = sext i16 %W_buf_load_78"   --->   Operation 1872 'sext' 'sext_ln1192_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1873 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1192_66 = mul i29 %sext_ln1192_66, i29 %sext_ln35_78"   --->   Operation 1873 'mul' 'mul_ln1192_66' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1874 [1/1] (0.00ns)   --->   "%shl_ln728_65 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_70, i13 0"   --->   Operation 1874 'bitconcatenate' 'shl_ln728_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1875 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_66 = add i29 %shl_ln728_65, i29 %mul_ln1192_66"   --->   Operation 1875 'add' 'add_ln1192_66' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln708_77 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_66, i32 13, i32 28"   --->   Operation 1876 'partselect' 'trunc_ln708_77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln1192_67 = sext i16 %W_buf_load_79"   --->   Operation 1877 'sext' 'sext_ln1192_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1878 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1192_67 = mul i29 %sext_ln1192_67, i29 %sext_ln35_79"   --->   Operation 1878 'mul' 'mul_ln1192_67' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1879 [1/1] (0.00ns)   --->   "%shl_ln728_66 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_71, i13 0"   --->   Operation 1879 'bitconcatenate' 'shl_ln728_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1880 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_67 = add i29 %shl_ln728_66, i29 %mul_ln1192_67"   --->   Operation 1880 'add' 'add_ln1192_67' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1881 [1/1] (0.00ns)   --->   "%trunc_ln708_78 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_67, i32 13, i32 28"   --->   Operation 1881 'partselect' 'trunc_ln708_78' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_44 : Operation 1882 [1/2] (3.25ns)   --->   "%W_buf_load_85 = load i10 %W_buf_addr_85"   --->   Operation 1882 'load' 'W_buf_load_85' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_44 : Operation 1883 [1/2] (3.25ns)   --->   "%W_buf_load_86 = load i10 %W_buf_addr_86"   --->   Operation 1883 'load' 'W_buf_load_86' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_44 : Operation 1884 [2/2] (3.25ns)   --->   "%W_buf_load_87 = load i10 %W_buf_addr_87"   --->   Operation 1884 'load' 'W_buf_load_87' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_44 : Operation 1885 [2/2] (3.25ns)   --->   "%W_buf_load_88 = load i10 %W_buf_addr_88"   --->   Operation 1885 'load' 'W_buf_load_88' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_44 : Operation 1886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_66 = add i16 %trunc_ln708_71, i16 %trunc_ln708_72"   --->   Operation 1886 'add' 'add_ln703_66' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_44 : Operation 1887 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_67 = add i16 %add_ln703_66, i16 %trunc_ln708_70"   --->   Operation 1887 'add' 'add_ln703_67' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 45 <SV = 44> <Delay = 6.38>
ST_45 : Operation 1888 [1/1] (1.67ns)   --->   "%add_ln1116_133 = add i13 %add_ln1116_1, i13 %zext_ln1116_24"   --->   Operation 1888 'add' 'add_ln1116_133' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1889 [1/1] (1.67ns)   --->   "%add_ln1116_154 = add i13 %add_ln1116_1, i13 %zext_ln1116_26"   --->   Operation 1889 'add' 'add_ln1116_154' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1890 [1/1] (1.67ns)   --->   "%add_ln1116_272 = add i13 %zext_ln1116_5, i13 4789"   --->   Operation 1890 'add' 'add_ln1116_272' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1891 [1/1] (1.67ns)   --->   "%add_ln1116_293 = add i13 %zext_ln1116_5, i13 4790"   --->   Operation 1891 'add' 'add_ln1116_293' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_105)   --->   "%select_ln32_113 = select i1 %icmp_ln35, i13 %add_ln1116_272, i13 %add_ln1116_133" [conv_7x7.cpp:32]   --->   Operation 1892 'select' 'select_ln32_113' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_106)   --->   "%select_ln32_114 = select i1 %icmp_ln35, i13 %add_ln1116_293, i13 %add_ln1116_154" [conv_7x7.cpp:32]   --->   Operation 1893 'select' 'select_ln32_114' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1894 [1/1] (1.67ns)   --->   "%add_ln1116_419 = add i13 %add_ln1116_162, i13 %zext_ln1116_58"   --->   Operation 1894 'add' 'add_ln1116_419' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1895 [1/1] (1.67ns)   --->   "%add_ln1116_440 = add i13 %add_ln1116_162, i13 %zext_ln1116_60"   --->   Operation 1895 'add' 'add_ln1116_440' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln35_80 = sext i16 %X_buf_load_80" [conv_7x7.cpp:35]   --->   Operation 1896 'sext' 'sext_ln35_80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln35_81 = sext i16 %X_buf_load_81" [conv_7x7.cpp:35]   --->   Operation 1897 'sext' 'sext_ln35_81' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1898 [1/2] (3.25ns)   --->   "%X_buf_load_96 = load i13 %X_buf_addr_96" [conv_7x7.cpp:35]   --->   Operation 1898 'load' 'X_buf_load_96' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_45 : Operation 1899 [1/2] (3.25ns)   --->   "%X_buf_load_97 = load i13 %X_buf_addr_97" [conv_7x7.cpp:35]   --->   Operation 1899 'load' 'X_buf_load_97' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_45 : Operation 1900 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_105 = select i1 %and_ln32, i13 %add_ln1116_419, i13 %select_ln32_113" [conv_7x7.cpp:35]   --->   Operation 1900 'select' 'select_ln35_105' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1901 [1/1] (0.00ns)   --->   "%zext_ln1116_165 = zext i13 %select_ln35_105"   --->   Operation 1901 'zext' 'zext_ln1116_165' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1902 [1/1] (0.00ns)   --->   "%X_buf_addr_103 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_165"   --->   Operation 1902 'getelementptr' 'X_buf_addr_103' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1903 [2/2] (3.25ns)   --->   "%X_buf_load_103 = load i13 %X_buf_addr_103" [conv_7x7.cpp:35]   --->   Operation 1903 'load' 'X_buf_load_103' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_45 : Operation 1904 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_106 = select i1 %and_ln32, i13 %add_ln1116_440, i13 %select_ln32_114" [conv_7x7.cpp:35]   --->   Operation 1904 'select' 'select_ln35_106' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1905 [1/1] (0.00ns)   --->   "%zext_ln1116_166 = zext i13 %select_ln35_106"   --->   Operation 1905 'zext' 'zext_ln1116_166' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1906 [1/1] (0.00ns)   --->   "%X_buf_addr_104 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_166"   --->   Operation 1906 'getelementptr' 'X_buf_addr_104' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1907 [2/2] (3.25ns)   --->   "%X_buf_load_104 = load i13 %X_buf_addr_104" [conv_7x7.cpp:35]   --->   Operation 1907 'load' 'X_buf_load_104' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_45 : Operation 1908 [1/1] (1.73ns)   --->   "%add_ln1118_95 = add i10 %trunc_ln1118, i10 96"   --->   Operation 1908 'add' 'add_ln1118_95' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln1118_96 = zext i10 %add_ln1118_95"   --->   Operation 1909 'zext' 'zext_ln1118_96' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1910 [1/1] (0.00ns)   --->   "%W_buf_addr_96 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_96"   --->   Operation 1910 'getelementptr' 'W_buf_addr_96' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1911 [1/1] (1.73ns)   --->   "%add_ln1118_96 = add i10 %trunc_ln1118, i10 97"   --->   Operation 1911 'add' 'add_ln1118_96' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1912 [1/1] (0.00ns)   --->   "%zext_ln1118_97 = zext i10 %add_ln1118_96"   --->   Operation 1912 'zext' 'zext_ln1118_97' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1913 [1/1] (0.00ns)   --->   "%W_buf_addr_97 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_97"   --->   Operation 1913 'getelementptr' 'W_buf_addr_97' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln1192_68 = sext i16 %W_buf_load_80"   --->   Operation 1914 'sext' 'sext_ln1192_68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1915 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1192_68 = mul i29 %sext_ln1192_68, i29 %sext_ln35_80"   --->   Operation 1915 'mul' 'mul_ln1192_68' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1916 [1/1] (0.00ns)   --->   "%shl_ln728_67 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_72, i13 0"   --->   Operation 1916 'bitconcatenate' 'shl_ln728_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1917 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_68 = add i29 %shl_ln728_67, i29 %mul_ln1192_68"   --->   Operation 1917 'add' 'add_ln1192_68' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1918 [1/1] (0.00ns)   --->   "%trunc_ln708_79 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_68, i32 13, i32 28"   --->   Operation 1918 'partselect' 'trunc_ln708_79' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln1192_69 = sext i16 %W_buf_load_81"   --->   Operation 1919 'sext' 'sext_ln1192_69' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1920 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1192_69 = mul i29 %sext_ln1192_69, i29 %sext_ln35_81"   --->   Operation 1920 'mul' 'mul_ln1192_69' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1921 [1/1] (0.00ns)   --->   "%shl_ln728_68 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_73, i13 0"   --->   Operation 1921 'bitconcatenate' 'shl_ln728_68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1922 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_69 = add i29 %shl_ln728_68, i29 %mul_ln1192_69"   --->   Operation 1922 'add' 'add_ln1192_69' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln708_80 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_69, i32 13, i32 28"   --->   Operation 1923 'partselect' 'trunc_ln708_80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_45 : Operation 1924 [1/2] (3.25ns)   --->   "%W_buf_load_87 = load i10 %W_buf_addr_87"   --->   Operation 1924 'load' 'W_buf_load_87' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_45 : Operation 1925 [1/2] (3.25ns)   --->   "%W_buf_load_88 = load i10 %W_buf_addr_88"   --->   Operation 1925 'load' 'W_buf_load_88' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_45 : Operation 1926 [2/2] (3.25ns)   --->   "%W_buf_load_96 = load i10 %W_buf_addr_96"   --->   Operation 1926 'load' 'W_buf_load_96' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_45 : Operation 1927 [2/2] (3.25ns)   --->   "%W_buf_load_97 = load i10 %W_buf_addr_97"   --->   Operation 1927 'load' 'W_buf_load_97' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 46 <SV = 45> <Delay = 6.38>
ST_46 : Operation 1928 [1/1] (1.67ns)   --->   "%add_ln1116_48 = add i13 %add_ln1116_12, i13 %zext_ln1116_16"   --->   Operation 1928 'add' 'add_ln1116_48' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1929 [1/1] (1.67ns)   --->   "%add_ln1116_69 = add i13 %add_ln1116_12, i13 %zext_ln1116_18"   --->   Operation 1929 'add' 'add_ln1116_69' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1930 [1/1] (1.67ns)   --->   "%add_ln1116_187 = add i13 %zext_ln1116_45, i13 2393"   --->   Operation 1930 'add' 'add_ln1116_187' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1931 [1/1] (1.67ns)   --->   "%add_ln1116_208 = add i13 %zext_ln1116_45, i13 2394"   --->   Operation 1931 'add' 'add_ln1116_208' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_94)   --->   "%select_ln32_102 = select i1 %icmp_ln35, i13 %add_ln1116_187, i13 %add_ln1116_48" [conv_7x7.cpp:32]   --->   Operation 1932 'select' 'select_ln32_102' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_95)   --->   "%select_ln32_103 = select i1 %icmp_ln35, i13 %add_ln1116_208, i13 %add_ln1116_69" [conv_7x7.cpp:32]   --->   Operation 1933 'select' 'select_ln32_103' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1934 [1/1] (1.67ns)   --->   "%add_ln1116_334 = add i13 %add_ln1116_179, i13 %zext_ln1116_50"   --->   Operation 1934 'add' 'add_ln1116_334' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1935 [1/1] (1.67ns)   --->   "%add_ln1116_355 = add i13 %add_ln1116_179, i13 %zext_ln1116_52"   --->   Operation 1935 'add' 'add_ln1116_355' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln35_85 = sext i16 %X_buf_load_85" [conv_7x7.cpp:35]   --->   Operation 1936 'sext' 'sext_ln35_85' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln35_86 = sext i16 %X_buf_load_86" [conv_7x7.cpp:35]   --->   Operation 1937 'sext' 'sext_ln35_86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1938 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_94 = select i1 %and_ln32, i13 %add_ln1116_334, i13 %select_ln32_102" [conv_7x7.cpp:35]   --->   Operation 1938 'select' 'select_ln35_94' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln1116_154 = zext i13 %select_ln35_94"   --->   Operation 1939 'zext' 'zext_ln1116_154' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1940 [1/1] (0.00ns)   --->   "%X_buf_addr_92 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_154"   --->   Operation 1940 'getelementptr' 'X_buf_addr_92' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1941 [2/2] (3.25ns)   --->   "%X_buf_load_92 = load i13 %X_buf_addr_92" [conv_7x7.cpp:35]   --->   Operation 1941 'load' 'X_buf_load_92' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_46 : Operation 1942 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_95 = select i1 %and_ln32, i13 %add_ln1116_355, i13 %select_ln32_103" [conv_7x7.cpp:35]   --->   Operation 1942 'select' 'select_ln35_95' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1943 [1/1] (0.00ns)   --->   "%zext_ln1116_155 = zext i13 %select_ln35_95"   --->   Operation 1943 'zext' 'zext_ln1116_155' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1944 [1/1] (0.00ns)   --->   "%X_buf_addr_93 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_155"   --->   Operation 1944 'getelementptr' 'X_buf_addr_93' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1945 [2/2] (3.25ns)   --->   "%X_buf_load_93 = load i13 %X_buf_addr_93" [conv_7x7.cpp:35]   --->   Operation 1945 'load' 'X_buf_load_93' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_46 : Operation 1946 [1/2] (3.25ns)   --->   "%X_buf_load_103 = load i13 %X_buf_addr_103" [conv_7x7.cpp:35]   --->   Operation 1946 'load' 'X_buf_load_103' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_46 : Operation 1947 [1/2] (3.25ns)   --->   "%X_buf_load_104 = load i13 %X_buf_addr_104" [conv_7x7.cpp:35]   --->   Operation 1947 'load' 'X_buf_load_104' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_46 : Operation 1948 [1/1] (1.73ns)   --->   "%add_ln1118_102 = add i10 %trunc_ln1118, i10 103"   --->   Operation 1948 'add' 'add_ln1118_102' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln1118_103 = zext i10 %add_ln1118_102"   --->   Operation 1949 'zext' 'zext_ln1118_103' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1950 [1/1] (0.00ns)   --->   "%W_buf_addr_103 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_103"   --->   Operation 1950 'getelementptr' 'W_buf_addr_103' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1951 [1/1] (1.73ns)   --->   "%add_ln1118_103 = add i10 %trunc_ln1118, i10 104"   --->   Operation 1951 'add' 'add_ln1118_103' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln1118_104 = zext i10 %add_ln1118_103"   --->   Operation 1952 'zext' 'zext_ln1118_104' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1953 [1/1] (0.00ns)   --->   "%W_buf_addr_104 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_104"   --->   Operation 1953 'getelementptr' 'W_buf_addr_104' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1954 [1/1] (0.00ns)   --->   "%sext_ln1192_72 = sext i16 %W_buf_load_85"   --->   Operation 1954 'sext' 'sext_ln1192_72' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1955 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1192_72 = mul i29 %sext_ln1192_72, i29 %sext_ln35_85"   --->   Operation 1955 'mul' 'mul_ln1192_72' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1956 [1/1] (0.00ns)   --->   "%shl_ln728_71 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_77, i13 0"   --->   Operation 1956 'bitconcatenate' 'shl_ln728_71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1957 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_72 = add i29 %shl_ln728_71, i29 %mul_ln1192_72"   --->   Operation 1957 'add' 'add_ln1192_72' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1958 [1/1] (0.00ns)   --->   "%trunc_ln708_84 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_72, i32 13, i32 28"   --->   Operation 1958 'partselect' 'trunc_ln708_84' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln1192_73 = sext i16 %W_buf_load_86"   --->   Operation 1959 'sext' 'sext_ln1192_73' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1960 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1192_73 = mul i29 %sext_ln1192_73, i29 %sext_ln35_86"   --->   Operation 1960 'mul' 'mul_ln1192_73' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1961 [1/1] (0.00ns)   --->   "%shl_ln728_72 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_78, i13 0"   --->   Operation 1961 'bitconcatenate' 'shl_ln728_72' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1962 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_73 = add i29 %shl_ln728_72, i29 %mul_ln1192_73"   --->   Operation 1962 'add' 'add_ln1192_73' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1963 [1/1] (0.00ns)   --->   "%trunc_ln708_85 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_73, i32 13, i32 28"   --->   Operation 1963 'partselect' 'trunc_ln708_85' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_46 : Operation 1964 [1/2] (3.25ns)   --->   "%W_buf_load_96 = load i10 %W_buf_addr_96"   --->   Operation 1964 'load' 'W_buf_load_96' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_46 : Operation 1965 [1/2] (3.25ns)   --->   "%W_buf_load_97 = load i10 %W_buf_addr_97"   --->   Operation 1965 'load' 'W_buf_load_97' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_46 : Operation 1966 [2/2] (3.25ns)   --->   "%W_buf_load_103 = load i10 %W_buf_addr_103"   --->   Operation 1966 'load' 'W_buf_load_103' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_46 : Operation 1967 [2/2] (3.25ns)   --->   "%W_buf_load_104 = load i10 %W_buf_addr_104"   --->   Operation 1967 'load' 'W_buf_load_104' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_46 : Operation 1968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_77 = add i16 %trunc_ln708_80, i16 %trunc_ln708_81"   --->   Operation 1968 'add' 'add_ln703_77' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_46 : Operation 1969 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_78 = add i16 %add_ln703_77, i16 %trunc_ln708_79"   --->   Operation 1969 'add' 'add_ln703_78' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 47 <SV = 46> <Delay = 6.38>
ST_47 : Operation 1970 [1/1] (1.67ns)   --->   "%add_ln1116_27 = add i13 %add_ln1116_12, i13 %zext_ln1116_14"   --->   Operation 1970 'add' 'add_ln1116_27' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1971 [1/1] (1.67ns)   --->   "%add_ln1116_90 = add i13 %add_ln1116_12, i13 %zext_ln1116_20"   --->   Operation 1971 'add' 'add_ln1116_90' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1972 [1/1] (1.67ns)   --->   "%add_ln1116_111 = add i13 %add_ln1116_12, i13 %zext_ln1116_22"   --->   Operation 1972 'add' 'add_ln1116_111' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1973 [1/1] (1.67ns)   --->   "%add_ln1116_177 = add i13 %zext_ln1116_45, i13 2392"   --->   Operation 1973 'add' 'add_ln1116_177' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1974 [1/1] (1.67ns)   --->   "%add_ln1116_229 = add i13 %zext_ln1116_45, i13 2395"   --->   Operation 1974 'add' 'add_ln1116_229' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1975 [1/1] (1.67ns)   --->   "%add_ln1116_250 = add i13 %zext_ln1116_45, i13 2396"   --->   Operation 1975 'add' 'add_ln1116_250' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_93)   --->   "%select_ln32_101 = select i1 %icmp_ln35, i13 %add_ln1116_177, i13 %add_ln1116_27" [conv_7x7.cpp:32]   --->   Operation 1976 'select' 'select_ln32_101' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_96)   --->   "%select_ln32_104 = select i1 %icmp_ln35, i13 %add_ln1116_229, i13 %add_ln1116_90" [conv_7x7.cpp:32]   --->   Operation 1977 'select' 'select_ln32_104' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_97)   --->   "%select_ln32_105 = select i1 %icmp_ln35, i13 %add_ln1116_250, i13 %add_ln1116_111" [conv_7x7.cpp:32]   --->   Operation 1978 'select' 'select_ln32_105' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1979 [1/1] (1.67ns)   --->   "%add_ln1116_313 = add i13 %add_ln1116_179, i13 %zext_ln1116_48"   --->   Operation 1979 'add' 'add_ln1116_313' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1980 [1/1] (1.67ns)   --->   "%add_ln1116_376 = add i13 %add_ln1116_179, i13 %zext_ln1116_54"   --->   Operation 1980 'add' 'add_ln1116_376' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1981 [1/1] (1.67ns)   --->   "%add_ln1116_397 = add i13 %add_ln1116_179, i13 %zext_ln1116_56"   --->   Operation 1981 'add' 'add_ln1116_397' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln35_87 = sext i16 %X_buf_load_87" [conv_7x7.cpp:35]   --->   Operation 1982 'sext' 'sext_ln35_87' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln35_88 = sext i16 %X_buf_load_88" [conv_7x7.cpp:35]   --->   Operation 1983 'sext' 'sext_ln35_88' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 1984 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_93 = select i1 %and_ln32, i13 %add_ln1116_313, i13 %select_ln32_101" [conv_7x7.cpp:35]   --->   Operation 1984 'select' 'select_ln35_93' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1985 [1/2] (3.25ns)   --->   "%X_buf_load_92 = load i13 %X_buf_addr_92" [conv_7x7.cpp:35]   --->   Operation 1985 'load' 'X_buf_load_92' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_47 : Operation 1986 [1/2] (3.25ns)   --->   "%X_buf_load_93 = load i13 %X_buf_addr_93" [conv_7x7.cpp:35]   --->   Operation 1986 'load' 'X_buf_load_93' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_47 : Operation 1987 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_96 = select i1 %and_ln32, i13 %add_ln1116_376, i13 %select_ln32_104" [conv_7x7.cpp:35]   --->   Operation 1987 'select' 'select_ln35_96' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln1116_156 = zext i13 %select_ln35_96"   --->   Operation 1988 'zext' 'zext_ln1116_156' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 1989 [1/1] (0.00ns)   --->   "%X_buf_addr_94 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_156"   --->   Operation 1989 'getelementptr' 'X_buf_addr_94' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 1990 [2/2] (3.25ns)   --->   "%X_buf_load_94 = load i13 %X_buf_addr_94" [conv_7x7.cpp:35]   --->   Operation 1990 'load' 'X_buf_load_94' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_47 : Operation 1991 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_97 = select i1 %and_ln32, i13 %add_ln1116_397, i13 %select_ln32_105" [conv_7x7.cpp:35]   --->   Operation 1991 'select' 'select_ln35_97' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1992 [1/1] (0.00ns)   --->   "%zext_ln1116_157 = zext i13 %select_ln35_97"   --->   Operation 1992 'zext' 'zext_ln1116_157' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 1993 [1/1] (0.00ns)   --->   "%X_buf_addr_95 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_157"   --->   Operation 1993 'getelementptr' 'X_buf_addr_95' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 1994 [2/2] (3.25ns)   --->   "%X_buf_load_95 = load i13 %X_buf_addr_95" [conv_7x7.cpp:35]   --->   Operation 1994 'load' 'X_buf_load_95' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_47 : Operation 1995 [1/1] (1.73ns)   --->   "%add_ln1118_91 = add i10 %trunc_ln1118, i10 92"   --->   Operation 1995 'add' 'add_ln1118_91' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1996 [1/1] (0.00ns)   --->   "%zext_ln1118_92 = zext i10 %add_ln1118_91"   --->   Operation 1996 'zext' 'zext_ln1118_92' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 1997 [1/1] (0.00ns)   --->   "%W_buf_addr_92 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_92"   --->   Operation 1997 'getelementptr' 'W_buf_addr_92' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 1998 [1/1] (1.73ns)   --->   "%add_ln1118_92 = add i10 %trunc_ln1118, i10 93"   --->   Operation 1998 'add' 'add_ln1118_92' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln1118_93 = zext i10 %add_ln1118_92"   --->   Operation 1999 'zext' 'zext_ln1118_93' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 2000 [1/1] (0.00ns)   --->   "%W_buf_addr_93 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_93"   --->   Operation 2000 'getelementptr' 'W_buf_addr_93' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln1192_74 = sext i16 %W_buf_load_87"   --->   Operation 2001 'sext' 'sext_ln1192_74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 2002 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1192_74 = mul i29 %sext_ln1192_74, i29 %sext_ln35_87"   --->   Operation 2002 'mul' 'mul_ln1192_74' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 2003 [1/1] (0.00ns)   --->   "%shl_ln728_73 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_79, i13 0"   --->   Operation 2003 'bitconcatenate' 'shl_ln728_73' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 2004 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_74 = add i29 %shl_ln728_73, i29 %mul_ln1192_74"   --->   Operation 2004 'add' 'add_ln1192_74' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 2005 [1/1] (0.00ns)   --->   "%trunc_ln708_86 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_74, i32 13, i32 28"   --->   Operation 2005 'partselect' 'trunc_ln708_86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln1192_75 = sext i16 %W_buf_load_88"   --->   Operation 2006 'sext' 'sext_ln1192_75' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 2007 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1192_75 = mul i29 %sext_ln1192_75, i29 %sext_ln35_88"   --->   Operation 2007 'mul' 'mul_ln1192_75' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 2008 [1/1] (0.00ns)   --->   "%shl_ln728_74 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_80, i13 0"   --->   Operation 2008 'bitconcatenate' 'shl_ln728_74' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 2009 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_75 = add i29 %shl_ln728_74, i29 %mul_ln1192_75"   --->   Operation 2009 'add' 'add_ln1192_75' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 2010 [1/1] (0.00ns)   --->   "%trunc_ln708_87 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_75, i32 13, i32 28"   --->   Operation 2010 'partselect' 'trunc_ln708_87' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_47 : Operation 2011 [2/2] (3.25ns)   --->   "%W_buf_load_92 = load i10 %W_buf_addr_92"   --->   Operation 2011 'load' 'W_buf_load_92' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_47 : Operation 2012 [2/2] (3.25ns)   --->   "%W_buf_load_93 = load i10 %W_buf_addr_93"   --->   Operation 2012 'load' 'W_buf_load_93' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_47 : Operation 2013 [1/2] (3.25ns)   --->   "%W_buf_load_103 = load i10 %W_buf_addr_103"   --->   Operation 2013 'load' 'W_buf_load_103' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_47 : Operation 2014 [1/2] (3.25ns)   --->   "%W_buf_load_104 = load i10 %W_buf_addr_104"   --->   Operation 2014 'load' 'W_buf_load_104' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_47 : Operation 2015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_76 = add i16 %trunc_ln708_77, i16 %trunc_ln708_78"   --->   Operation 2015 'add' 'add_ln703_76' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_47 : Operation 2016 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_79 = add i16 %add_ln703_78, i16 %add_ln703_76"   --->   Operation 2016 'add' 'add_ln703_79' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 48 <SV = 47> <Delay = 6.38>
ST_48 : Operation 2017 [1/1] (1.67ns)   --->   "%add_ln1116_49 = add i13 %add_ln1116_1, i13 %zext_ln1116_16"   --->   Operation 2017 'add' 'add_ln1116_49' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2018 [1/1] (1.67ns)   --->   "%add_ln1116_70 = add i13 %add_ln1116_1, i13 %zext_ln1116_18"   --->   Operation 2018 'add' 'add_ln1116_70' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2019 [1/1] (1.67ns)   --->   "%add_ln1116_188 = add i13 %zext_ln1116_5, i13 4785"   --->   Operation 2019 'add' 'add_ln1116_188' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2020 [1/1] (1.67ns)   --->   "%add_ln1116_209 = add i13 %zext_ln1116_5, i13 4786"   --->   Operation 2020 'add' 'add_ln1116_209' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_101)   --->   "%select_ln32_109 = select i1 %icmp_ln35, i13 %add_ln1116_188, i13 %add_ln1116_49" [conv_7x7.cpp:32]   --->   Operation 2021 'select' 'select_ln32_109' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_102)   --->   "%select_ln32_110 = select i1 %icmp_ln35, i13 %add_ln1116_209, i13 %add_ln1116_70" [conv_7x7.cpp:32]   --->   Operation 2022 'select' 'select_ln32_110' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2023 [1/1] (1.67ns)   --->   "%add_ln1116_335 = add i13 %add_ln1116_162, i13 %zext_ln1116_50"   --->   Operation 2023 'add' 'add_ln1116_335' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2024 [1/1] (1.67ns)   --->   "%add_ln1116_356 = add i13 %add_ln1116_162, i13 %zext_ln1116_52"   --->   Operation 2024 'add' 'add_ln1116_356' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2025 [1/2] (3.25ns)   --->   "%X_buf_load_94 = load i13 %X_buf_addr_94" [conv_7x7.cpp:35]   --->   Operation 2025 'load' 'X_buf_load_94' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_48 : Operation 2026 [1/2] (3.25ns)   --->   "%X_buf_load_95 = load i13 %X_buf_addr_95" [conv_7x7.cpp:35]   --->   Operation 2026 'load' 'X_buf_load_95' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_48 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln35_96 = sext i16 %X_buf_load_96" [conv_7x7.cpp:35]   --->   Operation 2027 'sext' 'sext_ln35_96' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln35_97 = sext i16 %X_buf_load_97" [conv_7x7.cpp:35]   --->   Operation 2028 'sext' 'sext_ln35_97' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2029 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_101 = select i1 %and_ln32, i13 %add_ln1116_335, i13 %select_ln32_109" [conv_7x7.cpp:35]   --->   Operation 2029 'select' 'select_ln35_101' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2030 [1/1] (0.00ns)   --->   "%zext_ln1116_161 = zext i13 %select_ln35_101"   --->   Operation 2030 'zext' 'zext_ln1116_161' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2031 [1/1] (0.00ns)   --->   "%X_buf_addr_99 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_161"   --->   Operation 2031 'getelementptr' 'X_buf_addr_99' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2032 [2/2] (3.25ns)   --->   "%X_buf_load_99 = load i13 %X_buf_addr_99" [conv_7x7.cpp:35]   --->   Operation 2032 'load' 'X_buf_load_99' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_48 : Operation 2033 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_102 = select i1 %and_ln32, i13 %add_ln1116_356, i13 %select_ln32_110" [conv_7x7.cpp:35]   --->   Operation 2033 'select' 'select_ln35_102' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln1116_162 = zext i13 %select_ln35_102"   --->   Operation 2034 'zext' 'zext_ln1116_162' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2035 [1/1] (0.00ns)   --->   "%X_buf_addr_100 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_162"   --->   Operation 2035 'getelementptr' 'X_buf_addr_100' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2036 [2/2] (3.25ns)   --->   "%X_buf_load_100 = load i13 %X_buf_addr_100" [conv_7x7.cpp:35]   --->   Operation 2036 'load' 'X_buf_load_100' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_48 : Operation 2037 [1/1] (1.73ns)   --->   "%add_ln1118_93 = add i10 %trunc_ln1118, i10 94"   --->   Operation 2037 'add' 'add_ln1118_93' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln1118_94 = zext i10 %add_ln1118_93"   --->   Operation 2038 'zext' 'zext_ln1118_94' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2039 [1/1] (0.00ns)   --->   "%W_buf_addr_94 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_94"   --->   Operation 2039 'getelementptr' 'W_buf_addr_94' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2040 [1/1] (1.73ns)   --->   "%add_ln1118_94 = add i10 %trunc_ln1118, i10 95"   --->   Operation 2040 'add' 'add_ln1118_94' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2041 [1/1] (0.00ns)   --->   "%zext_ln1118_95 = zext i10 %add_ln1118_94"   --->   Operation 2041 'zext' 'zext_ln1118_95' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2042 [1/1] (0.00ns)   --->   "%W_buf_addr_95 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_95"   --->   Operation 2042 'getelementptr' 'W_buf_addr_95' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2043 [1/2] (3.25ns)   --->   "%W_buf_load_92 = load i10 %W_buf_addr_92"   --->   Operation 2043 'load' 'W_buf_load_92' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_48 : Operation 2044 [1/2] (3.25ns)   --->   "%W_buf_load_93 = load i10 %W_buf_addr_93"   --->   Operation 2044 'load' 'W_buf_load_93' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_48 : Operation 2045 [2/2] (3.25ns)   --->   "%W_buf_load_94 = load i10 %W_buf_addr_94"   --->   Operation 2045 'load' 'W_buf_load_94' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_48 : Operation 2046 [2/2] (3.25ns)   --->   "%W_buf_load_95 = load i10 %W_buf_addr_95"   --->   Operation 2046 'load' 'W_buf_load_95' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_48 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln1192_82 = sext i16 %W_buf_load_96"   --->   Operation 2047 'sext' 'sext_ln1192_82' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2048 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_82)   --->   "%mul_ln1192_82 = mul i29 %sext_ln1192_82, i29 %sext_ln35_96"   --->   Operation 2048 'mul' 'mul_ln1192_82' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 2049 [1/1] (0.00ns)   --->   "%shl_ln728_81 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_88, i13 0"   --->   Operation 2049 'bitconcatenate' 'shl_ln728_81' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2050 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_82 = add i29 %shl_ln728_81, i29 %mul_ln1192_82"   --->   Operation 2050 'add' 'add_ln1192_82' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 2051 [1/1] (0.00ns)   --->   "%trunc_ln708_95 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_82, i32 13, i32 28"   --->   Operation 2051 'partselect' 'trunc_ln708_95' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln1192_83 = sext i16 %W_buf_load_97"   --->   Operation 2052 'sext' 'sext_ln1192_83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2053 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_83)   --->   "%mul_ln1192_83 = mul i29 %sext_ln1192_83, i29 %sext_ln35_97"   --->   Operation 2053 'mul' 'mul_ln1192_83' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 2054 [1/1] (0.00ns)   --->   "%shl_ln728_82 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_89, i13 0"   --->   Operation 2054 'bitconcatenate' 'shl_ln728_82' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_48 : Operation 2055 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_83 = add i29 %shl_ln728_82, i29 %mul_ln1192_83"   --->   Operation 2055 'add' 'add_ln1192_83' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 2056 [1/1] (0.00ns)   --->   "%trunc_ln708_96 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_83, i32 13, i32 28"   --->   Operation 2056 'partselect' 'trunc_ln708_96' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 6.38>
ST_49 : Operation 2057 [1/1] (1.67ns)   --->   "%add_ln1116_3 = add i13 %zext_ln1116_3, i13 4784"   --->   Operation 2057 'add' 'add_ln1116_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2058 [1/1] (1.67ns)   --->   "%add_ln1116_5 = add i13 %zext_ln1116_5, i13 4784"   --->   Operation 2058 'add' 'add_ln1116_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2059 [1/1] (1.67ns)   --->   "%add_ln1116_28 = add i13 %add_ln1116_1, i13 %zext_ln1116_14"   --->   Operation 2059 'add' 'add_ln1116_28' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2060 [1/1] (1.67ns)   --->   "%add_ln1116_91 = add i13 %add_ln1116_1, i13 %zext_ln1116_20"   --->   Operation 2060 'add' 'add_ln1116_91' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2061 [1/1] (1.67ns)   --->   "%add_ln1116_112 = add i13 %add_ln1116_1, i13 %zext_ln1116_22"   --->   Operation 2061 'add' 'add_ln1116_112' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2062 [1/1] (1.67ns)   --->   "%add_ln1116_166 = add i13 %zext_ln1116_33, i13 4784"   --->   Operation 2062 'add' 'add_ln1116_166' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2063 [1/1] (1.67ns)   --->   "%add_ln1116_230 = add i13 %zext_ln1116_5, i13 4787"   --->   Operation 2063 'add' 'add_ln1116_230' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2064 [1/1] (1.67ns)   --->   "%add_ln1116_251 = add i13 %zext_ln1116_5, i13 4788"   --->   Operation 2064 'add' 'add_ln1116_251' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_100)   --->   "%select_ln32_108 = select i1 %icmp_ln35, i13 %add_ln1116_5, i13 %add_ln1116_28" [conv_7x7.cpp:32]   --->   Operation 2065 'select' 'select_ln32_108' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_103)   --->   "%select_ln32_111 = select i1 %icmp_ln35, i13 %add_ln1116_230, i13 %add_ln1116_91" [conv_7x7.cpp:32]   --->   Operation 2066 'select' 'select_ln32_111' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_104)   --->   "%select_ln32_112 = select i1 %icmp_ln35, i13 %add_ln1116_251, i13 %add_ln1116_112" [conv_7x7.cpp:32]   --->   Operation 2067 'select' 'select_ln32_112' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2068 [1/1] (1.67ns)   --->   "%add_ln1116_314 = add i13 %add_ln1116_162, i13 %zext_ln1116_48"   --->   Operation 2068 'add' 'add_ln1116_314' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2069 [1/1] (1.67ns)   --->   "%add_ln1116_377 = add i13 %add_ln1116_162, i13 %zext_ln1116_54"   --->   Operation 2069 'add' 'add_ln1116_377' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2070 [1/1] (1.67ns)   --->   "%add_ln1116_398 = add i13 %add_ln1116_162, i13 %zext_ln1116_56"   --->   Operation 2070 'add' 'add_ln1116_398' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2071 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_100 = select i1 %and_ln32, i13 %add_ln1116_314, i13 %select_ln32_108" [conv_7x7.cpp:35]   --->   Operation 2071 'select' 'select_ln35_100' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2072 [1/2] (3.25ns)   --->   "%X_buf_load_99 = load i13 %X_buf_addr_99" [conv_7x7.cpp:35]   --->   Operation 2072 'load' 'X_buf_load_99' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_49 : Operation 2073 [1/2] (3.25ns)   --->   "%X_buf_load_100 = load i13 %X_buf_addr_100" [conv_7x7.cpp:35]   --->   Operation 2073 'load' 'X_buf_load_100' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_49 : Operation 2074 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_103 = select i1 %and_ln32, i13 %add_ln1116_377, i13 %select_ln32_111" [conv_7x7.cpp:35]   --->   Operation 2074 'select' 'select_ln35_103' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln1116_163 = zext i13 %select_ln35_103"   --->   Operation 2075 'zext' 'zext_ln1116_163' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2076 [1/1] (0.00ns)   --->   "%X_buf_addr_101 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_163"   --->   Operation 2076 'getelementptr' 'X_buf_addr_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2077 [2/2] (3.25ns)   --->   "%X_buf_load_101 = load i13 %X_buf_addr_101" [conv_7x7.cpp:35]   --->   Operation 2077 'load' 'X_buf_load_101' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_49 : Operation 2078 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_104 = select i1 %and_ln32, i13 %add_ln1116_398, i13 %select_ln32_112" [conv_7x7.cpp:35]   --->   Operation 2078 'select' 'select_ln35_104' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln1116_164 = zext i13 %select_ln35_104"   --->   Operation 2079 'zext' 'zext_ln1116_164' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2080 [1/1] (0.00ns)   --->   "%X_buf_addr_102 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_164"   --->   Operation 2080 'getelementptr' 'X_buf_addr_102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2081 [2/2] (3.25ns)   --->   "%X_buf_load_102 = load i13 %X_buf_addr_102" [conv_7x7.cpp:35]   --->   Operation 2081 'load' 'X_buf_load_102' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_49 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln35_103 = sext i16 %X_buf_load_103" [conv_7x7.cpp:35]   --->   Operation 2082 'sext' 'sext_ln35_103' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln35_104 = sext i16 %X_buf_load_104" [conv_7x7.cpp:35]   --->   Operation 2083 'sext' 'sext_ln35_104' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2084 [1/1] (1.73ns)   --->   "%add_ln1118_98 = add i10 %trunc_ln1118, i10 99"   --->   Operation 2084 'add' 'add_ln1118_98' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln1118_99 = zext i10 %add_ln1118_98"   --->   Operation 2085 'zext' 'zext_ln1118_99' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2086 [1/1] (0.00ns)   --->   "%W_buf_addr_99 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_99"   --->   Operation 2086 'getelementptr' 'W_buf_addr_99' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2087 [1/1] (1.73ns)   --->   "%add_ln1118_99 = add i10 %trunc_ln1118, i10 100"   --->   Operation 2087 'add' 'add_ln1118_99' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2088 [1/1] (0.00ns)   --->   "%zext_ln1118_100 = zext i10 %add_ln1118_99"   --->   Operation 2088 'zext' 'zext_ln1118_100' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2089 [1/1] (0.00ns)   --->   "%W_buf_addr_100 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_100"   --->   Operation 2089 'getelementptr' 'W_buf_addr_100' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2090 [1/2] (3.25ns)   --->   "%W_buf_load_94 = load i10 %W_buf_addr_94"   --->   Operation 2090 'load' 'W_buf_load_94' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_49 : Operation 2091 [1/2] (3.25ns)   --->   "%W_buf_load_95 = load i10 %W_buf_addr_95"   --->   Operation 2091 'load' 'W_buf_load_95' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_49 : Operation 2092 [2/2] (3.25ns)   --->   "%W_buf_load_99 = load i10 %W_buf_addr_99"   --->   Operation 2092 'load' 'W_buf_load_99' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_49 : Operation 2093 [2/2] (3.25ns)   --->   "%W_buf_load_100 = load i10 %W_buf_addr_100"   --->   Operation 2093 'load' 'W_buf_load_100' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_49 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln1192_88 = sext i16 %W_buf_load_103"   --->   Operation 2094 'sext' 'sext_ln1192_88' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2095 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_88)   --->   "%mul_ln1192_88 = mul i29 %sext_ln1192_88, i29 %sext_ln35_103"   --->   Operation 2095 'mul' 'mul_ln1192_88' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 2096 [1/1] (0.00ns)   --->   "%shl_ln728_87 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_95, i13 0"   --->   Operation 2096 'bitconcatenate' 'shl_ln728_87' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2097 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_88 = add i29 %shl_ln728_87, i29 %mul_ln1192_88"   --->   Operation 2097 'add' 'add_ln1192_88' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 2098 [1/1] (0.00ns)   --->   "%trunc_ln708_102 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_88, i32 13, i32 28"   --->   Operation 2098 'partselect' 'trunc_ln708_102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln1192_89 = sext i16 %W_buf_load_104"   --->   Operation 2099 'sext' 'sext_ln1192_89' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2100 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_89)   --->   "%mul_ln1192_89 = mul i29 %sext_ln1192_89, i29 %sext_ln35_104"   --->   Operation 2100 'mul' 'mul_ln1192_89' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 2101 [1/1] (0.00ns)   --->   "%shl_ln728_88 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_96, i13 0"   --->   Operation 2101 'bitconcatenate' 'shl_ln728_88' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_49 : Operation 2102 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_89 = add i29 %shl_ln728_88, i29 %mul_ln1192_89"   --->   Operation 2102 'add' 'add_ln1192_89' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 2103 [1/1] (0.00ns)   --->   "%trunc_ln708_103 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_89, i32 13, i32 28"   --->   Operation 2103 'partselect' 'trunc_ln708_103' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.38>
ST_50 : Operation 2104 [1/1] (1.67ns)   --->   "%add_ln1116_134 = add i13 %add_ln1116_3, i13 %zext_ln1116_24"   --->   Operation 2104 'add' 'add_ln1116_134' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2105 [1/1] (1.67ns)   --->   "%add_ln1116_155 = add i13 %add_ln1116_3, i13 %zext_ln1116_26"   --->   Operation 2105 'add' 'add_ln1116_155' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2106 [1/1] (1.67ns)   --->   "%add_ln1116_168 = add i13 %zext_ln1116_35, i13 4784"   --->   Operation 2106 'add' 'add_ln1116_168' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2107 [1/1] (1.67ns)   --->   "%add_ln1116_273 = add i13 %zext_ln1116_31, i13 4789"   --->   Operation 2107 'add' 'add_ln1116_273' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2108 [1/1] (1.67ns)   --->   "%add_ln1116_294 = add i13 %zext_ln1116_31, i13 4790"   --->   Operation 2108 'add' 'add_ln1116_294' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_112)   --->   "%select_ln32_120 = select i1 %icmp_ln35, i13 %add_ln1116_273, i13 %add_ln1116_134" [conv_7x7.cpp:32]   --->   Operation 2109 'select' 'select_ln32_120' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_113)   --->   "%select_ln32_121 = select i1 %icmp_ln35, i13 %add_ln1116_294, i13 %add_ln1116_155" [conv_7x7.cpp:32]   --->   Operation 2110 'select' 'select_ln32_121' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2111 [1/1] (1.67ns)   --->   "%add_ln1116_420 = add i13 %add_ln1116_166, i13 %zext_ln1116_58"   --->   Operation 2111 'add' 'add_ln1116_420' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2112 [1/1] (1.67ns)   --->   "%add_ln1116_441 = add i13 %add_ln1116_166, i13 %zext_ln1116_60"   --->   Operation 2112 'add' 'add_ln1116_441' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln35_92 = sext i16 %X_buf_load_92" [conv_7x7.cpp:35]   --->   Operation 2113 'sext' 'sext_ln35_92' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln35_93 = sext i16 %X_buf_load_93" [conv_7x7.cpp:35]   --->   Operation 2114 'sext' 'sext_ln35_93' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2115 [1/2] (3.25ns)   --->   "%X_buf_load_101 = load i13 %X_buf_addr_101" [conv_7x7.cpp:35]   --->   Operation 2115 'load' 'X_buf_load_101' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_50 : Operation 2116 [1/2] (3.25ns)   --->   "%X_buf_load_102 = load i13 %X_buf_addr_102" [conv_7x7.cpp:35]   --->   Operation 2116 'load' 'X_buf_load_102' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_50 : Operation 2117 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_112 = select i1 %and_ln32, i13 %add_ln1116_420, i13 %select_ln32_120" [conv_7x7.cpp:35]   --->   Operation 2117 'select' 'select_ln35_112' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln1116_172 = zext i13 %select_ln35_112"   --->   Operation 2118 'zext' 'zext_ln1116_172' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2119 [1/1] (0.00ns)   --->   "%X_buf_addr_110 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_172"   --->   Operation 2119 'getelementptr' 'X_buf_addr_110' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2120 [2/2] (3.25ns)   --->   "%X_buf_load_110 = load i13 %X_buf_addr_110" [conv_7x7.cpp:35]   --->   Operation 2120 'load' 'X_buf_load_110' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_50 : Operation 2121 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_113 = select i1 %and_ln32, i13 %add_ln1116_441, i13 %select_ln32_121" [conv_7x7.cpp:35]   --->   Operation 2121 'select' 'select_ln35_113' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2122 [1/1] (0.00ns)   --->   "%zext_ln1116_173 = zext i13 %select_ln35_113"   --->   Operation 2122 'zext' 'zext_ln1116_173' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2123 [1/1] (0.00ns)   --->   "%X_buf_addr_111 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_173"   --->   Operation 2123 'getelementptr' 'X_buf_addr_111' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2124 [2/2] (3.25ns)   --->   "%X_buf_load_111 = load i13 %X_buf_addr_111" [conv_7x7.cpp:35]   --->   Operation 2124 'load' 'X_buf_load_111' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_50 : Operation 2125 [1/1] (1.73ns)   --->   "%add_ln1118_100 = add i10 %trunc_ln1118, i10 101"   --->   Operation 2125 'add' 'add_ln1118_100' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln1118_101 = zext i10 %add_ln1118_100"   --->   Operation 2126 'zext' 'zext_ln1118_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2127 [1/1] (0.00ns)   --->   "%W_buf_addr_101 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_101"   --->   Operation 2127 'getelementptr' 'W_buf_addr_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2128 [1/1] (1.73ns)   --->   "%add_ln1118_101 = add i10 %trunc_ln1118, i10 102"   --->   Operation 2128 'add' 'add_ln1118_101' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2129 [1/1] (0.00ns)   --->   "%zext_ln1118_102 = zext i10 %add_ln1118_101"   --->   Operation 2129 'zext' 'zext_ln1118_102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2130 [1/1] (0.00ns)   --->   "%W_buf_addr_102 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_102"   --->   Operation 2130 'getelementptr' 'W_buf_addr_102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln1192_78 = sext i16 %W_buf_load_92"   --->   Operation 2131 'sext' 'sext_ln1192_78' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2132 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_78)   --->   "%mul_ln1192_78 = mul i29 %sext_ln1192_78, i29 %sext_ln35_92"   --->   Operation 2132 'mul' 'mul_ln1192_78' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 2133 [1/1] (0.00ns)   --->   "%shl_ln728_77 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_84, i13 0"   --->   Operation 2133 'bitconcatenate' 'shl_ln728_77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2134 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_78 = add i29 %shl_ln728_77, i29 %mul_ln1192_78"   --->   Operation 2134 'add' 'add_ln1192_78' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 2135 [1/1] (0.00ns)   --->   "%trunc_ln708_91 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_78, i32 13, i32 28"   --->   Operation 2135 'partselect' 'trunc_ln708_91' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln1192_79 = sext i16 %W_buf_load_93"   --->   Operation 2136 'sext' 'sext_ln1192_79' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2137 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_79)   --->   "%mul_ln1192_79 = mul i29 %sext_ln1192_79, i29 %sext_ln35_93"   --->   Operation 2137 'mul' 'mul_ln1192_79' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 2138 [1/1] (0.00ns)   --->   "%shl_ln728_78 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_85, i13 0"   --->   Operation 2138 'bitconcatenate' 'shl_ln728_78' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2139 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_79 = add i29 %shl_ln728_78, i29 %mul_ln1192_79"   --->   Operation 2139 'add' 'add_ln1192_79' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln708_92 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_79, i32 13, i32 28"   --->   Operation 2140 'partselect' 'trunc_ln708_92' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_50 : Operation 2141 [1/2] (3.25ns)   --->   "%W_buf_load_99 = load i10 %W_buf_addr_99"   --->   Operation 2141 'load' 'W_buf_load_99' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_50 : Operation 2142 [1/2] (3.25ns)   --->   "%W_buf_load_100 = load i10 %W_buf_addr_100"   --->   Operation 2142 'load' 'W_buf_load_100' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_50 : Operation 2143 [2/2] (3.25ns)   --->   "%W_buf_load_101 = load i10 %W_buf_addr_101"   --->   Operation 2143 'load' 'W_buf_load_101' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_50 : Operation 2144 [2/2] (3.25ns)   --->   "%W_buf_load_102 = load i10 %W_buf_addr_102"   --->   Operation 2144 'load' 'W_buf_load_102' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_50 : Operation 2145 [1/1] (2.07ns)   --->   "%add_ln703_82 = add i16 %trunc_ln708_84, i16 %trunc_ln708_85"   --->   Operation 2145 'add' 'add_ln703_82' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.38>
ST_51 : Operation 2146 [1/1] (1.67ns)   --->   "%add_ln1116_135 = add i13 %add_ln1116_5, i13 %zext_ln1116_24"   --->   Operation 2146 'add' 'add_ln1116_135' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2147 [1/1] (1.67ns)   --->   "%add_ln1116_156 = add i13 %add_ln1116_5, i13 %zext_ln1116_26"   --->   Operation 2147 'add' 'add_ln1116_156' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2148 [1/1] (1.67ns)   --->   "%add_ln1116_274 = add i13 %zext_ln1116_9, i13 4789"   --->   Operation 2148 'add' 'add_ln1116_274' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2149 [1/1] (1.67ns)   --->   "%add_ln1116_295 = add i13 %zext_ln1116_9, i13 4790"   --->   Operation 2149 'add' 'add_ln1116_295' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_119)   --->   "%select_ln32_127 = select i1 %icmp_ln35, i13 %add_ln1116_274, i13 %add_ln1116_135" [conv_7x7.cpp:32]   --->   Operation 2150 'select' 'select_ln32_127' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_120)   --->   "%select_ln32_128 = select i1 %icmp_ln35, i13 %add_ln1116_295, i13 %add_ln1116_156" [conv_7x7.cpp:32]   --->   Operation 2151 'select' 'select_ln32_128' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2152 [1/1] (1.67ns)   --->   "%add_ln1116_421 = add i13 %add_ln1116_168, i13 %zext_ln1116_58"   --->   Operation 2152 'add' 'add_ln1116_421' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2153 [1/1] (1.67ns)   --->   "%add_ln1116_442 = add i13 %add_ln1116_168, i13 %zext_ln1116_60"   --->   Operation 2153 'add' 'add_ln1116_442' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln35_94 = sext i16 %X_buf_load_94" [conv_7x7.cpp:35]   --->   Operation 2154 'sext' 'sext_ln35_94' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln35_95 = sext i16 %X_buf_load_95" [conv_7x7.cpp:35]   --->   Operation 2155 'sext' 'sext_ln35_95' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2156 [1/2] (3.25ns)   --->   "%X_buf_load_110 = load i13 %X_buf_addr_110" [conv_7x7.cpp:35]   --->   Operation 2156 'load' 'X_buf_load_110' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_51 : Operation 2157 [1/2] (3.25ns)   --->   "%X_buf_load_111 = load i13 %X_buf_addr_111" [conv_7x7.cpp:35]   --->   Operation 2157 'load' 'X_buf_load_111' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_51 : Operation 2158 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_119 = select i1 %and_ln32, i13 %add_ln1116_421, i13 %select_ln32_127" [conv_7x7.cpp:35]   --->   Operation 2158 'select' 'select_ln35_119' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2159 [1/1] (0.00ns)   --->   "%zext_ln1116_179 = zext i13 %select_ln35_119"   --->   Operation 2159 'zext' 'zext_ln1116_179' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2160 [1/1] (0.00ns)   --->   "%X_buf_addr_117 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_179"   --->   Operation 2160 'getelementptr' 'X_buf_addr_117' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2161 [2/2] (3.25ns)   --->   "%X_buf_load_117 = load i13 %X_buf_addr_117" [conv_7x7.cpp:35]   --->   Operation 2161 'load' 'X_buf_load_117' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_51 : Operation 2162 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_120 = select i1 %and_ln32, i13 %add_ln1116_442, i13 %select_ln32_128" [conv_7x7.cpp:35]   --->   Operation 2162 'select' 'select_ln35_120' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2163 [1/1] (0.00ns)   --->   "%zext_ln1116_180 = zext i13 %select_ln35_120"   --->   Operation 2163 'zext' 'zext_ln1116_180' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2164 [1/1] (0.00ns)   --->   "%X_buf_addr_118 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_180"   --->   Operation 2164 'getelementptr' 'X_buf_addr_118' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2165 [2/2] (3.25ns)   --->   "%X_buf_load_118 = load i13 %X_buf_addr_118" [conv_7x7.cpp:35]   --->   Operation 2165 'load' 'X_buf_load_118' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_51 : Operation 2166 [1/1] (1.73ns)   --->   "%add_ln1118_109 = add i10 %trunc_ln1118, i10 110"   --->   Operation 2166 'add' 'add_ln1118_109' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2167 [1/1] (0.00ns)   --->   "%zext_ln1118_110 = zext i10 %add_ln1118_109"   --->   Operation 2167 'zext' 'zext_ln1118_110' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2168 [1/1] (0.00ns)   --->   "%W_buf_addr_110 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_110"   --->   Operation 2168 'getelementptr' 'W_buf_addr_110' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2169 [1/1] (1.73ns)   --->   "%add_ln1118_110 = add i10 %trunc_ln1118, i10 111"   --->   Operation 2169 'add' 'add_ln1118_110' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln1118_111 = zext i10 %add_ln1118_110"   --->   Operation 2170 'zext' 'zext_ln1118_111' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2171 [1/1] (0.00ns)   --->   "%W_buf_addr_111 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_111"   --->   Operation 2171 'getelementptr' 'W_buf_addr_111' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln1192_80 = sext i16 %W_buf_load_94"   --->   Operation 2172 'sext' 'sext_ln1192_80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2173 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_80)   --->   "%mul_ln1192_80 = mul i29 %sext_ln1192_80, i29 %sext_ln35_94"   --->   Operation 2173 'mul' 'mul_ln1192_80' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2174 [1/1] (0.00ns)   --->   "%shl_ln728_79 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_86, i13 0"   --->   Operation 2174 'bitconcatenate' 'shl_ln728_79' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2175 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_80 = add i29 %shl_ln728_79, i29 %mul_ln1192_80"   --->   Operation 2175 'add' 'add_ln1192_80' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2176 [1/1] (0.00ns)   --->   "%trunc_ln708_93 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_80, i32 13, i32 28"   --->   Operation 2176 'partselect' 'trunc_ln708_93' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln1192_81 = sext i16 %W_buf_load_95"   --->   Operation 2177 'sext' 'sext_ln1192_81' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2178 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_81)   --->   "%mul_ln1192_81 = mul i29 %sext_ln1192_81, i29 %sext_ln35_95"   --->   Operation 2178 'mul' 'mul_ln1192_81' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2179 [1/1] (0.00ns)   --->   "%shl_ln728_80 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_87, i13 0"   --->   Operation 2179 'bitconcatenate' 'shl_ln728_80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2180 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_81 = add i29 %shl_ln728_80, i29 %mul_ln1192_81"   --->   Operation 2180 'add' 'add_ln1192_81' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2181 [1/1] (0.00ns)   --->   "%trunc_ln708_94 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_81, i32 13, i32 28"   --->   Operation 2181 'partselect' 'trunc_ln708_94' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_51 : Operation 2182 [1/2] (3.25ns)   --->   "%W_buf_load_101 = load i10 %W_buf_addr_101"   --->   Operation 2182 'load' 'W_buf_load_101' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_51 : Operation 2183 [1/2] (3.25ns)   --->   "%W_buf_load_102 = load i10 %W_buf_addr_102"   --->   Operation 2183 'load' 'W_buf_load_102' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_51 : Operation 2184 [2/2] (3.25ns)   --->   "%W_buf_load_110 = load i10 %W_buf_addr_110"   --->   Operation 2184 'load' 'W_buf_load_110' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_51 : Operation 2185 [2/2] (3.25ns)   --->   "%W_buf_load_111 = load i10 %W_buf_addr_111"   --->   Operation 2185 'load' 'W_buf_load_111' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 52 <SV = 51> <Delay = 6.38>
ST_52 : Operation 2186 [1/1] (1.67ns)   --->   "%add_ln1116_50 = add i13 %add_ln1116_3, i13 %zext_ln1116_16"   --->   Operation 2186 'add' 'add_ln1116_50' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2187 [1/1] (1.67ns)   --->   "%add_ln1116_71 = add i13 %add_ln1116_3, i13 %zext_ln1116_18"   --->   Operation 2187 'add' 'add_ln1116_71' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2188 [1/1] (1.67ns)   --->   "%add_ln1116_189 = add i13 %zext_ln1116_31, i13 4785"   --->   Operation 2188 'add' 'add_ln1116_189' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2189 [1/1] (1.67ns)   --->   "%add_ln1116_210 = add i13 %zext_ln1116_31, i13 4786"   --->   Operation 2189 'add' 'add_ln1116_210' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_108)   --->   "%select_ln32_116 = select i1 %icmp_ln35, i13 %add_ln1116_189, i13 %add_ln1116_50" [conv_7x7.cpp:32]   --->   Operation 2190 'select' 'select_ln32_116' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_109)   --->   "%select_ln32_117 = select i1 %icmp_ln35, i13 %add_ln1116_210, i13 %add_ln1116_71" [conv_7x7.cpp:32]   --->   Operation 2191 'select' 'select_ln32_117' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2192 [1/1] (1.67ns)   --->   "%add_ln1116_336 = add i13 %add_ln1116_166, i13 %zext_ln1116_50"   --->   Operation 2192 'add' 'add_ln1116_336' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2193 [1/1] (1.67ns)   --->   "%add_ln1116_357 = add i13 %add_ln1116_166, i13 %zext_ln1116_52"   --->   Operation 2193 'add' 'add_ln1116_357' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln35_99 = sext i16 %X_buf_load_99" [conv_7x7.cpp:35]   --->   Operation 2194 'sext' 'sext_ln35_99' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln35_100 = sext i16 %X_buf_load_100" [conv_7x7.cpp:35]   --->   Operation 2195 'sext' 'sext_ln35_100' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2196 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_108 = select i1 %and_ln32, i13 %add_ln1116_336, i13 %select_ln32_116" [conv_7x7.cpp:35]   --->   Operation 2196 'select' 'select_ln35_108' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2197 [1/1] (0.00ns)   --->   "%zext_ln1116_168 = zext i13 %select_ln35_108"   --->   Operation 2197 'zext' 'zext_ln1116_168' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2198 [1/1] (0.00ns)   --->   "%X_buf_addr_106 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_168"   --->   Operation 2198 'getelementptr' 'X_buf_addr_106' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2199 [2/2] (3.25ns)   --->   "%X_buf_load_106 = load i13 %X_buf_addr_106" [conv_7x7.cpp:35]   --->   Operation 2199 'load' 'X_buf_load_106' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_52 : Operation 2200 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_109 = select i1 %and_ln32, i13 %add_ln1116_357, i13 %select_ln32_117" [conv_7x7.cpp:35]   --->   Operation 2200 'select' 'select_ln35_109' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2201 [1/1] (0.00ns)   --->   "%zext_ln1116_169 = zext i13 %select_ln35_109"   --->   Operation 2201 'zext' 'zext_ln1116_169' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2202 [1/1] (0.00ns)   --->   "%X_buf_addr_107 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_169"   --->   Operation 2202 'getelementptr' 'X_buf_addr_107' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2203 [2/2] (3.25ns)   --->   "%X_buf_load_107 = load i13 %X_buf_addr_107" [conv_7x7.cpp:35]   --->   Operation 2203 'load' 'X_buf_load_107' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_52 : Operation 2204 [1/2] (3.25ns)   --->   "%X_buf_load_117 = load i13 %X_buf_addr_117" [conv_7x7.cpp:35]   --->   Operation 2204 'load' 'X_buf_load_117' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_52 : Operation 2205 [1/2] (3.25ns)   --->   "%X_buf_load_118 = load i13 %X_buf_addr_118" [conv_7x7.cpp:35]   --->   Operation 2205 'load' 'X_buf_load_118' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_52 : Operation 2206 [1/1] (1.73ns)   --->   "%add_ln1118_116 = add i10 %trunc_ln1118, i10 117"   --->   Operation 2206 'add' 'add_ln1118_116' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln1118_117 = zext i10 %add_ln1118_116"   --->   Operation 2207 'zext' 'zext_ln1118_117' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2208 [1/1] (0.00ns)   --->   "%W_buf_addr_117 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_117"   --->   Operation 2208 'getelementptr' 'W_buf_addr_117' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2209 [1/1] (1.73ns)   --->   "%add_ln1118_117 = add i10 %trunc_ln1118, i10 118"   --->   Operation 2209 'add' 'add_ln1118_117' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln1118_118 = zext i10 %add_ln1118_117"   --->   Operation 2210 'zext' 'zext_ln1118_118' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2211 [1/1] (0.00ns)   --->   "%W_buf_addr_118 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_118"   --->   Operation 2211 'getelementptr' 'W_buf_addr_118' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln1192_84 = sext i16 %W_buf_load_99"   --->   Operation 2212 'sext' 'sext_ln1192_84' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2213 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_84)   --->   "%mul_ln1192_84 = mul i29 %sext_ln1192_84, i29 %sext_ln35_99"   --->   Operation 2213 'mul' 'mul_ln1192_84' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2214 [1/1] (0.00ns)   --->   "%shl_ln728_83 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_91, i13 0"   --->   Operation 2214 'bitconcatenate' 'shl_ln728_83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2215 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_84 = add i29 %shl_ln728_83, i29 %mul_ln1192_84"   --->   Operation 2215 'add' 'add_ln1192_84' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln708_98 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_84, i32 13, i32 28"   --->   Operation 2216 'partselect' 'trunc_ln708_98' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln1192_85 = sext i16 %W_buf_load_100"   --->   Operation 2217 'sext' 'sext_ln1192_85' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2218 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_85)   --->   "%mul_ln1192_85 = mul i29 %sext_ln1192_85, i29 %sext_ln35_100"   --->   Operation 2218 'mul' 'mul_ln1192_85' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2219 [1/1] (0.00ns)   --->   "%shl_ln728_84 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_92, i13 0"   --->   Operation 2219 'bitconcatenate' 'shl_ln728_84' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2220 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_85 = add i29 %shl_ln728_84, i29 %mul_ln1192_85"   --->   Operation 2220 'add' 'add_ln1192_85' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2221 [1/1] (0.00ns)   --->   "%trunc_ln708_99 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_85, i32 13, i32 28"   --->   Operation 2221 'partselect' 'trunc_ln708_99' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_52 : Operation 2222 [1/2] (3.25ns)   --->   "%W_buf_load_110 = load i10 %W_buf_addr_110"   --->   Operation 2222 'load' 'W_buf_load_110' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_52 : Operation 2223 [1/2] (3.25ns)   --->   "%W_buf_load_111 = load i10 %W_buf_addr_111"   --->   Operation 2223 'load' 'W_buf_load_111' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_52 : Operation 2224 [2/2] (3.25ns)   --->   "%W_buf_load_117 = load i10 %W_buf_addr_117"   --->   Operation 2224 'load' 'W_buf_load_117' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_52 : Operation 2225 [2/2] (3.25ns)   --->   "%W_buf_load_118 = load i10 %W_buf_addr_118"   --->   Operation 2225 'load' 'W_buf_load_118' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_52 : Operation 2226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_90 = add i16 %trunc_ln708_91, i16 %trunc_ln708_92"   --->   Operation 2226 'add' 'add_ln703_90' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_52 : Operation 2227 [1/1] (2.07ns)   --->   "%add_ln703_91 = add i16 %trunc_ln708_93, i16 %trunc_ln708_94"   --->   Operation 2227 'add' 'add_ln703_91' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2228 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_92 = add i16 %add_ln703_91, i16 %add_ln703_90"   --->   Operation 2228 'add' 'add_ln703_92' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 53 <SV = 52> <Delay = 6.38>
ST_53 : Operation 2229 [1/1] (1.67ns)   --->   "%add_ln1116_29 = add i13 %add_ln1116_3, i13 %zext_ln1116_14"   --->   Operation 2229 'add' 'add_ln1116_29' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2230 [1/1] (1.67ns)   --->   "%add_ln1116_92 = add i13 %add_ln1116_3, i13 %zext_ln1116_20"   --->   Operation 2230 'add' 'add_ln1116_92' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2231 [1/1] (1.67ns)   --->   "%add_ln1116_113 = add i13 %add_ln1116_3, i13 %zext_ln1116_22"   --->   Operation 2231 'add' 'add_ln1116_113' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2232 [1/1] (1.67ns)   --->   "%add_ln1116_164 = add i13 %zext_ln1116_31, i13 4784"   --->   Operation 2232 'add' 'add_ln1116_164' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2233 [1/1] (1.67ns)   --->   "%add_ln1116_231 = add i13 %zext_ln1116_31, i13 4787"   --->   Operation 2233 'add' 'add_ln1116_231' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2234 [1/1] (1.67ns)   --->   "%add_ln1116_252 = add i13 %zext_ln1116_31, i13 4788"   --->   Operation 2234 'add' 'add_ln1116_252' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_107)   --->   "%select_ln32_115 = select i1 %icmp_ln35, i13 %add_ln1116_164, i13 %add_ln1116_29" [conv_7x7.cpp:32]   --->   Operation 2235 'select' 'select_ln32_115' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_110)   --->   "%select_ln32_118 = select i1 %icmp_ln35, i13 %add_ln1116_231, i13 %add_ln1116_92" [conv_7x7.cpp:32]   --->   Operation 2236 'select' 'select_ln32_118' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_111)   --->   "%select_ln32_119 = select i1 %icmp_ln35, i13 %add_ln1116_252, i13 %add_ln1116_113" [conv_7x7.cpp:32]   --->   Operation 2237 'select' 'select_ln32_119' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2238 [1/1] (1.67ns)   --->   "%add_ln1116_315 = add i13 %add_ln1116_166, i13 %zext_ln1116_48"   --->   Operation 2238 'add' 'add_ln1116_315' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2239 [1/1] (1.67ns)   --->   "%add_ln1116_378 = add i13 %add_ln1116_166, i13 %zext_ln1116_54"   --->   Operation 2239 'add' 'add_ln1116_378' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2240 [1/1] (1.67ns)   --->   "%add_ln1116_399 = add i13 %add_ln1116_166, i13 %zext_ln1116_56"   --->   Operation 2240 'add' 'add_ln1116_399' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln35_101 = sext i16 %X_buf_load_101" [conv_7x7.cpp:35]   --->   Operation 2241 'sext' 'sext_ln35_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln35_102 = sext i16 %X_buf_load_102" [conv_7x7.cpp:35]   --->   Operation 2242 'sext' 'sext_ln35_102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2243 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_107 = select i1 %and_ln32, i13 %add_ln1116_315, i13 %select_ln32_115" [conv_7x7.cpp:35]   --->   Operation 2243 'select' 'select_ln35_107' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2244 [1/2] (3.25ns)   --->   "%X_buf_load_106 = load i13 %X_buf_addr_106" [conv_7x7.cpp:35]   --->   Operation 2244 'load' 'X_buf_load_106' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_53 : Operation 2245 [1/2] (3.25ns)   --->   "%X_buf_load_107 = load i13 %X_buf_addr_107" [conv_7x7.cpp:35]   --->   Operation 2245 'load' 'X_buf_load_107' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_53 : Operation 2246 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_110 = select i1 %and_ln32, i13 %add_ln1116_378, i13 %select_ln32_118" [conv_7x7.cpp:35]   --->   Operation 2246 'select' 'select_ln35_110' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln1116_170 = zext i13 %select_ln35_110"   --->   Operation 2247 'zext' 'zext_ln1116_170' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2248 [1/1] (0.00ns)   --->   "%X_buf_addr_108 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_170"   --->   Operation 2248 'getelementptr' 'X_buf_addr_108' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2249 [2/2] (3.25ns)   --->   "%X_buf_load_108 = load i13 %X_buf_addr_108" [conv_7x7.cpp:35]   --->   Operation 2249 'load' 'X_buf_load_108' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_53 : Operation 2250 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_111 = select i1 %and_ln32, i13 %add_ln1116_399, i13 %select_ln32_119" [conv_7x7.cpp:35]   --->   Operation 2250 'select' 'select_ln35_111' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2251 [1/1] (0.00ns)   --->   "%zext_ln1116_171 = zext i13 %select_ln35_111"   --->   Operation 2251 'zext' 'zext_ln1116_171' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2252 [1/1] (0.00ns)   --->   "%X_buf_addr_109 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_171"   --->   Operation 2252 'getelementptr' 'X_buf_addr_109' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2253 [2/2] (3.25ns)   --->   "%X_buf_load_109 = load i13 %X_buf_addr_109" [conv_7x7.cpp:35]   --->   Operation 2253 'load' 'X_buf_load_109' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_53 : Operation 2254 [1/1] (1.73ns)   --->   "%add_ln1118_105 = add i10 %trunc_ln1118, i10 106"   --->   Operation 2254 'add' 'add_ln1118_105' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2255 [1/1] (0.00ns)   --->   "%zext_ln1118_106 = zext i10 %add_ln1118_105"   --->   Operation 2255 'zext' 'zext_ln1118_106' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2256 [1/1] (0.00ns)   --->   "%W_buf_addr_106 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_106"   --->   Operation 2256 'getelementptr' 'W_buf_addr_106' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2257 [1/1] (1.73ns)   --->   "%add_ln1118_106 = add i10 %trunc_ln1118, i10 107"   --->   Operation 2257 'add' 'add_ln1118_106' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2258 [1/1] (0.00ns)   --->   "%zext_ln1118_107 = zext i10 %add_ln1118_106"   --->   Operation 2258 'zext' 'zext_ln1118_107' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2259 [1/1] (0.00ns)   --->   "%W_buf_addr_107 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_107"   --->   Operation 2259 'getelementptr' 'W_buf_addr_107' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln1192_86 = sext i16 %W_buf_load_101"   --->   Operation 2260 'sext' 'sext_ln1192_86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2261 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_86)   --->   "%mul_ln1192_86 = mul i29 %sext_ln1192_86, i29 %sext_ln35_101"   --->   Operation 2261 'mul' 'mul_ln1192_86' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2262 [1/1] (0.00ns)   --->   "%shl_ln728_85 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_93, i13 0"   --->   Operation 2262 'bitconcatenate' 'shl_ln728_85' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2263 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_86 = add i29 %shl_ln728_85, i29 %mul_ln1192_86"   --->   Operation 2263 'add' 'add_ln1192_86' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2264 [1/1] (0.00ns)   --->   "%trunc_ln708_100 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_86, i32 13, i32 28"   --->   Operation 2264 'partselect' 'trunc_ln708_100' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln1192_87 = sext i16 %W_buf_load_102"   --->   Operation 2265 'sext' 'sext_ln1192_87' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2266 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_87)   --->   "%mul_ln1192_87 = mul i29 %sext_ln1192_87, i29 %sext_ln35_102"   --->   Operation 2266 'mul' 'mul_ln1192_87' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2267 [1/1] (0.00ns)   --->   "%shl_ln728_86 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_94, i13 0"   --->   Operation 2267 'bitconcatenate' 'shl_ln728_86' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2268 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_87 = add i29 %shl_ln728_86, i29 %mul_ln1192_87"   --->   Operation 2268 'add' 'add_ln1192_87' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2269 [1/1] (0.00ns)   --->   "%trunc_ln708_101 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_87, i32 13, i32 28"   --->   Operation 2269 'partselect' 'trunc_ln708_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_53 : Operation 2270 [2/2] (3.25ns)   --->   "%W_buf_load_106 = load i10 %W_buf_addr_106"   --->   Operation 2270 'load' 'W_buf_load_106' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_53 : Operation 2271 [2/2] (3.25ns)   --->   "%W_buf_load_107 = load i10 %W_buf_addr_107"   --->   Operation 2271 'load' 'W_buf_load_107' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_53 : Operation 2272 [1/2] (3.25ns)   --->   "%W_buf_load_117 = load i10 %W_buf_addr_117"   --->   Operation 2272 'load' 'W_buf_load_117' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_53 : Operation 2273 [1/2] (3.25ns)   --->   "%W_buf_load_118 = load i10 %W_buf_addr_118"   --->   Operation 2273 'load' 'W_buf_load_118' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 54 <SV = 53> <Delay = 6.38>
ST_54 : Operation 2274 [1/1] (1.67ns)   --->   "%add_ln1116_51 = add i13 %add_ln1116_5, i13 %zext_ln1116_16"   --->   Operation 2274 'add' 'add_ln1116_51' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2275 [1/1] (1.67ns)   --->   "%add_ln1116_72 = add i13 %add_ln1116_5, i13 %zext_ln1116_18"   --->   Operation 2275 'add' 'add_ln1116_72' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2276 [1/1] (1.67ns)   --->   "%add_ln1116_190 = add i13 %zext_ln1116_9, i13 4785"   --->   Operation 2276 'add' 'add_ln1116_190' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2277 [1/1] (1.67ns)   --->   "%add_ln1116_211 = add i13 %zext_ln1116_9, i13 4786"   --->   Operation 2277 'add' 'add_ln1116_211' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_115)   --->   "%select_ln32_123 = select i1 %icmp_ln35, i13 %add_ln1116_190, i13 %add_ln1116_51" [conv_7x7.cpp:32]   --->   Operation 2278 'select' 'select_ln32_123' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_116)   --->   "%select_ln32_124 = select i1 %icmp_ln35, i13 %add_ln1116_211, i13 %add_ln1116_72" [conv_7x7.cpp:32]   --->   Operation 2279 'select' 'select_ln32_124' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2280 [1/1] (1.67ns)   --->   "%add_ln1116_337 = add i13 %add_ln1116_168, i13 %zext_ln1116_50"   --->   Operation 2280 'add' 'add_ln1116_337' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2281 [1/1] (1.67ns)   --->   "%add_ln1116_358 = add i13 %add_ln1116_168, i13 %zext_ln1116_52"   --->   Operation 2281 'add' 'add_ln1116_358' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2282 [1/2] (3.25ns)   --->   "%X_buf_load_108 = load i13 %X_buf_addr_108" [conv_7x7.cpp:35]   --->   Operation 2282 'load' 'X_buf_load_108' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_54 : Operation 2283 [1/2] (3.25ns)   --->   "%X_buf_load_109 = load i13 %X_buf_addr_109" [conv_7x7.cpp:35]   --->   Operation 2283 'load' 'X_buf_load_109' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_54 : Operation 2284 [1/1] (0.00ns)   --->   "%sext_ln35_110 = sext i16 %X_buf_load_110" [conv_7x7.cpp:35]   --->   Operation 2284 'sext' 'sext_ln35_110' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln35_111 = sext i16 %X_buf_load_111" [conv_7x7.cpp:35]   --->   Operation 2285 'sext' 'sext_ln35_111' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2286 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_115 = select i1 %and_ln32, i13 %add_ln1116_337, i13 %select_ln32_123" [conv_7x7.cpp:35]   --->   Operation 2286 'select' 'select_ln35_115' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln1116_175 = zext i13 %select_ln35_115"   --->   Operation 2287 'zext' 'zext_ln1116_175' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2288 [1/1] (0.00ns)   --->   "%X_buf_addr_113 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_175"   --->   Operation 2288 'getelementptr' 'X_buf_addr_113' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2289 [2/2] (3.25ns)   --->   "%X_buf_load_113 = load i13 %X_buf_addr_113" [conv_7x7.cpp:35]   --->   Operation 2289 'load' 'X_buf_load_113' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_54 : Operation 2290 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_116 = select i1 %and_ln32, i13 %add_ln1116_358, i13 %select_ln32_124" [conv_7x7.cpp:35]   --->   Operation 2290 'select' 'select_ln35_116' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln1116_176 = zext i13 %select_ln35_116"   --->   Operation 2291 'zext' 'zext_ln1116_176' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2292 [1/1] (0.00ns)   --->   "%X_buf_addr_114 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_176"   --->   Operation 2292 'getelementptr' 'X_buf_addr_114' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2293 [2/2] (3.25ns)   --->   "%X_buf_load_114 = load i13 %X_buf_addr_114" [conv_7x7.cpp:35]   --->   Operation 2293 'load' 'X_buf_load_114' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_54 : Operation 2294 [1/1] (1.73ns)   --->   "%add_ln1118_107 = add i10 %trunc_ln1118, i10 108"   --->   Operation 2294 'add' 'add_ln1118_107' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln1118_108 = zext i10 %add_ln1118_107"   --->   Operation 2295 'zext' 'zext_ln1118_108' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2296 [1/1] (0.00ns)   --->   "%W_buf_addr_108 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_108"   --->   Operation 2296 'getelementptr' 'W_buf_addr_108' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2297 [1/1] (1.73ns)   --->   "%add_ln1118_108 = add i10 %trunc_ln1118, i10 109"   --->   Operation 2297 'add' 'add_ln1118_108' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln1118_109 = zext i10 %add_ln1118_108"   --->   Operation 2298 'zext' 'zext_ln1118_109' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2299 [1/1] (0.00ns)   --->   "%W_buf_addr_109 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_109"   --->   Operation 2299 'getelementptr' 'W_buf_addr_109' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2300 [1/2] (3.25ns)   --->   "%W_buf_load_106 = load i10 %W_buf_addr_106"   --->   Operation 2300 'load' 'W_buf_load_106' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_54 : Operation 2301 [1/2] (3.25ns)   --->   "%W_buf_load_107 = load i10 %W_buf_addr_107"   --->   Operation 2301 'load' 'W_buf_load_107' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_54 : Operation 2302 [2/2] (3.25ns)   --->   "%W_buf_load_108 = load i10 %W_buf_addr_108"   --->   Operation 2302 'load' 'W_buf_load_108' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_54 : Operation 2303 [2/2] (3.25ns)   --->   "%W_buf_load_109 = load i10 %W_buf_addr_109"   --->   Operation 2303 'load' 'W_buf_load_109' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_54 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln1192_94 = sext i16 %W_buf_load_110"   --->   Operation 2304 'sext' 'sext_ln1192_94' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2305 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_94)   --->   "%mul_ln1192_94 = mul i29 %sext_ln1192_94, i29 %sext_ln35_110"   --->   Operation 2305 'mul' 'mul_ln1192_94' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2306 [1/1] (0.00ns)   --->   "%shl_ln728_93 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_102, i13 0"   --->   Operation 2306 'bitconcatenate' 'shl_ln728_93' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2307 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_94 = add i29 %shl_ln728_93, i29 %mul_ln1192_94"   --->   Operation 2307 'add' 'add_ln1192_94' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2308 [1/1] (0.00ns)   --->   "%trunc_ln708_109 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_94, i32 13, i32 28"   --->   Operation 2308 'partselect' 'trunc_ln708_109' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln1192_95 = sext i16 %W_buf_load_111"   --->   Operation 2309 'sext' 'sext_ln1192_95' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2310 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_95)   --->   "%mul_ln1192_95 = mul i29 %sext_ln1192_95, i29 %sext_ln35_111"   --->   Operation 2310 'mul' 'mul_ln1192_95' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2311 [1/1] (0.00ns)   --->   "%shl_ln728_94 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_103, i13 0"   --->   Operation 2311 'bitconcatenate' 'shl_ln728_94' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_54 : Operation 2312 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_95 = add i29 %shl_ln728_94, i29 %mul_ln1192_95"   --->   Operation 2312 'add' 'add_ln1192_95' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2313 [1/1] (0.00ns)   --->   "%trunc_ln708_110 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_95, i32 13, i32 28"   --->   Operation 2313 'partselect' 'trunc_ln708_110' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 6.38>
ST_55 : Operation 2314 [1/1] (1.67ns)   --->   "%add_ln1116_7 = add i13 %zext_ln1116_7, i13 4784"   --->   Operation 2314 'add' 'add_ln1116_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2315 [1/1] (1.67ns)   --->   "%add_ln1116_9 = add i13 %zext_ln1116_9, i13 4784"   --->   Operation 2315 'add' 'add_ln1116_9' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2316 [1/1] (1.67ns)   --->   "%add_ln1116_30 = add i13 %add_ln1116_5, i13 %zext_ln1116_14"   --->   Operation 2316 'add' 'add_ln1116_30' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2317 [1/1] (1.67ns)   --->   "%add_ln1116_93 = add i13 %add_ln1116_5, i13 %zext_ln1116_20"   --->   Operation 2317 'add' 'add_ln1116_93' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2318 [1/1] (1.67ns)   --->   "%add_ln1116_114 = add i13 %add_ln1116_5, i13 %zext_ln1116_22"   --->   Operation 2318 'add' 'add_ln1116_114' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2319 [1/1] (1.67ns)   --->   "%add_ln1116_170 = add i13 %zext_ln1116_37, i13 4784"   --->   Operation 2319 'add' 'add_ln1116_170' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2320 [1/1] (1.67ns)   --->   "%add_ln1116_232 = add i13 %zext_ln1116_9, i13 4787"   --->   Operation 2320 'add' 'add_ln1116_232' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2321 [1/1] (1.67ns)   --->   "%add_ln1116_253 = add i13 %zext_ln1116_9, i13 4788"   --->   Operation 2321 'add' 'add_ln1116_253' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_114)   --->   "%select_ln32_122 = select i1 %icmp_ln35, i13 %add_ln1116_9, i13 %add_ln1116_30" [conv_7x7.cpp:32]   --->   Operation 2322 'select' 'select_ln32_122' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_117)   --->   "%select_ln32_125 = select i1 %icmp_ln35, i13 %add_ln1116_232, i13 %add_ln1116_93" [conv_7x7.cpp:32]   --->   Operation 2323 'select' 'select_ln32_125' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_118)   --->   "%select_ln32_126 = select i1 %icmp_ln35, i13 %add_ln1116_253, i13 %add_ln1116_114" [conv_7x7.cpp:32]   --->   Operation 2324 'select' 'select_ln32_126' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2325 [1/1] (1.67ns)   --->   "%add_ln1116_316 = add i13 %add_ln1116_168, i13 %zext_ln1116_48"   --->   Operation 2325 'add' 'add_ln1116_316' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2326 [1/1] (1.67ns)   --->   "%add_ln1116_379 = add i13 %add_ln1116_168, i13 %zext_ln1116_54"   --->   Operation 2326 'add' 'add_ln1116_379' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2327 [1/1] (1.67ns)   --->   "%add_ln1116_400 = add i13 %add_ln1116_168, i13 %zext_ln1116_56"   --->   Operation 2327 'add' 'add_ln1116_400' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2328 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_114 = select i1 %and_ln32, i13 %add_ln1116_316, i13 %select_ln32_122" [conv_7x7.cpp:35]   --->   Operation 2328 'select' 'select_ln35_114' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2329 [1/2] (3.25ns)   --->   "%X_buf_load_113 = load i13 %X_buf_addr_113" [conv_7x7.cpp:35]   --->   Operation 2329 'load' 'X_buf_load_113' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_55 : Operation 2330 [1/2] (3.25ns)   --->   "%X_buf_load_114 = load i13 %X_buf_addr_114" [conv_7x7.cpp:35]   --->   Operation 2330 'load' 'X_buf_load_114' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_55 : Operation 2331 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_117 = select i1 %and_ln32, i13 %add_ln1116_379, i13 %select_ln32_125" [conv_7x7.cpp:35]   --->   Operation 2331 'select' 'select_ln35_117' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2332 [1/1] (0.00ns)   --->   "%zext_ln1116_177 = zext i13 %select_ln35_117"   --->   Operation 2332 'zext' 'zext_ln1116_177' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2333 [1/1] (0.00ns)   --->   "%X_buf_addr_115 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_177"   --->   Operation 2333 'getelementptr' 'X_buf_addr_115' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2334 [2/2] (3.25ns)   --->   "%X_buf_load_115 = load i13 %X_buf_addr_115" [conv_7x7.cpp:35]   --->   Operation 2334 'load' 'X_buf_load_115' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_55 : Operation 2335 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_118 = select i1 %and_ln32, i13 %add_ln1116_400, i13 %select_ln32_126" [conv_7x7.cpp:35]   --->   Operation 2335 'select' 'select_ln35_118' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2336 [1/1] (0.00ns)   --->   "%zext_ln1116_178 = zext i13 %select_ln35_118"   --->   Operation 2336 'zext' 'zext_ln1116_178' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2337 [1/1] (0.00ns)   --->   "%X_buf_addr_116 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_178"   --->   Operation 2337 'getelementptr' 'X_buf_addr_116' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2338 [2/2] (3.25ns)   --->   "%X_buf_load_116 = load i13 %X_buf_addr_116" [conv_7x7.cpp:35]   --->   Operation 2338 'load' 'X_buf_load_116' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_55 : Operation 2339 [1/1] (0.00ns)   --->   "%sext_ln35_117 = sext i16 %X_buf_load_117" [conv_7x7.cpp:35]   --->   Operation 2339 'sext' 'sext_ln35_117' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln35_118 = sext i16 %X_buf_load_118" [conv_7x7.cpp:35]   --->   Operation 2340 'sext' 'sext_ln35_118' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2341 [1/1] (1.73ns)   --->   "%add_ln1118_112 = add i10 %trunc_ln1118, i10 113"   --->   Operation 2341 'add' 'add_ln1118_112' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2342 [1/1] (0.00ns)   --->   "%zext_ln1118_113 = zext i10 %add_ln1118_112"   --->   Operation 2342 'zext' 'zext_ln1118_113' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2343 [1/1] (0.00ns)   --->   "%W_buf_addr_113 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_113"   --->   Operation 2343 'getelementptr' 'W_buf_addr_113' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2344 [1/1] (1.73ns)   --->   "%add_ln1118_113 = add i10 %trunc_ln1118, i10 114"   --->   Operation 2344 'add' 'add_ln1118_113' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln1118_114 = zext i10 %add_ln1118_113"   --->   Operation 2345 'zext' 'zext_ln1118_114' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2346 [1/1] (0.00ns)   --->   "%W_buf_addr_114 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_114"   --->   Operation 2346 'getelementptr' 'W_buf_addr_114' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2347 [1/2] (3.25ns)   --->   "%W_buf_load_108 = load i10 %W_buf_addr_108"   --->   Operation 2347 'load' 'W_buf_load_108' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_55 : Operation 2348 [1/2] (3.25ns)   --->   "%W_buf_load_109 = load i10 %W_buf_addr_109"   --->   Operation 2348 'load' 'W_buf_load_109' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_55 : Operation 2349 [2/2] (3.25ns)   --->   "%W_buf_load_113 = load i10 %W_buf_addr_113"   --->   Operation 2349 'load' 'W_buf_load_113' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_55 : Operation 2350 [2/2] (3.25ns)   --->   "%W_buf_load_114 = load i10 %W_buf_addr_114"   --->   Operation 2350 'load' 'W_buf_load_114' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_55 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i16 %W_buf_load_117"   --->   Operation 2351 'sext' 'sext_ln1192_100' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2352 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_100)   --->   "%mul_ln1192_100 = mul i29 %sext_ln1192_100, i29 %sext_ln35_117"   --->   Operation 2352 'mul' 'mul_ln1192_100' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2353 [1/1] (0.00ns)   --->   "%shl_ln728_99 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_109, i13 0"   --->   Operation 2353 'bitconcatenate' 'shl_ln728_99' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2354 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_100 = add i29 %shl_ln728_99, i29 %mul_ln1192_100"   --->   Operation 2354 'add' 'add_ln1192_100' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2355 [1/1] (0.00ns)   --->   "%trunc_ln708_116 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_100, i32 13, i32 28"   --->   Operation 2355 'partselect' 'trunc_ln708_116' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln1192_101 = sext i16 %W_buf_load_118"   --->   Operation 2356 'sext' 'sext_ln1192_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2357 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_101)   --->   "%mul_ln1192_101 = mul i29 %sext_ln1192_101, i29 %sext_ln35_118"   --->   Operation 2357 'mul' 'mul_ln1192_101' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2358 [1/1] (0.00ns)   --->   "%shl_ln728_100 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_110, i13 0"   --->   Operation 2358 'bitconcatenate' 'shl_ln728_100' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_55 : Operation 2359 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_101 = add i29 %shl_ln728_100, i29 %mul_ln1192_101"   --->   Operation 2359 'add' 'add_ln1192_101' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2360 [1/1] (0.00ns)   --->   "%trunc_ln708_117 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_101, i32 13, i32 28"   --->   Operation 2360 'partselect' 'trunc_ln708_117' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 56 <SV = 55> <Delay = 6.38>
ST_56 : Operation 2361 [1/1] (1.67ns)   --->   "%add_ln1116_136 = add i13 %add_ln1116_7, i13 %zext_ln1116_24"   --->   Operation 2361 'add' 'add_ln1116_136' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2362 [1/1] (1.67ns)   --->   "%add_ln1116_157 = add i13 %add_ln1116_7, i13 %zext_ln1116_26"   --->   Operation 2362 'add' 'add_ln1116_157' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2363 [1/1] (1.67ns)   --->   "%add_ln1116_172 = add i13 %zext_ln1116_39, i13 4784"   --->   Operation 2363 'add' 'add_ln1116_172' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2364 [1/1] (1.67ns)   --->   "%add_ln1116_275 = add i13 %zext_ln1116_11, i13 4789"   --->   Operation 2364 'add' 'add_ln1116_275' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2365 [1/1] (1.67ns)   --->   "%add_ln1116_296 = add i13 %zext_ln1116_11, i13 4790"   --->   Operation 2365 'add' 'add_ln1116_296' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_126)   --->   "%select_ln32_134 = select i1 %icmp_ln35, i13 %add_ln1116_275, i13 %add_ln1116_136" [conv_7x7.cpp:32]   --->   Operation 2366 'select' 'select_ln32_134' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_127)   --->   "%select_ln32_135 = select i1 %icmp_ln35, i13 %add_ln1116_296, i13 %add_ln1116_157" [conv_7x7.cpp:32]   --->   Operation 2367 'select' 'select_ln32_135' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2368 [1/1] (1.67ns)   --->   "%add_ln1116_422 = add i13 %add_ln1116_170, i13 %zext_ln1116_58"   --->   Operation 2368 'add' 'add_ln1116_422' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2369 [1/1] (1.67ns)   --->   "%add_ln1116_443 = add i13 %add_ln1116_170, i13 %zext_ln1116_60"   --->   Operation 2369 'add' 'add_ln1116_443' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln35_106 = sext i16 %X_buf_load_106" [conv_7x7.cpp:35]   --->   Operation 2370 'sext' 'sext_ln35_106' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln35_107 = sext i16 %X_buf_load_107" [conv_7x7.cpp:35]   --->   Operation 2371 'sext' 'sext_ln35_107' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2372 [1/2] (3.25ns)   --->   "%X_buf_load_115 = load i13 %X_buf_addr_115" [conv_7x7.cpp:35]   --->   Operation 2372 'load' 'X_buf_load_115' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_56 : Operation 2373 [1/2] (3.25ns)   --->   "%X_buf_load_116 = load i13 %X_buf_addr_116" [conv_7x7.cpp:35]   --->   Operation 2373 'load' 'X_buf_load_116' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_56 : Operation 2374 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_126 = select i1 %and_ln32, i13 %add_ln1116_422, i13 %select_ln32_134" [conv_7x7.cpp:35]   --->   Operation 2374 'select' 'select_ln35_126' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln1116_186 = zext i13 %select_ln35_126"   --->   Operation 2375 'zext' 'zext_ln1116_186' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2376 [1/1] (0.00ns)   --->   "%X_buf_addr_124 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_186"   --->   Operation 2376 'getelementptr' 'X_buf_addr_124' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2377 [2/2] (3.25ns)   --->   "%X_buf_load_124 = load i13 %X_buf_addr_124" [conv_7x7.cpp:35]   --->   Operation 2377 'load' 'X_buf_load_124' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_56 : Operation 2378 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_127 = select i1 %and_ln32, i13 %add_ln1116_443, i13 %select_ln32_135" [conv_7x7.cpp:35]   --->   Operation 2378 'select' 'select_ln35_127' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2379 [1/1] (0.00ns)   --->   "%zext_ln1116_187 = zext i13 %select_ln35_127"   --->   Operation 2379 'zext' 'zext_ln1116_187' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2380 [1/1] (0.00ns)   --->   "%X_buf_addr_125 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_187"   --->   Operation 2380 'getelementptr' 'X_buf_addr_125' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2381 [2/2] (3.25ns)   --->   "%X_buf_load_125 = load i13 %X_buf_addr_125" [conv_7x7.cpp:35]   --->   Operation 2381 'load' 'X_buf_load_125' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_56 : Operation 2382 [1/1] (1.73ns)   --->   "%add_ln1118_114 = add i10 %trunc_ln1118, i10 115"   --->   Operation 2382 'add' 'add_ln1118_114' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2383 [1/1] (0.00ns)   --->   "%zext_ln1118_115 = zext i10 %add_ln1118_114"   --->   Operation 2383 'zext' 'zext_ln1118_115' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2384 [1/1] (0.00ns)   --->   "%W_buf_addr_115 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_115"   --->   Operation 2384 'getelementptr' 'W_buf_addr_115' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2385 [1/1] (1.73ns)   --->   "%add_ln1118_115 = add i10 %trunc_ln1118, i10 116"   --->   Operation 2385 'add' 'add_ln1118_115' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2386 [1/1] (0.00ns)   --->   "%zext_ln1118_116 = zext i10 %add_ln1118_115"   --->   Operation 2386 'zext' 'zext_ln1118_116' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2387 [1/1] (0.00ns)   --->   "%W_buf_addr_116 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_116"   --->   Operation 2387 'getelementptr' 'W_buf_addr_116' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln1192_90 = sext i16 %W_buf_load_106"   --->   Operation 2388 'sext' 'sext_ln1192_90' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2389 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_90)   --->   "%mul_ln1192_90 = mul i29 %sext_ln1192_90, i29 %sext_ln35_106"   --->   Operation 2389 'mul' 'mul_ln1192_90' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2390 [1/1] (0.00ns)   --->   "%shl_ln728_89 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_98, i13 0"   --->   Operation 2390 'bitconcatenate' 'shl_ln728_89' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2391 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_90 = add i29 %shl_ln728_89, i29 %mul_ln1192_90"   --->   Operation 2391 'add' 'add_ln1192_90' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2392 [1/1] (0.00ns)   --->   "%trunc_ln708_105 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_90, i32 13, i32 28"   --->   Operation 2392 'partselect' 'trunc_ln708_105' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln1192_91 = sext i16 %W_buf_load_107"   --->   Operation 2393 'sext' 'sext_ln1192_91' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2394 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_91)   --->   "%mul_ln1192_91 = mul i29 %sext_ln1192_91, i29 %sext_ln35_107"   --->   Operation 2394 'mul' 'mul_ln1192_91' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2395 [1/1] (0.00ns)   --->   "%shl_ln728_90 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_99, i13 0"   --->   Operation 2395 'bitconcatenate' 'shl_ln728_90' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2396 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_91 = add i29 %shl_ln728_90, i29 %mul_ln1192_91"   --->   Operation 2396 'add' 'add_ln1192_91' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2397 [1/1] (0.00ns)   --->   "%trunc_ln708_106 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_91, i32 13, i32 28"   --->   Operation 2397 'partselect' 'trunc_ln708_106' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_56 : Operation 2398 [1/2] (3.25ns)   --->   "%W_buf_load_113 = load i10 %W_buf_addr_113"   --->   Operation 2398 'load' 'W_buf_load_113' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_56 : Operation 2399 [1/2] (3.25ns)   --->   "%W_buf_load_114 = load i10 %W_buf_addr_114"   --->   Operation 2399 'load' 'W_buf_load_114' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_56 : Operation 2400 [2/2] (3.25ns)   --->   "%W_buf_load_115 = load i10 %W_buf_addr_115"   --->   Operation 2400 'load' 'W_buf_load_115' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_56 : Operation 2401 [2/2] (3.25ns)   --->   "%W_buf_load_116 = load i10 %W_buf_addr_116"   --->   Operation 2401 'load' 'W_buf_load_116' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 57 <SV = 56> <Delay = 6.38>
ST_57 : Operation 2402 [1/1] (1.63ns)   --->   "%add_ln32_1 = add i11 %indvar_flatten1153, i11 1" [conv_7x7.cpp:32]   --->   Operation 2402 'add' 'add_ln32_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2403 [1/1] (1.67ns)   --->   "%add_ln1116_11 = add i13 %zext_ln1116_11, i13 4784"   --->   Operation 2403 'add' 'add_ln1116_11' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2404 [1/1] (1.67ns)   --->   "%add_ln1116_13 = add i13 %zext_ln1116_13, i13 4784"   --->   Operation 2404 'add' 'add_ln1116_13' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2405 [1/1] (1.67ns)   --->   "%add_ln1116_31 = add i13 %add_ln1116_7, i13 %zext_ln1116_14"   --->   Operation 2405 'add' 'add_ln1116_31' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2406 [1/1] (1.67ns)   --->   "%add_ln1116_32 = add i13 %add_ln1116_9, i13 %zext_ln1116_14"   --->   Operation 2406 'add' 'add_ln1116_32' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2407 [1/1] (1.67ns)   --->   "%add_ln1116_33 = add i13 %add_ln1116_11, i13 %zext_ln1116_14"   --->   Operation 2407 'add' 'add_ln1116_33' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2408 [1/1] (1.67ns)   --->   "%add_ln1116_34 = add i13 %add_ln1116_13, i13 %zext_ln1116_14"   --->   Operation 2408 'add' 'add_ln1116_34' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2409 [1/1] (1.67ns)   --->   "%add_ln1116_52 = add i13 %add_ln1116_7, i13 %zext_ln1116_16"   --->   Operation 2409 'add' 'add_ln1116_52' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2410 [1/1] (1.67ns)   --->   "%add_ln1116_53 = add i13 %add_ln1116_9, i13 %zext_ln1116_16"   --->   Operation 2410 'add' 'add_ln1116_53' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2411 [1/1] (1.67ns)   --->   "%add_ln1116_54 = add i13 %add_ln1116_11, i13 %zext_ln1116_16"   --->   Operation 2411 'add' 'add_ln1116_54' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2412 [1/1] (1.67ns)   --->   "%add_ln1116_55 = add i13 %add_ln1116_13, i13 %zext_ln1116_16"   --->   Operation 2412 'add' 'add_ln1116_55' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2413 [1/1] (1.67ns)   --->   "%add_ln1116_73 = add i13 %add_ln1116_7, i13 %zext_ln1116_18"   --->   Operation 2413 'add' 'add_ln1116_73' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2414 [1/1] (1.67ns)   --->   "%add_ln1116_74 = add i13 %add_ln1116_9, i13 %zext_ln1116_18"   --->   Operation 2414 'add' 'add_ln1116_74' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2415 [1/1] (1.67ns)   --->   "%add_ln1116_75 = add i13 %add_ln1116_11, i13 %zext_ln1116_18"   --->   Operation 2415 'add' 'add_ln1116_75' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2416 [1/1] (1.67ns)   --->   "%add_ln1116_76 = add i13 %add_ln1116_13, i13 %zext_ln1116_18"   --->   Operation 2416 'add' 'add_ln1116_76' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2417 [1/1] (1.67ns)   --->   "%add_ln1116_94 = add i13 %add_ln1116_7, i13 %zext_ln1116_20"   --->   Operation 2417 'add' 'add_ln1116_94' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2418 [1/1] (1.67ns)   --->   "%add_ln1116_95 = add i13 %add_ln1116_9, i13 %zext_ln1116_20"   --->   Operation 2418 'add' 'add_ln1116_95' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2419 [1/1] (1.67ns)   --->   "%add_ln1116_96 = add i13 %add_ln1116_11, i13 %zext_ln1116_20"   --->   Operation 2419 'add' 'add_ln1116_96' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2420 [1/1] (1.67ns)   --->   "%add_ln1116_97 = add i13 %add_ln1116_13, i13 %zext_ln1116_20"   --->   Operation 2420 'add' 'add_ln1116_97' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2421 [1/1] (1.67ns)   --->   "%add_ln1116_115 = add i13 %add_ln1116_7, i13 %zext_ln1116_22"   --->   Operation 2421 'add' 'add_ln1116_115' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2422 [1/1] (1.67ns)   --->   "%add_ln1116_116 = add i13 %add_ln1116_9, i13 %zext_ln1116_22"   --->   Operation 2422 'add' 'add_ln1116_116' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2423 [1/1] (1.67ns)   --->   "%add_ln1116_117 = add i13 %add_ln1116_11, i13 %zext_ln1116_22"   --->   Operation 2423 'add' 'add_ln1116_117' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2424 [1/1] (1.67ns)   --->   "%add_ln1116_118 = add i13 %add_ln1116_13, i13 %zext_ln1116_22"   --->   Operation 2424 'add' 'add_ln1116_118' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2425 [1/1] (1.67ns)   --->   "%add_ln1116_137 = add i13 %add_ln1116_9, i13 %zext_ln1116_24"   --->   Operation 2425 'add' 'add_ln1116_137' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2426 [1/1] (1.67ns)   --->   "%add_ln1116_138 = add i13 %add_ln1116_11, i13 %zext_ln1116_24"   --->   Operation 2426 'add' 'add_ln1116_138' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2427 [1/1] (1.67ns)   --->   "%add_ln1116_139 = add i13 %add_ln1116_13, i13 %zext_ln1116_24"   --->   Operation 2427 'add' 'add_ln1116_139' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2428 [1/1] (1.67ns)   --->   "%add_ln1116_158 = add i13 %add_ln1116_9, i13 %zext_ln1116_26"   --->   Operation 2428 'add' 'add_ln1116_158' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2429 [1/1] (1.67ns)   --->   "%add_ln1116_159 = add i13 %add_ln1116_11, i13 %zext_ln1116_26"   --->   Operation 2429 'add' 'add_ln1116_159' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2430 [1/1] (1.67ns)   --->   "%add_ln1116_160 = add i13 %add_ln1116_13, i13 %zext_ln1116_26"   --->   Operation 2430 'add' 'add_ln1116_160' <Predicate = (!icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2431 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2431 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2432 [1/1] (1.67ns)   --->   "%add_ln1116_174 = add i13 %zext_ln1116_41, i13 4784"   --->   Operation 2432 'add' 'add_ln1116_174' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2433 [1/1] (1.67ns)   --->   "%add_ln1116_178 = add i13 %zext_ln1116_45, i13 4784"   --->   Operation 2433 'add' 'add_ln1116_178' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2434 [1/1] (1.67ns)   --->   "%add_ln1116_180 = add i13 %zext_ln1116_47, i13 4784"   --->   Operation 2434 'add' 'add_ln1116_180' <Predicate = (!icmp_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2435 [1/1] (1.67ns)   --->   "%add_ln1116_191 = add i13 %zext_ln1116_11, i13 4785"   --->   Operation 2435 'add' 'add_ln1116_191' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2436 [1/1] (1.67ns)   --->   "%add_ln1116_192 = add i13 %zext_ln1116_13, i13 4785"   --->   Operation 2436 'add' 'add_ln1116_192' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2437 [1/1] (1.67ns)   --->   "%add_ln1116_193 = add i13 %zext_ln1116_41, i13 4785"   --->   Operation 2437 'add' 'add_ln1116_193' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2438 [1/1] (1.67ns)   --->   "%add_ln1116_194 = add i13 %zext_ln1116_45, i13 4785"   --->   Operation 2438 'add' 'add_ln1116_194' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2439 [1/1] (1.67ns)   --->   "%add_ln1116_212 = add i13 %zext_ln1116_11, i13 4786"   --->   Operation 2439 'add' 'add_ln1116_212' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2440 [1/1] (1.67ns)   --->   "%add_ln1116_213 = add i13 %zext_ln1116_13, i13 4786"   --->   Operation 2440 'add' 'add_ln1116_213' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2441 [1/1] (1.67ns)   --->   "%add_ln1116_214 = add i13 %zext_ln1116_41, i13 4786"   --->   Operation 2441 'add' 'add_ln1116_214' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2442 [1/1] (1.67ns)   --->   "%add_ln1116_215 = add i13 %zext_ln1116_45, i13 4786"   --->   Operation 2442 'add' 'add_ln1116_215' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2443 [1/1] (1.67ns)   --->   "%add_ln1116_233 = add i13 %zext_ln1116_11, i13 4787"   --->   Operation 2443 'add' 'add_ln1116_233' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2444 [1/1] (1.67ns)   --->   "%add_ln1116_234 = add i13 %zext_ln1116_13, i13 4787"   --->   Operation 2444 'add' 'add_ln1116_234' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2445 [1/1] (1.67ns)   --->   "%add_ln1116_235 = add i13 %zext_ln1116_41, i13 4787"   --->   Operation 2445 'add' 'add_ln1116_235' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2446 [1/1] (1.67ns)   --->   "%add_ln1116_236 = add i13 %zext_ln1116_45, i13 4787"   --->   Operation 2446 'add' 'add_ln1116_236' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2447 [1/1] (1.67ns)   --->   "%add_ln1116_254 = add i13 %zext_ln1116_11, i13 4788"   --->   Operation 2447 'add' 'add_ln1116_254' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2448 [1/1] (1.67ns)   --->   "%add_ln1116_255 = add i13 %zext_ln1116_13, i13 4788"   --->   Operation 2448 'add' 'add_ln1116_255' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2449 [1/1] (1.67ns)   --->   "%add_ln1116_256 = add i13 %zext_ln1116_41, i13 4788"   --->   Operation 2449 'add' 'add_ln1116_256' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2450 [1/1] (1.67ns)   --->   "%add_ln1116_257 = add i13 %zext_ln1116_45, i13 4788"   --->   Operation 2450 'add' 'add_ln1116_257' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2451 [1/1] (1.67ns)   --->   "%add_ln1116_276 = add i13 %zext_ln1116_13, i13 4789"   --->   Operation 2451 'add' 'add_ln1116_276' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2452 [1/1] (1.67ns)   --->   "%add_ln1116_277 = add i13 %zext_ln1116_41, i13 4789"   --->   Operation 2452 'add' 'add_ln1116_277' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2453 [1/1] (1.67ns)   --->   "%add_ln1116_278 = add i13 %zext_ln1116_45, i13 4789"   --->   Operation 2453 'add' 'add_ln1116_278' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2454 [1/1] (1.67ns)   --->   "%add_ln1116_297 = add i13 %zext_ln1116_13, i13 4790"   --->   Operation 2454 'add' 'add_ln1116_297' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2455 [1/1] (1.67ns)   --->   "%add_ln1116_298 = add i13 %zext_ln1116_41, i13 4790"   --->   Operation 2455 'add' 'add_ln1116_298' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2456 [1/1] (1.67ns)   --->   "%add_ln1116_299 = add i13 %zext_ln1116_45, i13 4790"   --->   Operation 2456 'add' 'add_ln1116_299' <Predicate = (!icmp_ln32 & icmp_ln35 & !and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_121)   --->   "%select_ln32_129 = select i1 %icmp_ln35, i13 %add_ln1116_11, i13 %add_ln1116_31" [conv_7x7.cpp:32]   --->   Operation 2457 'select' 'select_ln32_129' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_122)   --->   "%select_ln32_130 = select i1 %icmp_ln35, i13 %add_ln1116_191, i13 %add_ln1116_52" [conv_7x7.cpp:32]   --->   Operation 2458 'select' 'select_ln32_130' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_123)   --->   "%select_ln32_131 = select i1 %icmp_ln35, i13 %add_ln1116_212, i13 %add_ln1116_73" [conv_7x7.cpp:32]   --->   Operation 2459 'select' 'select_ln32_131' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_124)   --->   "%select_ln32_132 = select i1 %icmp_ln35, i13 %add_ln1116_233, i13 %add_ln1116_94" [conv_7x7.cpp:32]   --->   Operation 2460 'select' 'select_ln32_132' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_125)   --->   "%select_ln32_133 = select i1 %icmp_ln35, i13 %add_ln1116_254, i13 %add_ln1116_115" [conv_7x7.cpp:32]   --->   Operation 2461 'select' 'select_ln32_133' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_128)   --->   "%select_ln32_136 = select i1 %icmp_ln35, i13 %add_ln1116_13, i13 %add_ln1116_32" [conv_7x7.cpp:32]   --->   Operation 2462 'select' 'select_ln32_136' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_129)   --->   "%select_ln32_137 = select i1 %icmp_ln35, i13 %add_ln1116_192, i13 %add_ln1116_53" [conv_7x7.cpp:32]   --->   Operation 2463 'select' 'select_ln32_137' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_130)   --->   "%select_ln32_138 = select i1 %icmp_ln35, i13 %add_ln1116_213, i13 %add_ln1116_74" [conv_7x7.cpp:32]   --->   Operation 2464 'select' 'select_ln32_138' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_131)   --->   "%select_ln32_139 = select i1 %icmp_ln35, i13 %add_ln1116_234, i13 %add_ln1116_95" [conv_7x7.cpp:32]   --->   Operation 2465 'select' 'select_ln32_139' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_132)   --->   "%select_ln32_140 = select i1 %icmp_ln35, i13 %add_ln1116_255, i13 %add_ln1116_116" [conv_7x7.cpp:32]   --->   Operation 2466 'select' 'select_ln32_140' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_133)   --->   "%select_ln32_141 = select i1 %icmp_ln35, i13 %add_ln1116_276, i13 %add_ln1116_137" [conv_7x7.cpp:32]   --->   Operation 2467 'select' 'select_ln32_141' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_134)   --->   "%select_ln32_142 = select i1 %icmp_ln35, i13 %add_ln1116_297, i13 %add_ln1116_158" [conv_7x7.cpp:32]   --->   Operation 2468 'select' 'select_ln32_142' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_135)   --->   "%select_ln32_143 = select i1 %icmp_ln35, i13 %add_ln1116_174, i13 %add_ln1116_33" [conv_7x7.cpp:32]   --->   Operation 2469 'select' 'select_ln32_143' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_136)   --->   "%select_ln32_144 = select i1 %icmp_ln35, i13 %add_ln1116_193, i13 %add_ln1116_54" [conv_7x7.cpp:32]   --->   Operation 2470 'select' 'select_ln32_144' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_137)   --->   "%select_ln32_145 = select i1 %icmp_ln35, i13 %add_ln1116_214, i13 %add_ln1116_75" [conv_7x7.cpp:32]   --->   Operation 2471 'select' 'select_ln32_145' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_138)   --->   "%select_ln32_146 = select i1 %icmp_ln35, i13 %add_ln1116_235, i13 %add_ln1116_96" [conv_7x7.cpp:32]   --->   Operation 2472 'select' 'select_ln32_146' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_139)   --->   "%select_ln32_147 = select i1 %icmp_ln35, i13 %add_ln1116_256, i13 %add_ln1116_117" [conv_7x7.cpp:32]   --->   Operation 2473 'select' 'select_ln32_147' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_140)   --->   "%select_ln32_148 = select i1 %icmp_ln35, i13 %add_ln1116_277, i13 %add_ln1116_138" [conv_7x7.cpp:32]   --->   Operation 2474 'select' 'select_ln32_148' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_141)   --->   "%select_ln32_149 = select i1 %icmp_ln35, i13 %add_ln1116_298, i13 %add_ln1116_159" [conv_7x7.cpp:32]   --->   Operation 2475 'select' 'select_ln32_149' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_142)   --->   "%select_ln32_150 = select i1 %icmp_ln35, i13 %add_ln1116_178, i13 %add_ln1116_34" [conv_7x7.cpp:32]   --->   Operation 2476 'select' 'select_ln32_150' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_143)   --->   "%select_ln32_151 = select i1 %icmp_ln35, i13 %add_ln1116_194, i13 %add_ln1116_55" [conv_7x7.cpp:32]   --->   Operation 2477 'select' 'select_ln32_151' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_144)   --->   "%select_ln32_152 = select i1 %icmp_ln35, i13 %add_ln1116_215, i13 %add_ln1116_76" [conv_7x7.cpp:32]   --->   Operation 2478 'select' 'select_ln32_152' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_145)   --->   "%select_ln32_153 = select i1 %icmp_ln35, i13 %add_ln1116_236, i13 %add_ln1116_97" [conv_7x7.cpp:32]   --->   Operation 2479 'select' 'select_ln32_153' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_146)   --->   "%select_ln32_154 = select i1 %icmp_ln35, i13 %add_ln1116_257, i13 %add_ln1116_118" [conv_7x7.cpp:32]   --->   Operation 2480 'select' 'select_ln32_154' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_147)   --->   "%select_ln32_155 = select i1 %icmp_ln35, i13 %add_ln1116_278, i13 %add_ln1116_139" [conv_7x7.cpp:32]   --->   Operation 2481 'select' 'select_ln32_155' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_148)   --->   "%select_ln32_156 = select i1 %icmp_ln35, i13 %add_ln1116_299, i13 %add_ln1116_160" [conv_7x7.cpp:32]   --->   Operation 2482 'select' 'select_ln32_156' <Predicate = (!icmp_ln32 & !and_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2483 [1/1] (1.67ns)   --->   "%add_ln1116_317 = add i13 %add_ln1116_170, i13 %zext_ln1116_48"   --->   Operation 2483 'add' 'add_ln1116_317' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2484 [1/1] (1.67ns)   --->   "%add_ln1116_318 = add i13 %add_ln1116_172, i13 %zext_ln1116_48"   --->   Operation 2484 'add' 'add_ln1116_318' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2485 [1/1] (1.67ns)   --->   "%add_ln1116_319 = add i13 %add_ln1116_176, i13 %zext_ln1116_48"   --->   Operation 2485 'add' 'add_ln1116_319' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2486 [1/1] (1.67ns)   --->   "%add_ln1116_320 = add i13 %add_ln1116_180, i13 %zext_ln1116_48"   --->   Operation 2486 'add' 'add_ln1116_320' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2487 [1/1] (1.67ns)   --->   "%add_ln1116_338 = add i13 %add_ln1116_170, i13 %zext_ln1116_50"   --->   Operation 2487 'add' 'add_ln1116_338' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2488 [1/1] (1.67ns)   --->   "%add_ln1116_339 = add i13 %add_ln1116_172, i13 %zext_ln1116_50"   --->   Operation 2488 'add' 'add_ln1116_339' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2489 [1/1] (1.67ns)   --->   "%add_ln1116_340 = add i13 %add_ln1116_176, i13 %zext_ln1116_50"   --->   Operation 2489 'add' 'add_ln1116_340' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2490 [1/1] (1.67ns)   --->   "%add_ln1116_341 = add i13 %add_ln1116_180, i13 %zext_ln1116_50"   --->   Operation 2490 'add' 'add_ln1116_341' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2491 [1/1] (1.67ns)   --->   "%add_ln1116_359 = add i13 %add_ln1116_170, i13 %zext_ln1116_52"   --->   Operation 2491 'add' 'add_ln1116_359' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2492 [1/1] (1.67ns)   --->   "%add_ln1116_360 = add i13 %add_ln1116_172, i13 %zext_ln1116_52"   --->   Operation 2492 'add' 'add_ln1116_360' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2493 [1/1] (1.67ns)   --->   "%add_ln1116_361 = add i13 %add_ln1116_176, i13 %zext_ln1116_52"   --->   Operation 2493 'add' 'add_ln1116_361' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2494 [1/1] (1.67ns)   --->   "%add_ln1116_362 = add i13 %add_ln1116_180, i13 %zext_ln1116_52"   --->   Operation 2494 'add' 'add_ln1116_362' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2495 [1/1] (1.67ns)   --->   "%add_ln1116_380 = add i13 %add_ln1116_170, i13 %zext_ln1116_54"   --->   Operation 2495 'add' 'add_ln1116_380' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2496 [1/1] (1.67ns)   --->   "%add_ln1116_381 = add i13 %add_ln1116_172, i13 %zext_ln1116_54"   --->   Operation 2496 'add' 'add_ln1116_381' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2497 [1/1] (1.67ns)   --->   "%add_ln1116_382 = add i13 %add_ln1116_176, i13 %zext_ln1116_54"   --->   Operation 2497 'add' 'add_ln1116_382' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2498 [1/1] (1.67ns)   --->   "%add_ln1116_383 = add i13 %add_ln1116_180, i13 %zext_ln1116_54"   --->   Operation 2498 'add' 'add_ln1116_383' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2499 [1/1] (1.67ns)   --->   "%add_ln1116_401 = add i13 %add_ln1116_170, i13 %zext_ln1116_56"   --->   Operation 2499 'add' 'add_ln1116_401' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2500 [1/1] (1.67ns)   --->   "%add_ln1116_402 = add i13 %add_ln1116_172, i13 %zext_ln1116_56"   --->   Operation 2500 'add' 'add_ln1116_402' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2501 [1/1] (1.67ns)   --->   "%add_ln1116_403 = add i13 %add_ln1116_176, i13 %zext_ln1116_56"   --->   Operation 2501 'add' 'add_ln1116_403' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2502 [1/1] (1.67ns)   --->   "%add_ln1116_404 = add i13 %add_ln1116_180, i13 %zext_ln1116_56"   --->   Operation 2502 'add' 'add_ln1116_404' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2503 [1/1] (1.67ns)   --->   "%add_ln1116_423 = add i13 %add_ln1116_172, i13 %zext_ln1116_58"   --->   Operation 2503 'add' 'add_ln1116_423' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2504 [1/1] (1.67ns)   --->   "%add_ln1116_424 = add i13 %add_ln1116_176, i13 %zext_ln1116_58"   --->   Operation 2504 'add' 'add_ln1116_424' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2505 [1/1] (1.67ns)   --->   "%add_ln1116_425 = add i13 %add_ln1116_180, i13 %zext_ln1116_58"   --->   Operation 2505 'add' 'add_ln1116_425' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2506 [1/1] (1.67ns)   --->   "%add_ln1116_444 = add i13 %add_ln1116_172, i13 %zext_ln1116_60"   --->   Operation 2506 'add' 'add_ln1116_444' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2507 [1/1] (1.67ns)   --->   "%add_ln1116_445 = add i13 %add_ln1116_176, i13 %zext_ln1116_60"   --->   Operation 2507 'add' 'add_ln1116_445' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2508 [1/1] (1.67ns)   --->   "%add_ln1116_446 = add i13 %add_ln1116_180, i13 %zext_ln1116_60"   --->   Operation 2508 'add' 'add_ln1116_446' <Predicate = (!icmp_ln32 & and_ln32)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2509 [1/1] (0.00ns)   --->   "%sext_ln35_108 = sext i16 %X_buf_load_108" [conv_7x7.cpp:35]   --->   Operation 2509 'sext' 'sext_ln35_108' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln35_109 = sext i16 %X_buf_load_109" [conv_7x7.cpp:35]   --->   Operation 2510 'sext' 'sext_ln35_109' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2511 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_121 = select i1 %and_ln32, i13 %add_ln1116_317, i13 %select_ln32_129" [conv_7x7.cpp:35]   --->   Operation 2511 'select' 'select_ln35_121' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2512 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_122 = select i1 %and_ln32, i13 %add_ln1116_338, i13 %select_ln32_130" [conv_7x7.cpp:35]   --->   Operation 2512 'select' 'select_ln35_122' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2513 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_123 = select i1 %and_ln32, i13 %add_ln1116_359, i13 %select_ln32_131" [conv_7x7.cpp:35]   --->   Operation 2513 'select' 'select_ln35_123' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2514 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_124 = select i1 %and_ln32, i13 %add_ln1116_380, i13 %select_ln32_132" [conv_7x7.cpp:35]   --->   Operation 2514 'select' 'select_ln35_124' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2515 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_125 = select i1 %and_ln32, i13 %add_ln1116_401, i13 %select_ln32_133" [conv_7x7.cpp:35]   --->   Operation 2515 'select' 'select_ln35_125' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2516 [1/2] (3.25ns)   --->   "%X_buf_load_124 = load i13 %X_buf_addr_124" [conv_7x7.cpp:35]   --->   Operation 2516 'load' 'X_buf_load_124' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_57 : Operation 2517 [1/2] (3.25ns)   --->   "%X_buf_load_125 = load i13 %X_buf_addr_125" [conv_7x7.cpp:35]   --->   Operation 2517 'load' 'X_buf_load_125' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_57 : Operation 2518 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_128 = select i1 %and_ln32, i13 %add_ln1116_318, i13 %select_ln32_136" [conv_7x7.cpp:35]   --->   Operation 2518 'select' 'select_ln35_128' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2519 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_129 = select i1 %and_ln32, i13 %add_ln1116_339, i13 %select_ln32_137" [conv_7x7.cpp:35]   --->   Operation 2519 'select' 'select_ln35_129' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2520 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_130 = select i1 %and_ln32, i13 %add_ln1116_360, i13 %select_ln32_138" [conv_7x7.cpp:35]   --->   Operation 2520 'select' 'select_ln35_130' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2521 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_131 = select i1 %and_ln32, i13 %add_ln1116_381, i13 %select_ln32_139" [conv_7x7.cpp:35]   --->   Operation 2521 'select' 'select_ln35_131' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2522 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_132 = select i1 %and_ln32, i13 %add_ln1116_402, i13 %select_ln32_140" [conv_7x7.cpp:35]   --->   Operation 2522 'select' 'select_ln35_132' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2523 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_133 = select i1 %and_ln32, i13 %add_ln1116_423, i13 %select_ln32_141" [conv_7x7.cpp:35]   --->   Operation 2523 'select' 'select_ln35_133' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2524 [1/1] (0.00ns)   --->   "%zext_ln1116_193 = zext i13 %select_ln35_133"   --->   Operation 2524 'zext' 'zext_ln1116_193' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2525 [1/1] (0.00ns)   --->   "%X_buf_addr_131 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_193"   --->   Operation 2525 'getelementptr' 'X_buf_addr_131' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2526 [2/2] (3.25ns)   --->   "%X_buf_load_131 = load i13 %X_buf_addr_131" [conv_7x7.cpp:35]   --->   Operation 2526 'load' 'X_buf_load_131' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_57 : Operation 2527 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_134 = select i1 %and_ln32, i13 %add_ln1116_444, i13 %select_ln32_142" [conv_7x7.cpp:35]   --->   Operation 2527 'select' 'select_ln35_134' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2528 [1/1] (0.00ns)   --->   "%zext_ln1116_194 = zext i13 %select_ln35_134"   --->   Operation 2528 'zext' 'zext_ln1116_194' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2529 [1/1] (0.00ns)   --->   "%X_buf_addr_132 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_194"   --->   Operation 2529 'getelementptr' 'X_buf_addr_132' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2530 [2/2] (3.25ns)   --->   "%X_buf_load_132 = load i13 %X_buf_addr_132" [conv_7x7.cpp:35]   --->   Operation 2530 'load' 'X_buf_load_132' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_57 : Operation 2531 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_135 = select i1 %and_ln32, i13 %add_ln1116_319, i13 %select_ln32_143" [conv_7x7.cpp:35]   --->   Operation 2531 'select' 'select_ln35_135' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2532 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_136 = select i1 %and_ln32, i13 %add_ln1116_340, i13 %select_ln32_144" [conv_7x7.cpp:35]   --->   Operation 2532 'select' 'select_ln35_136' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2533 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_137 = select i1 %and_ln32, i13 %add_ln1116_361, i13 %select_ln32_145" [conv_7x7.cpp:35]   --->   Operation 2533 'select' 'select_ln35_137' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2534 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_138 = select i1 %and_ln32, i13 %add_ln1116_382, i13 %select_ln32_146" [conv_7x7.cpp:35]   --->   Operation 2534 'select' 'select_ln35_138' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2535 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_139 = select i1 %and_ln32, i13 %add_ln1116_403, i13 %select_ln32_147" [conv_7x7.cpp:35]   --->   Operation 2535 'select' 'select_ln35_139' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2536 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_140 = select i1 %and_ln32, i13 %add_ln1116_424, i13 %select_ln32_148" [conv_7x7.cpp:35]   --->   Operation 2536 'select' 'select_ln35_140' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2537 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_141 = select i1 %and_ln32, i13 %add_ln1116_445, i13 %select_ln32_149" [conv_7x7.cpp:35]   --->   Operation 2537 'select' 'select_ln35_141' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2538 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_142 = select i1 %and_ln32, i13 %add_ln1116_320, i13 %select_ln32_150" [conv_7x7.cpp:35]   --->   Operation 2538 'select' 'select_ln35_142' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2539 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_143 = select i1 %and_ln32, i13 %add_ln1116_341, i13 %select_ln32_151" [conv_7x7.cpp:35]   --->   Operation 2539 'select' 'select_ln35_143' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2540 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_144 = select i1 %and_ln32, i13 %add_ln1116_362, i13 %select_ln32_152" [conv_7x7.cpp:35]   --->   Operation 2540 'select' 'select_ln35_144' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2541 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_145 = select i1 %and_ln32, i13 %add_ln1116_383, i13 %select_ln32_153" [conv_7x7.cpp:35]   --->   Operation 2541 'select' 'select_ln35_145' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2542 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_146 = select i1 %and_ln32, i13 %add_ln1116_404, i13 %select_ln32_154" [conv_7x7.cpp:35]   --->   Operation 2542 'select' 'select_ln35_146' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2543 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_147 = select i1 %and_ln32, i13 %add_ln1116_425, i13 %select_ln32_155" [conv_7x7.cpp:35]   --->   Operation 2543 'select' 'select_ln35_147' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2544 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35_148 = select i1 %and_ln32, i13 %add_ln1116_446, i13 %select_ln32_156" [conv_7x7.cpp:35]   --->   Operation 2544 'select' 'select_ln35_148' <Predicate = (!icmp_ln32)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2545 [1/1] (1.73ns)   --->   "%add_ln1118_123 = add i10 %trunc_ln1118, i10 124"   --->   Operation 2545 'add' 'add_ln1118_123' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2546 [1/1] (0.00ns)   --->   "%zext_ln1118_124 = zext i10 %add_ln1118_123"   --->   Operation 2546 'zext' 'zext_ln1118_124' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2547 [1/1] (0.00ns)   --->   "%W_buf_addr_124 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_124"   --->   Operation 2547 'getelementptr' 'W_buf_addr_124' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2548 [1/1] (1.73ns)   --->   "%add_ln1118_124 = add i10 %trunc_ln1118, i10 125"   --->   Operation 2548 'add' 'add_ln1118_124' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln1118_125 = zext i10 %add_ln1118_124"   --->   Operation 2549 'zext' 'zext_ln1118_125' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2550 [1/1] (0.00ns)   --->   "%W_buf_addr_125 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_125"   --->   Operation 2550 'getelementptr' 'W_buf_addr_125' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln1192_92 = sext i16 %W_buf_load_108"   --->   Operation 2551 'sext' 'sext_ln1192_92' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2552 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_92)   --->   "%mul_ln1192_92 = mul i29 %sext_ln1192_92, i29 %sext_ln35_108"   --->   Operation 2552 'mul' 'mul_ln1192_92' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2553 [1/1] (0.00ns)   --->   "%shl_ln728_91 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_100, i13 0"   --->   Operation 2553 'bitconcatenate' 'shl_ln728_91' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2554 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_92 = add i29 %shl_ln728_91, i29 %mul_ln1192_92"   --->   Operation 2554 'add' 'add_ln1192_92' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2555 [1/1] (0.00ns)   --->   "%trunc_ln708_107 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_92, i32 13, i32 28"   --->   Operation 2555 'partselect' 'trunc_ln708_107' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln1192_93 = sext i16 %W_buf_load_109"   --->   Operation 2556 'sext' 'sext_ln1192_93' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2557 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_93)   --->   "%mul_ln1192_93 = mul i29 %sext_ln1192_93, i29 %sext_ln35_109"   --->   Operation 2557 'mul' 'mul_ln1192_93' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2558 [1/1] (0.00ns)   --->   "%shl_ln728_92 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_101, i13 0"   --->   Operation 2558 'bitconcatenate' 'shl_ln728_92' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2559 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_93 = add i29 %shl_ln728_92, i29 %mul_ln1192_93"   --->   Operation 2559 'add' 'add_ln1192_93' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2560 [1/1] (0.00ns)   --->   "%trunc_ln708_108 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_93, i32 13, i32 28"   --->   Operation 2560 'partselect' 'trunc_ln708_108' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_57 : Operation 2561 [1/2] (3.25ns)   --->   "%W_buf_load_115 = load i10 %W_buf_addr_115"   --->   Operation 2561 'load' 'W_buf_load_115' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_57 : Operation 2562 [1/2] (3.25ns)   --->   "%W_buf_load_116 = load i10 %W_buf_addr_116"   --->   Operation 2562 'load' 'W_buf_load_116' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_57 : Operation 2563 [2/2] (3.25ns)   --->   "%W_buf_load_124 = load i10 %W_buf_addr_124"   --->   Operation 2563 'load' 'W_buf_load_124' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_57 : Operation 2564 [2/2] (3.25ns)   --->   "%W_buf_load_125 = load i10 %W_buf_addr_125"   --->   Operation 2564 'load' 'W_buf_load_125' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_57 : Operation 2565 [1/1] (2.07ns)   --->   "%add_ln703_98 = add i16 %trunc_ln708_100, i16 %trunc_ln708_101"   --->   Operation 2565 'add' 'add_ln703_98' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.38>
ST_58 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln35_113 = sext i16 %X_buf_load_113" [conv_7x7.cpp:35]   --->   Operation 2566 'sext' 'sext_ln35_113' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln35_114 = sext i16 %X_buf_load_114" [conv_7x7.cpp:35]   --->   Operation 2567 'sext' 'sext_ln35_114' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2568 [1/1] (0.00ns)   --->   "%zext_ln1116_182 = zext i13 %select_ln35_122"   --->   Operation 2568 'zext' 'zext_ln1116_182' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2569 [1/1] (0.00ns)   --->   "%X_buf_addr_120 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_182"   --->   Operation 2569 'getelementptr' 'X_buf_addr_120' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2570 [2/2] (3.25ns)   --->   "%X_buf_load_120 = load i13 %X_buf_addr_120" [conv_7x7.cpp:35]   --->   Operation 2570 'load' 'X_buf_load_120' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_58 : Operation 2571 [1/1] (0.00ns)   --->   "%zext_ln1116_183 = zext i13 %select_ln35_123"   --->   Operation 2571 'zext' 'zext_ln1116_183' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2572 [1/1] (0.00ns)   --->   "%X_buf_addr_121 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_183"   --->   Operation 2572 'getelementptr' 'X_buf_addr_121' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2573 [2/2] (3.25ns)   --->   "%X_buf_load_121 = load i13 %X_buf_addr_121" [conv_7x7.cpp:35]   --->   Operation 2573 'load' 'X_buf_load_121' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_58 : Operation 2574 [1/2] (3.25ns)   --->   "%X_buf_load_131 = load i13 %X_buf_addr_131" [conv_7x7.cpp:35]   --->   Operation 2574 'load' 'X_buf_load_131' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_58 : Operation 2575 [1/2] (3.25ns)   --->   "%X_buf_load_132 = load i13 %X_buf_addr_132" [conv_7x7.cpp:35]   --->   Operation 2575 'load' 'X_buf_load_132' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_58 : Operation 2576 [1/1] (1.73ns)   --->   "%add_ln1118_130 = add i10 %trunc_ln1118, i10 131"   --->   Operation 2576 'add' 'add_ln1118_130' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2577 [1/1] (0.00ns)   --->   "%zext_ln1118_131 = zext i10 %add_ln1118_130"   --->   Operation 2577 'zext' 'zext_ln1118_131' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2578 [1/1] (0.00ns)   --->   "%W_buf_addr_131 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_131"   --->   Operation 2578 'getelementptr' 'W_buf_addr_131' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2579 [1/1] (1.73ns)   --->   "%add_ln1118_131 = add i10 %trunc_ln1118, i10 132"   --->   Operation 2579 'add' 'add_ln1118_131' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2580 [1/1] (0.00ns)   --->   "%zext_ln1118_132 = zext i10 %add_ln1118_131"   --->   Operation 2580 'zext' 'zext_ln1118_132' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2581 [1/1] (0.00ns)   --->   "%W_buf_addr_132 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_132"   --->   Operation 2581 'getelementptr' 'W_buf_addr_132' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln1192_96 = sext i16 %W_buf_load_113"   --->   Operation 2582 'sext' 'sext_ln1192_96' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2583 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_96)   --->   "%mul_ln1192_96 = mul i29 %sext_ln1192_96, i29 %sext_ln35_113"   --->   Operation 2583 'mul' 'mul_ln1192_96' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2584 [1/1] (0.00ns)   --->   "%shl_ln728_95 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_105, i13 0"   --->   Operation 2584 'bitconcatenate' 'shl_ln728_95' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2585 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_96 = add i29 %shl_ln728_95, i29 %mul_ln1192_96"   --->   Operation 2585 'add' 'add_ln1192_96' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2586 [1/1] (0.00ns)   --->   "%trunc_ln708_112 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_96, i32 13, i32 28"   --->   Operation 2586 'partselect' 'trunc_ln708_112' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln1192_97 = sext i16 %W_buf_load_114"   --->   Operation 2587 'sext' 'sext_ln1192_97' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2588 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_97)   --->   "%mul_ln1192_97 = mul i29 %sext_ln1192_97, i29 %sext_ln35_114"   --->   Operation 2588 'mul' 'mul_ln1192_97' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2589 [1/1] (0.00ns)   --->   "%shl_ln728_96 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_106, i13 0"   --->   Operation 2589 'bitconcatenate' 'shl_ln728_96' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2590 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_97 = add i29 %shl_ln728_96, i29 %mul_ln1192_97"   --->   Operation 2590 'add' 'add_ln1192_97' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2591 [1/1] (0.00ns)   --->   "%trunc_ln708_113 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_97, i32 13, i32 28"   --->   Operation 2591 'partselect' 'trunc_ln708_113' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_58 : Operation 2592 [1/2] (3.25ns)   --->   "%W_buf_load_124 = load i10 %W_buf_addr_124"   --->   Operation 2592 'load' 'W_buf_load_124' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_58 : Operation 2593 [1/2] (3.25ns)   --->   "%W_buf_load_125 = load i10 %W_buf_addr_125"   --->   Operation 2593 'load' 'W_buf_load_125' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_58 : Operation 2594 [2/2] (3.25ns)   --->   "%W_buf_load_131 = load i10 %W_buf_addr_131"   --->   Operation 2594 'load' 'W_buf_load_131' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_58 : Operation 2595 [2/2] (3.25ns)   --->   "%W_buf_load_132 = load i10 %W_buf_addr_132"   --->   Operation 2595 'load' 'W_buf_load_132' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_58 : Operation 2596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_103 = add i16 %trunc_ln708_108, i16 %trunc_ln708_109"   --->   Operation 2596 'add' 'add_ln703_103' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_58 : Operation 2597 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_104 = add i16 %add_ln703_103, i16 %trunc_ln708_107"   --->   Operation 2597 'add' 'add_ln703_104' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 59 <SV = 58> <Delay = 6.38>
ST_59 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln35_115 = sext i16 %X_buf_load_115" [conv_7x7.cpp:35]   --->   Operation 2598 'sext' 'sext_ln35_115' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln35_116 = sext i16 %X_buf_load_116" [conv_7x7.cpp:35]   --->   Operation 2599 'sext' 'sext_ln35_116' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2600 [1/2] (3.25ns)   --->   "%X_buf_load_120 = load i13 %X_buf_addr_120" [conv_7x7.cpp:35]   --->   Operation 2600 'load' 'X_buf_load_120' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_59 : Operation 2601 [1/2] (3.25ns)   --->   "%X_buf_load_121 = load i13 %X_buf_addr_121" [conv_7x7.cpp:35]   --->   Operation 2601 'load' 'X_buf_load_121' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_59 : Operation 2602 [1/1] (0.00ns)   --->   "%zext_ln1116_184 = zext i13 %select_ln35_124"   --->   Operation 2602 'zext' 'zext_ln1116_184' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2603 [1/1] (0.00ns)   --->   "%X_buf_addr_122 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_184"   --->   Operation 2603 'getelementptr' 'X_buf_addr_122' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2604 [2/2] (3.25ns)   --->   "%X_buf_load_122 = load i13 %X_buf_addr_122" [conv_7x7.cpp:35]   --->   Operation 2604 'load' 'X_buf_load_122' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_59 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln1116_185 = zext i13 %select_ln35_125"   --->   Operation 2605 'zext' 'zext_ln1116_185' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2606 [1/1] (0.00ns)   --->   "%X_buf_addr_123 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_185"   --->   Operation 2606 'getelementptr' 'X_buf_addr_123' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2607 [2/2] (3.25ns)   --->   "%X_buf_load_123 = load i13 %X_buf_addr_123" [conv_7x7.cpp:35]   --->   Operation 2607 'load' 'X_buf_load_123' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_59 : Operation 2608 [1/1] (1.73ns)   --->   "%add_ln1118_119 = add i10 %trunc_ln1118, i10 120"   --->   Operation 2608 'add' 'add_ln1118_119' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln1118_120 = zext i10 %add_ln1118_119"   --->   Operation 2609 'zext' 'zext_ln1118_120' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2610 [1/1] (0.00ns)   --->   "%W_buf_addr_120 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_120"   --->   Operation 2610 'getelementptr' 'W_buf_addr_120' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2611 [1/1] (1.73ns)   --->   "%add_ln1118_120 = add i10 %trunc_ln1118, i10 121"   --->   Operation 2611 'add' 'add_ln1118_120' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2612 [1/1] (0.00ns)   --->   "%zext_ln1118_121 = zext i10 %add_ln1118_120"   --->   Operation 2612 'zext' 'zext_ln1118_121' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2613 [1/1] (0.00ns)   --->   "%W_buf_addr_121 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_121"   --->   Operation 2613 'getelementptr' 'W_buf_addr_121' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2614 [1/1] (0.00ns)   --->   "%sext_ln1192_98 = sext i16 %W_buf_load_115"   --->   Operation 2614 'sext' 'sext_ln1192_98' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2615 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_98)   --->   "%mul_ln1192_98 = mul i29 %sext_ln1192_98, i29 %sext_ln35_115"   --->   Operation 2615 'mul' 'mul_ln1192_98' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2616 [1/1] (0.00ns)   --->   "%shl_ln728_97 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_107, i13 0"   --->   Operation 2616 'bitconcatenate' 'shl_ln728_97' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2617 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_98 = add i29 %shl_ln728_97, i29 %mul_ln1192_98"   --->   Operation 2617 'add' 'add_ln1192_98' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2618 [1/1] (0.00ns)   --->   "%trunc_ln708_114 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_98, i32 13, i32 28"   --->   Operation 2618 'partselect' 'trunc_ln708_114' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln1192_99 = sext i16 %W_buf_load_116"   --->   Operation 2619 'sext' 'sext_ln1192_99' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2620 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_99)   --->   "%mul_ln1192_99 = mul i29 %sext_ln1192_99, i29 %sext_ln35_116"   --->   Operation 2620 'mul' 'mul_ln1192_99' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2621 [1/1] (0.00ns)   --->   "%shl_ln728_98 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_108, i13 0"   --->   Operation 2621 'bitconcatenate' 'shl_ln728_98' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2622 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_99 = add i29 %shl_ln728_98, i29 %mul_ln1192_99"   --->   Operation 2622 'add' 'add_ln1192_99' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2623 [1/1] (0.00ns)   --->   "%trunc_ln708_115 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_99, i32 13, i32 28"   --->   Operation 2623 'partselect' 'trunc_ln708_115' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_59 : Operation 2624 [2/2] (3.25ns)   --->   "%W_buf_load_120 = load i10 %W_buf_addr_120"   --->   Operation 2624 'load' 'W_buf_load_120' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_59 : Operation 2625 [2/2] (3.25ns)   --->   "%W_buf_load_121 = load i10 %W_buf_addr_121"   --->   Operation 2625 'load' 'W_buf_load_121' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_59 : Operation 2626 [1/2] (3.25ns)   --->   "%W_buf_load_131 = load i10 %W_buf_addr_131"   --->   Operation 2626 'load' 'W_buf_load_131' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_59 : Operation 2627 [1/2] (3.25ns)   --->   "%W_buf_load_132 = load i10 %W_buf_addr_132"   --->   Operation 2627 'load' 'W_buf_load_132' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_59 : Operation 2628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_102 = add i16 %trunc_ln708_105, i16 %trunc_ln708_106"   --->   Operation 2628 'add' 'add_ln703_102' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 2629 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_105 = add i16 %add_ln703_104, i16 %add_ln703_102"   --->   Operation 2629 'add' 'add_ln703_105' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 60 <SV = 59> <Delay = 6.38>
ST_60 : Operation 2630 [1/2] (3.25ns)   --->   "%X_buf_load_122 = load i13 %X_buf_addr_122" [conv_7x7.cpp:35]   --->   Operation 2630 'load' 'X_buf_load_122' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_60 : Operation 2631 [1/2] (3.25ns)   --->   "%X_buf_load_123 = load i13 %X_buf_addr_123" [conv_7x7.cpp:35]   --->   Operation 2631 'load' 'X_buf_load_123' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_60 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln35_124 = sext i16 %X_buf_load_124" [conv_7x7.cpp:35]   --->   Operation 2632 'sext' 'sext_ln35_124' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln35_125 = sext i16 %X_buf_load_125" [conv_7x7.cpp:35]   --->   Operation 2633 'sext' 'sext_ln35_125' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2634 [1/1] (0.00ns)   --->   "%zext_ln1116_189 = zext i13 %select_ln35_129"   --->   Operation 2634 'zext' 'zext_ln1116_189' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2635 [1/1] (0.00ns)   --->   "%X_buf_addr_127 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_189"   --->   Operation 2635 'getelementptr' 'X_buf_addr_127' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2636 [2/2] (3.25ns)   --->   "%X_buf_load_127 = load i13 %X_buf_addr_127" [conv_7x7.cpp:35]   --->   Operation 2636 'load' 'X_buf_load_127' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_60 : Operation 2637 [1/1] (0.00ns)   --->   "%zext_ln1116_190 = zext i13 %select_ln35_130"   --->   Operation 2637 'zext' 'zext_ln1116_190' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2638 [1/1] (0.00ns)   --->   "%X_buf_addr_128 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_190"   --->   Operation 2638 'getelementptr' 'X_buf_addr_128' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2639 [2/2] (3.25ns)   --->   "%X_buf_load_128 = load i13 %X_buf_addr_128" [conv_7x7.cpp:35]   --->   Operation 2639 'load' 'X_buf_load_128' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_60 : Operation 2640 [1/1] (1.73ns)   --->   "%add_ln1118_121 = add i10 %trunc_ln1118, i10 122"   --->   Operation 2640 'add' 'add_ln1118_121' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2641 [1/1] (0.00ns)   --->   "%zext_ln1118_122 = zext i10 %add_ln1118_121"   --->   Operation 2641 'zext' 'zext_ln1118_122' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2642 [1/1] (0.00ns)   --->   "%W_buf_addr_122 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_122"   --->   Operation 2642 'getelementptr' 'W_buf_addr_122' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2643 [1/1] (1.73ns)   --->   "%add_ln1118_122 = add i10 %trunc_ln1118, i10 123"   --->   Operation 2643 'add' 'add_ln1118_122' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln1118_123 = zext i10 %add_ln1118_122"   --->   Operation 2644 'zext' 'zext_ln1118_123' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2645 [1/1] (0.00ns)   --->   "%W_buf_addr_123 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_123"   --->   Operation 2645 'getelementptr' 'W_buf_addr_123' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2646 [1/2] (3.25ns)   --->   "%W_buf_load_120 = load i10 %W_buf_addr_120"   --->   Operation 2646 'load' 'W_buf_load_120' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_60 : Operation 2647 [1/2] (3.25ns)   --->   "%W_buf_load_121 = load i10 %W_buf_addr_121"   --->   Operation 2647 'load' 'W_buf_load_121' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_60 : Operation 2648 [2/2] (3.25ns)   --->   "%W_buf_load_122 = load i10 %W_buf_addr_122"   --->   Operation 2648 'load' 'W_buf_load_122' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_60 : Operation 2649 [2/2] (3.25ns)   --->   "%W_buf_load_123 = load i10 %W_buf_addr_123"   --->   Operation 2649 'load' 'W_buf_load_123' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_60 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln1192_106 = sext i16 %W_buf_load_124"   --->   Operation 2650 'sext' 'sext_ln1192_106' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2651 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_106)   --->   "%mul_ln1192_106 = mul i29 %sext_ln1192_106, i29 %sext_ln35_124"   --->   Operation 2651 'mul' 'mul_ln1192_106' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2652 [1/1] (0.00ns)   --->   "%shl_ln728_105 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_116, i13 0"   --->   Operation 2652 'bitconcatenate' 'shl_ln728_105' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2653 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_106 = add i29 %shl_ln728_105, i29 %mul_ln1192_106"   --->   Operation 2653 'add' 'add_ln1192_106' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2654 [1/1] (0.00ns)   --->   "%trunc_ln708_123 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_106, i32 13, i32 28"   --->   Operation 2654 'partselect' 'trunc_ln708_123' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln1192_107 = sext i16 %W_buf_load_125"   --->   Operation 2655 'sext' 'sext_ln1192_107' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2656 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_107)   --->   "%mul_ln1192_107 = mul i29 %sext_ln1192_107, i29 %sext_ln35_125"   --->   Operation 2656 'mul' 'mul_ln1192_107' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2657 [1/1] (0.00ns)   --->   "%shl_ln728_106 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_117, i13 0"   --->   Operation 2657 'bitconcatenate' 'shl_ln728_106' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_60 : Operation 2658 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_107 = add i29 %shl_ln728_106, i29 %mul_ln1192_107"   --->   Operation 2658 'add' 'add_ln1192_107' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2659 [1/1] (0.00ns)   --->   "%trunc_ln708_124 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_107, i32 13, i32 28"   --->   Operation 2659 'partselect' 'trunc_ln708_124' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 61 <SV = 60> <Delay = 6.38>
ST_61 : Operation 2660 [1/2] (3.25ns)   --->   "%X_buf_load_127 = load i13 %X_buf_addr_127" [conv_7x7.cpp:35]   --->   Operation 2660 'load' 'X_buf_load_127' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_61 : Operation 2661 [1/2] (3.25ns)   --->   "%X_buf_load_128 = load i13 %X_buf_addr_128" [conv_7x7.cpp:35]   --->   Operation 2661 'load' 'X_buf_load_128' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_61 : Operation 2662 [1/1] (0.00ns)   --->   "%zext_ln1116_191 = zext i13 %select_ln35_131"   --->   Operation 2662 'zext' 'zext_ln1116_191' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2663 [1/1] (0.00ns)   --->   "%X_buf_addr_129 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_191"   --->   Operation 2663 'getelementptr' 'X_buf_addr_129' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2664 [2/2] (3.25ns)   --->   "%X_buf_load_129 = load i13 %X_buf_addr_129" [conv_7x7.cpp:35]   --->   Operation 2664 'load' 'X_buf_load_129' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_61 : Operation 2665 [1/1] (0.00ns)   --->   "%zext_ln1116_192 = zext i13 %select_ln35_132"   --->   Operation 2665 'zext' 'zext_ln1116_192' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2666 [1/1] (0.00ns)   --->   "%X_buf_addr_130 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_192"   --->   Operation 2666 'getelementptr' 'X_buf_addr_130' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2667 [2/2] (3.25ns)   --->   "%X_buf_load_130 = load i13 %X_buf_addr_130" [conv_7x7.cpp:35]   --->   Operation 2667 'load' 'X_buf_load_130' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_61 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln35_131 = sext i16 %X_buf_load_131" [conv_7x7.cpp:35]   --->   Operation 2668 'sext' 'sext_ln35_131' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2669 [1/1] (0.00ns)   --->   "%sext_ln35_132 = sext i16 %X_buf_load_132" [conv_7x7.cpp:35]   --->   Operation 2669 'sext' 'sext_ln35_132' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2670 [1/1] (1.73ns)   --->   "%add_ln1118_126 = add i10 %trunc_ln1118, i10 127"   --->   Operation 2670 'add' 'add_ln1118_126' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln1118_127 = zext i10 %add_ln1118_126"   --->   Operation 2671 'zext' 'zext_ln1118_127' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2672 [1/1] (0.00ns)   --->   "%W_buf_addr_127 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_127"   --->   Operation 2672 'getelementptr' 'W_buf_addr_127' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2673 [1/1] (1.73ns)   --->   "%add_ln1118_127 = add i10 %trunc_ln1118, i10 128"   --->   Operation 2673 'add' 'add_ln1118_127' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2674 [1/1] (0.00ns)   --->   "%zext_ln1118_128 = zext i10 %add_ln1118_127"   --->   Operation 2674 'zext' 'zext_ln1118_128' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2675 [1/1] (0.00ns)   --->   "%W_buf_addr_128 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_128"   --->   Operation 2675 'getelementptr' 'W_buf_addr_128' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2676 [1/2] (3.25ns)   --->   "%W_buf_load_122 = load i10 %W_buf_addr_122"   --->   Operation 2676 'load' 'W_buf_load_122' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_61 : Operation 2677 [1/2] (3.25ns)   --->   "%W_buf_load_123 = load i10 %W_buf_addr_123"   --->   Operation 2677 'load' 'W_buf_load_123' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_61 : Operation 2678 [2/2] (3.25ns)   --->   "%W_buf_load_127 = load i10 %W_buf_addr_127"   --->   Operation 2678 'load' 'W_buf_load_127' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_61 : Operation 2679 [2/2] (3.25ns)   --->   "%W_buf_load_128 = load i10 %W_buf_addr_128"   --->   Operation 2679 'load' 'W_buf_load_128' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_61 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln1192_112 = sext i16 %W_buf_load_131"   --->   Operation 2680 'sext' 'sext_ln1192_112' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2681 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_112)   --->   "%mul_ln1192_112 = mul i29 %sext_ln1192_112, i29 %sext_ln35_131"   --->   Operation 2681 'mul' 'mul_ln1192_112' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2682 [1/1] (0.00ns)   --->   "%shl_ln728_111 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_123, i13 0"   --->   Operation 2682 'bitconcatenate' 'shl_ln728_111' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2683 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_112 = add i29 %shl_ln728_111, i29 %mul_ln1192_112"   --->   Operation 2683 'add' 'add_ln1192_112' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2684 [1/1] (0.00ns)   --->   "%trunc_ln708_130 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_112, i32 13, i32 28"   --->   Operation 2684 'partselect' 'trunc_ln708_130' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln1192_113 = sext i16 %W_buf_load_132"   --->   Operation 2685 'sext' 'sext_ln1192_113' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2686 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_113)   --->   "%mul_ln1192_113 = mul i29 %sext_ln1192_113, i29 %sext_ln35_132"   --->   Operation 2686 'mul' 'mul_ln1192_113' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2687 [1/1] (0.00ns)   --->   "%shl_ln728_112 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_124, i13 0"   --->   Operation 2687 'bitconcatenate' 'shl_ln728_112' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_61 : Operation 2688 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_113 = add i29 %shl_ln728_112, i29 %mul_ln1192_113"   --->   Operation 2688 'add' 'add_ln1192_113' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2689 [1/1] (0.00ns)   --->   "%trunc_ln708_131 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_113, i32 13, i32 28"   --->   Operation 2689 'partselect' 'trunc_ln708_131' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 62 <SV = 61> <Delay = 6.38>
ST_62 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln35_120 = sext i16 %X_buf_load_120" [conv_7x7.cpp:35]   --->   Operation 2690 'sext' 'sext_ln35_120' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln35_121 = sext i16 %X_buf_load_121" [conv_7x7.cpp:35]   --->   Operation 2691 'sext' 'sext_ln35_121' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2692 [1/2] (3.25ns)   --->   "%X_buf_load_129 = load i13 %X_buf_addr_129" [conv_7x7.cpp:35]   --->   Operation 2692 'load' 'X_buf_load_129' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_62 : Operation 2693 [1/2] (3.25ns)   --->   "%X_buf_load_130 = load i13 %X_buf_addr_130" [conv_7x7.cpp:35]   --->   Operation 2693 'load' 'X_buf_load_130' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_62 : Operation 2694 [1/1] (0.00ns)   --->   "%zext_ln1116_200 = zext i13 %select_ln35_140"   --->   Operation 2694 'zext' 'zext_ln1116_200' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2695 [1/1] (0.00ns)   --->   "%X_buf_addr_138 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_200"   --->   Operation 2695 'getelementptr' 'X_buf_addr_138' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2696 [2/2] (3.25ns)   --->   "%X_buf_load_138 = load i13 %X_buf_addr_138" [conv_7x7.cpp:35]   --->   Operation 2696 'load' 'X_buf_load_138' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_62 : Operation 2697 [1/1] (0.00ns)   --->   "%zext_ln1116_201 = zext i13 %select_ln35_141"   --->   Operation 2697 'zext' 'zext_ln1116_201' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2698 [1/1] (0.00ns)   --->   "%X_buf_addr_139 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_201"   --->   Operation 2698 'getelementptr' 'X_buf_addr_139' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2699 [2/2] (3.25ns)   --->   "%X_buf_load_139 = load i13 %X_buf_addr_139" [conv_7x7.cpp:35]   --->   Operation 2699 'load' 'X_buf_load_139' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_62 : Operation 2700 [1/1] (1.73ns)   --->   "%add_ln1118_128 = add i10 %trunc_ln1118, i10 129"   --->   Operation 2700 'add' 'add_ln1118_128' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2701 [1/1] (0.00ns)   --->   "%zext_ln1118_129 = zext i10 %add_ln1118_128"   --->   Operation 2701 'zext' 'zext_ln1118_129' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2702 [1/1] (0.00ns)   --->   "%W_buf_addr_129 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_129"   --->   Operation 2702 'getelementptr' 'W_buf_addr_129' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2703 [1/1] (1.73ns)   --->   "%add_ln1118_129 = add i10 %trunc_ln1118, i10 130"   --->   Operation 2703 'add' 'add_ln1118_129' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln1118_130 = zext i10 %add_ln1118_129"   --->   Operation 2704 'zext' 'zext_ln1118_130' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2705 [1/1] (0.00ns)   --->   "%W_buf_addr_130 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_130"   --->   Operation 2705 'getelementptr' 'W_buf_addr_130' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln1192_102 = sext i16 %W_buf_load_120"   --->   Operation 2706 'sext' 'sext_ln1192_102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2707 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_102)   --->   "%mul_ln1192_102 = mul i29 %sext_ln1192_102, i29 %sext_ln35_120"   --->   Operation 2707 'mul' 'mul_ln1192_102' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2708 [1/1] (0.00ns)   --->   "%shl_ln728_101 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_112, i13 0"   --->   Operation 2708 'bitconcatenate' 'shl_ln728_101' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2709 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_102 = add i29 %shl_ln728_101, i29 %mul_ln1192_102"   --->   Operation 2709 'add' 'add_ln1192_102' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2710 [1/1] (0.00ns)   --->   "%trunc_ln708_119 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_102, i32 13, i32 28"   --->   Operation 2710 'partselect' 'trunc_ln708_119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln1192_103 = sext i16 %W_buf_load_121"   --->   Operation 2711 'sext' 'sext_ln1192_103' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2712 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_103)   --->   "%mul_ln1192_103 = mul i29 %sext_ln1192_103, i29 %sext_ln35_121"   --->   Operation 2712 'mul' 'mul_ln1192_103' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2713 [1/1] (0.00ns)   --->   "%shl_ln728_102 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_113, i13 0"   --->   Operation 2713 'bitconcatenate' 'shl_ln728_102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2714 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_103 = add i29 %shl_ln728_102, i29 %mul_ln1192_103"   --->   Operation 2714 'add' 'add_ln1192_103' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2715 [1/1] (0.00ns)   --->   "%trunc_ln708_120 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_103, i32 13, i32 28"   --->   Operation 2715 'partselect' 'trunc_ln708_120' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_62 : Operation 2716 [1/2] (3.25ns)   --->   "%W_buf_load_127 = load i10 %W_buf_addr_127"   --->   Operation 2716 'load' 'W_buf_load_127' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_62 : Operation 2717 [1/2] (3.25ns)   --->   "%W_buf_load_128 = load i10 %W_buf_addr_128"   --->   Operation 2717 'load' 'W_buf_load_128' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_62 : Operation 2718 [2/2] (3.25ns)   --->   "%W_buf_load_129 = load i10 %W_buf_addr_129"   --->   Operation 2718 'load' 'W_buf_load_129' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_62 : Operation 2719 [2/2] (3.25ns)   --->   "%W_buf_load_130 = load i10 %W_buf_addr_130"   --->   Operation 2719 'load' 'W_buf_load_130' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_62 : Operation 2720 [1/1] (2.07ns)   --->   "%add_ln703_110 = add i16 %trunc_ln708_112, i16 %trunc_ln708_113"   --->   Operation 2720 'add' 'add_ln703_110' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.38>
ST_63 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln35_122 = sext i16 %X_buf_load_122" [conv_7x7.cpp:35]   --->   Operation 2721 'sext' 'sext_ln35_122' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln35_123 = sext i16 %X_buf_load_123" [conv_7x7.cpp:35]   --->   Operation 2722 'sext' 'sext_ln35_123' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2723 [1/2] (3.25ns)   --->   "%X_buf_load_138 = load i13 %X_buf_addr_138" [conv_7x7.cpp:35]   --->   Operation 2723 'load' 'X_buf_load_138' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_63 : Operation 2724 [1/2] (3.25ns)   --->   "%X_buf_load_139 = load i13 %X_buf_addr_139" [conv_7x7.cpp:35]   --->   Operation 2724 'load' 'X_buf_load_139' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_63 : Operation 2725 [1/1] (0.00ns)   --->   "%zext_ln1116_207 = zext i13 %select_ln35_147"   --->   Operation 2725 'zext' 'zext_ln1116_207' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2726 [1/1] (0.00ns)   --->   "%X_buf_addr_145 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_207"   --->   Operation 2726 'getelementptr' 'X_buf_addr_145' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2727 [2/2] (3.25ns)   --->   "%X_buf_load_145 = load i13 %X_buf_addr_145" [conv_7x7.cpp:35]   --->   Operation 2727 'load' 'X_buf_load_145' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_63 : Operation 2728 [1/1] (0.00ns)   --->   "%zext_ln1116_208 = zext i13 %select_ln35_148"   --->   Operation 2728 'zext' 'zext_ln1116_208' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2729 [1/1] (0.00ns)   --->   "%X_buf_addr_146 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_208"   --->   Operation 2729 'getelementptr' 'X_buf_addr_146' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2730 [2/2] (3.25ns)   --->   "%X_buf_load_146 = load i13 %X_buf_addr_146" [conv_7x7.cpp:35]   --->   Operation 2730 'load' 'X_buf_load_146' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_63 : Operation 2731 [1/1] (1.73ns)   --->   "%add_ln1118_137 = add i10 %trunc_ln1118, i10 138"   --->   Operation 2731 'add' 'add_ln1118_137' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2732 [1/1] (0.00ns)   --->   "%zext_ln1118_138 = zext i10 %add_ln1118_137"   --->   Operation 2732 'zext' 'zext_ln1118_138' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2733 [1/1] (0.00ns)   --->   "%W_buf_addr_138 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_138"   --->   Operation 2733 'getelementptr' 'W_buf_addr_138' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2734 [1/1] (1.73ns)   --->   "%add_ln1118_138 = add i10 %trunc_ln1118, i10 139"   --->   Operation 2734 'add' 'add_ln1118_138' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln1118_139 = zext i10 %add_ln1118_138"   --->   Operation 2735 'zext' 'zext_ln1118_139' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2736 [1/1] (0.00ns)   --->   "%W_buf_addr_139 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_139"   --->   Operation 2736 'getelementptr' 'W_buf_addr_139' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2737 [1/1] (0.00ns)   --->   "%sext_ln1192_104 = sext i16 %W_buf_load_122"   --->   Operation 2737 'sext' 'sext_ln1192_104' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2738 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_104)   --->   "%mul_ln1192_104 = mul i29 %sext_ln1192_104, i29 %sext_ln35_122"   --->   Operation 2738 'mul' 'mul_ln1192_104' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2739 [1/1] (0.00ns)   --->   "%shl_ln728_103 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_114, i13 0"   --->   Operation 2739 'bitconcatenate' 'shl_ln728_103' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2740 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_104 = add i29 %shl_ln728_103, i29 %mul_ln1192_104"   --->   Operation 2740 'add' 'add_ln1192_104' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2741 [1/1] (0.00ns)   --->   "%trunc_ln708_121 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_104, i32 13, i32 28"   --->   Operation 2741 'partselect' 'trunc_ln708_121' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2742 [1/1] (0.00ns)   --->   "%sext_ln1192_105 = sext i16 %W_buf_load_123"   --->   Operation 2742 'sext' 'sext_ln1192_105' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2743 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_105)   --->   "%mul_ln1192_105 = mul i29 %sext_ln1192_105, i29 %sext_ln35_123"   --->   Operation 2743 'mul' 'mul_ln1192_105' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2744 [1/1] (0.00ns)   --->   "%shl_ln728_104 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_115, i13 0"   --->   Operation 2744 'bitconcatenate' 'shl_ln728_104' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2745 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_105 = add i29 %shl_ln728_104, i29 %mul_ln1192_105"   --->   Operation 2745 'add' 'add_ln1192_105' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2746 [1/1] (0.00ns)   --->   "%trunc_ln708_122 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_105, i32 13, i32 28"   --->   Operation 2746 'partselect' 'trunc_ln708_122' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 2747 [1/2] (3.25ns)   --->   "%W_buf_load_129 = load i10 %W_buf_addr_129"   --->   Operation 2747 'load' 'W_buf_load_129' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_63 : Operation 2748 [1/2] (3.25ns)   --->   "%W_buf_load_130 = load i10 %W_buf_addr_130"   --->   Operation 2748 'load' 'W_buf_load_130' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_63 : Operation 2749 [2/2] (3.25ns)   --->   "%W_buf_load_138 = load i10 %W_buf_addr_138"   --->   Operation 2749 'load' 'W_buf_load_138' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_63 : Operation 2750 [2/2] (3.25ns)   --->   "%W_buf_load_139 = load i10 %W_buf_addr_139"   --->   Operation 2750 'load' 'W_buf_load_139' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>

State 64 <SV = 63> <Delay = 6.38>
ST_64 : Operation 2751 [1/1] (0.00ns)   --->   "%zext_ln1116_97 = zext i12 %select_ln35_37"   --->   Operation 2751 'zext' 'zext_ln1116_97' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2752 [1/1] (0.00ns)   --->   "%X_buf_addr_35 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_97"   --->   Operation 2752 'getelementptr' 'X_buf_addr_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2753 [2/2] (3.25ns)   --->   "%X_buf_load_35 = load i13 %X_buf_addr_35" [conv_7x7.cpp:35]   --->   Operation 2753 'load' 'X_buf_load_35' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_64 : Operation 2754 [1/1] (0.00ns)   --->   "%zext_ln1116_153 = zext i13 %select_ln35_93"   --->   Operation 2754 'zext' 'zext_ln1116_153' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2755 [1/1] (0.00ns)   --->   "%X_buf_addr_91 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_153"   --->   Operation 2755 'getelementptr' 'X_buf_addr_91' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2756 [2/2] (3.25ns)   --->   "%X_buf_load_91 = load i13 %X_buf_addr_91" [conv_7x7.cpp:35]   --->   Operation 2756 'load' 'X_buf_load_91' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_64 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln35_127 = sext i16 %X_buf_load_127" [conv_7x7.cpp:35]   --->   Operation 2757 'sext' 'sext_ln35_127' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln35_128 = sext i16 %X_buf_load_128" [conv_7x7.cpp:35]   --->   Operation 2758 'sext' 'sext_ln35_128' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2759 [1/2] (3.25ns)   --->   "%X_buf_load_145 = load i13 %X_buf_addr_145" [conv_7x7.cpp:35]   --->   Operation 2759 'load' 'X_buf_load_145' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_64 : Operation 2760 [1/2] (3.25ns)   --->   "%X_buf_load_146 = load i13 %X_buf_addr_146" [conv_7x7.cpp:35]   --->   Operation 2760 'load' 'X_buf_load_146' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_64 : Operation 2761 [1/1] (1.73ns)   --->   "%add_ln1118_144 = add i10 %trunc_ln1118, i10 145"   --->   Operation 2761 'add' 'add_ln1118_144' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2762 [1/1] (0.00ns)   --->   "%zext_ln1118_145 = zext i10 %add_ln1118_144"   --->   Operation 2762 'zext' 'zext_ln1118_145' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2763 [1/1] (0.00ns)   --->   "%W_buf_addr_145 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_145"   --->   Operation 2763 'getelementptr' 'W_buf_addr_145' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2764 [1/1] (1.73ns)   --->   "%add_ln1118_145 = add i10 %trunc_ln1118, i10 146"   --->   Operation 2764 'add' 'add_ln1118_145' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2765 [1/1] (0.00ns)   --->   "%zext_ln1118_146 = zext i10 %add_ln1118_145"   --->   Operation 2765 'zext' 'zext_ln1118_146' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2766 [1/1] (0.00ns)   --->   "%W_buf_addr_146 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_146"   --->   Operation 2766 'getelementptr' 'W_buf_addr_146' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln1192_108 = sext i16 %W_buf_load_127"   --->   Operation 2767 'sext' 'sext_ln1192_108' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2768 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_108)   --->   "%mul_ln1192_108 = mul i29 %sext_ln1192_108, i29 %sext_ln35_127"   --->   Operation 2768 'mul' 'mul_ln1192_108' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2769 [1/1] (0.00ns)   --->   "%shl_ln728_107 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_119, i13 0"   --->   Operation 2769 'bitconcatenate' 'shl_ln728_107' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2770 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_108 = add i29 %shl_ln728_107, i29 %mul_ln1192_108"   --->   Operation 2770 'add' 'add_ln1192_108' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2771 [1/1] (0.00ns)   --->   "%trunc_ln708_126 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_108, i32 13, i32 28"   --->   Operation 2771 'partselect' 'trunc_ln708_126' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln1192_109 = sext i16 %W_buf_load_128"   --->   Operation 2772 'sext' 'sext_ln1192_109' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2773 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_109)   --->   "%mul_ln1192_109 = mul i29 %sext_ln1192_109, i29 %sext_ln35_128"   --->   Operation 2773 'mul' 'mul_ln1192_109' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2774 [1/1] (0.00ns)   --->   "%shl_ln728_108 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_120, i13 0"   --->   Operation 2774 'bitconcatenate' 'shl_ln728_108' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2775 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_109 = add i29 %shl_ln728_108, i29 %mul_ln1192_109"   --->   Operation 2775 'add' 'add_ln1192_109' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2776 [1/1] (0.00ns)   --->   "%trunc_ln708_127 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_109, i32 13, i32 28"   --->   Operation 2776 'partselect' 'trunc_ln708_127' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_64 : Operation 2777 [1/2] (3.25ns)   --->   "%W_buf_load_138 = load i10 %W_buf_addr_138"   --->   Operation 2777 'load' 'W_buf_load_138' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_64 : Operation 2778 [1/2] (3.25ns)   --->   "%W_buf_load_139 = load i10 %W_buf_addr_139"   --->   Operation 2778 'load' 'W_buf_load_139' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_64 : Operation 2779 [2/2] (3.25ns)   --->   "%W_buf_load_145 = load i10 %W_buf_addr_145"   --->   Operation 2779 'load' 'W_buf_load_145' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_64 : Operation 2780 [2/2] (3.25ns)   --->   "%W_buf_load_146 = load i10 %W_buf_addr_146"   --->   Operation 2780 'load' 'W_buf_load_146' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_64 : Operation 2781 [1/1] (2.07ns)   --->   "%add_ln703_117 = add i16 %trunc_ln708_119, i16 %trunc_ln708_120"   --->   Operation 2781 'add' 'add_ln703_117' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.38>
ST_65 : Operation 2782 [1/2] (3.25ns)   --->   "%X_buf_load_35 = load i13 %X_buf_addr_35" [conv_7x7.cpp:35]   --->   Operation 2782 'load' 'X_buf_load_35' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_65 : Operation 2783 [1/2] (3.25ns)   --->   "%X_buf_load_91 = load i13 %X_buf_addr_91" [conv_7x7.cpp:35]   --->   Operation 2783 'load' 'X_buf_load_91' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_65 : Operation 2784 [1/1] (0.00ns)   --->   "%zext_ln1116_181 = zext i13 %select_ln35_121"   --->   Operation 2784 'zext' 'zext_ln1116_181' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2785 [1/1] (0.00ns)   --->   "%X_buf_addr_119 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_181"   --->   Operation 2785 'getelementptr' 'X_buf_addr_119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2786 [2/2] (3.25ns)   --->   "%X_buf_load_119 = load i13 %X_buf_addr_119" [conv_7x7.cpp:35]   --->   Operation 2786 'load' 'X_buf_load_119' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_65 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln1116_188 = zext i13 %select_ln35_128"   --->   Operation 2787 'zext' 'zext_ln1116_188' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2788 [1/1] (0.00ns)   --->   "%X_buf_addr_126 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_188"   --->   Operation 2788 'getelementptr' 'X_buf_addr_126' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2789 [2/2] (3.25ns)   --->   "%X_buf_load_126 = load i13 %X_buf_addr_126" [conv_7x7.cpp:35]   --->   Operation 2789 'load' 'X_buf_load_126' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_65 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln35_129 = sext i16 %X_buf_load_129" [conv_7x7.cpp:35]   --->   Operation 2790 'sext' 'sext_ln35_129' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln35_130 = sext i16 %X_buf_load_130" [conv_7x7.cpp:35]   --->   Operation 2791 'sext' 'sext_ln35_130' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2792 [1/1] (1.73ns)   --->   "%add_ln1118_34 = add i10 %trunc_ln1118, i10 35"   --->   Operation 2792 'add' 'add_ln1118_34' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2793 [1/1] (0.00ns)   --->   "%zext_ln1118_35 = zext i10 %add_ln1118_34"   --->   Operation 2793 'zext' 'zext_ln1118_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2794 [1/1] (0.00ns)   --->   "%W_buf_addr_35 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_35"   --->   Operation 2794 'getelementptr' 'W_buf_addr_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2795 [1/1] (1.73ns)   --->   "%add_ln1118_90 = add i10 %trunc_ln1118, i10 91"   --->   Operation 2795 'add' 'add_ln1118_90' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln1118_91 = zext i10 %add_ln1118_90"   --->   Operation 2796 'zext' 'zext_ln1118_91' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2797 [1/1] (0.00ns)   --->   "%W_buf_addr_91 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_91"   --->   Operation 2797 'getelementptr' 'W_buf_addr_91' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2798 [2/2] (3.25ns)   --->   "%W_buf_load_35 = load i10 %W_buf_addr_35"   --->   Operation 2798 'load' 'W_buf_load_35' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_65 : Operation 2799 [2/2] (3.25ns)   --->   "%W_buf_load_91 = load i10 %W_buf_addr_91"   --->   Operation 2799 'load' 'W_buf_load_91' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_65 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln1192_110 = sext i16 %W_buf_load_129"   --->   Operation 2800 'sext' 'sext_ln1192_110' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2801 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_110)   --->   "%mul_ln1192_110 = mul i29 %sext_ln1192_110, i29 %sext_ln35_129"   --->   Operation 2801 'mul' 'mul_ln1192_110' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2802 [1/1] (0.00ns)   --->   "%shl_ln728_109 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_121, i13 0"   --->   Operation 2802 'bitconcatenate' 'shl_ln728_109' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2803 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_110 = add i29 %shl_ln728_109, i29 %mul_ln1192_110"   --->   Operation 2803 'add' 'add_ln1192_110' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2804 [1/1] (0.00ns)   --->   "%trunc_ln708_128 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_110, i32 13, i32 28"   --->   Operation 2804 'partselect' 'trunc_ln708_128' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln1192_111 = sext i16 %W_buf_load_130"   --->   Operation 2805 'sext' 'sext_ln1192_111' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2806 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_111)   --->   "%mul_ln1192_111 = mul i29 %sext_ln1192_111, i29 %sext_ln35_130"   --->   Operation 2806 'mul' 'mul_ln1192_111' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2807 [1/1] (0.00ns)   --->   "%shl_ln728_110 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_122, i13 0"   --->   Operation 2807 'bitconcatenate' 'shl_ln728_110' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2808 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_111 = add i29 %shl_ln728_110, i29 %mul_ln1192_111"   --->   Operation 2808 'add' 'add_ln1192_111' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2809 [1/1] (0.00ns)   --->   "%trunc_ln708_129 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_111, i32 13, i32 28"   --->   Operation 2809 'partselect' 'trunc_ln708_129' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_65 : Operation 2810 [1/2] (3.25ns)   --->   "%W_buf_load_145 = load i10 %W_buf_addr_145"   --->   Operation 2810 'load' 'W_buf_load_145' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_65 : Operation 2811 [1/2] (3.25ns)   --->   "%W_buf_load_146 = load i10 %W_buf_addr_146"   --->   Operation 2811 'load' 'W_buf_load_146' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_65 : Operation 2812 [1/1] (2.07ns)   --->   "%add_ln703_118 = add i16 %trunc_ln708_121, i16 %trunc_ln708_122"   --->   Operation 2812 'add' 'add_ln703_118' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.38>
ST_66 : Operation 2813 [1/2] (3.25ns)   --->   "%X_buf_load_119 = load i13 %X_buf_addr_119" [conv_7x7.cpp:35]   --->   Operation 2813 'load' 'X_buf_load_119' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_66 : Operation 2814 [1/2] (3.25ns)   --->   "%X_buf_load_126 = load i13 %X_buf_addr_126" [conv_7x7.cpp:35]   --->   Operation 2814 'load' 'X_buf_load_126' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_66 : Operation 2815 [1/1] (0.00ns)   --->   "%zext_ln1116_196 = zext i13 %select_ln35_136"   --->   Operation 2815 'zext' 'zext_ln1116_196' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2816 [1/1] (0.00ns)   --->   "%X_buf_addr_134 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_196"   --->   Operation 2816 'getelementptr' 'X_buf_addr_134' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2817 [2/2] (3.25ns)   --->   "%X_buf_load_134 = load i13 %X_buf_addr_134" [conv_7x7.cpp:35]   --->   Operation 2817 'load' 'X_buf_load_134' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_66 : Operation 2818 [1/1] (0.00ns)   --->   "%zext_ln1116_197 = zext i13 %select_ln35_137"   --->   Operation 2818 'zext' 'zext_ln1116_197' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2819 [1/1] (0.00ns)   --->   "%X_buf_addr_135 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_197"   --->   Operation 2819 'getelementptr' 'X_buf_addr_135' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2820 [2/2] (3.25ns)   --->   "%X_buf_load_135 = load i13 %X_buf_addr_135" [conv_7x7.cpp:35]   --->   Operation 2820 'load' 'X_buf_load_135' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_66 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln35_138 = sext i16 %X_buf_load_138" [conv_7x7.cpp:35]   --->   Operation 2821 'sext' 'sext_ln35_138' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2822 [1/1] (0.00ns)   --->   "%sext_ln35_139 = sext i16 %X_buf_load_139" [conv_7x7.cpp:35]   --->   Operation 2822 'sext' 'sext_ln35_139' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2823 [1/1] (1.73ns)   --->   "%add_ln1118_118 = add i10 %trunc_ln1118, i10 119"   --->   Operation 2823 'add' 'add_ln1118_118' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln1118_119 = zext i10 %add_ln1118_118"   --->   Operation 2824 'zext' 'zext_ln1118_119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2825 [1/1] (0.00ns)   --->   "%W_buf_addr_119 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_119"   --->   Operation 2825 'getelementptr' 'W_buf_addr_119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2826 [1/1] (1.73ns)   --->   "%add_ln1118_125 = add i10 %trunc_ln1118, i10 126"   --->   Operation 2826 'add' 'add_ln1118_125' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2827 [1/1] (0.00ns)   --->   "%zext_ln1118_126 = zext i10 %add_ln1118_125"   --->   Operation 2827 'zext' 'zext_ln1118_126' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2828 [1/1] (0.00ns)   --->   "%W_buf_addr_126 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_126"   --->   Operation 2828 'getelementptr' 'W_buf_addr_126' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2829 [1/2] (3.25ns)   --->   "%W_buf_load_35 = load i10 %W_buf_addr_35"   --->   Operation 2829 'load' 'W_buf_load_35' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_66 : Operation 2830 [1/2] (3.25ns)   --->   "%W_buf_load_91 = load i10 %W_buf_addr_91"   --->   Operation 2830 'load' 'W_buf_load_91' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_66 : Operation 2831 [2/2] (3.25ns)   --->   "%W_buf_load_119 = load i10 %W_buf_addr_119"   --->   Operation 2831 'load' 'W_buf_load_119' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_66 : Operation 2832 [2/2] (3.25ns)   --->   "%W_buf_load_126 = load i10 %W_buf_addr_126"   --->   Operation 2832 'load' 'W_buf_load_126' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_66 : Operation 2833 [1/1] (0.00ns)   --->   "%sext_ln1192_118 = sext i16 %W_buf_load_138"   --->   Operation 2833 'sext' 'sext_ln1192_118' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2834 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_118)   --->   "%mul_ln1192_118 = mul i29 %sext_ln1192_118, i29 %sext_ln35_138"   --->   Operation 2834 'mul' 'mul_ln1192_118' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2835 [1/1] (0.00ns)   --->   "%shl_ln728_117 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_130, i13 0"   --->   Operation 2835 'bitconcatenate' 'shl_ln728_117' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2836 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_118 = add i29 %shl_ln728_117, i29 %mul_ln1192_118"   --->   Operation 2836 'add' 'add_ln1192_118' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2837 [1/1] (0.00ns)   --->   "%trunc_ln708_137 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_118, i32 13, i32 28"   --->   Operation 2837 'partselect' 'trunc_ln708_137' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2838 [1/1] (0.00ns)   --->   "%sext_ln1192_119 = sext i16 %W_buf_load_139"   --->   Operation 2838 'sext' 'sext_ln1192_119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2839 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_119)   --->   "%mul_ln1192_119 = mul i29 %sext_ln1192_119, i29 %sext_ln35_139"   --->   Operation 2839 'mul' 'mul_ln1192_119' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2840 [1/1] (0.00ns)   --->   "%shl_ln728_118 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_131, i13 0"   --->   Operation 2840 'bitconcatenate' 'shl_ln728_118' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2841 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_119 = add i29 %shl_ln728_118, i29 %mul_ln1192_119"   --->   Operation 2841 'add' 'add_ln1192_119' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2842 [1/1] (0.00ns)   --->   "%trunc_ln708_138 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_119, i32 13, i32 28"   --->   Operation 2842 'partselect' 'trunc_ln708_138' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_66 : Operation 2843 [1/1] (2.07ns)   --->   "%add_ln703_127 = add i16 %trunc_ln708_130, i16 %trunc_ln708_131"   --->   Operation 2843 'add' 'add_ln703_127' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.38>
ST_67 : Operation 2844 [1/2] (3.25ns)   --->   "%X_buf_load_134 = load i13 %X_buf_addr_134" [conv_7x7.cpp:35]   --->   Operation 2844 'load' 'X_buf_load_134' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_67 : Operation 2845 [1/2] (3.25ns)   --->   "%X_buf_load_135 = load i13 %X_buf_addr_135" [conv_7x7.cpp:35]   --->   Operation 2845 'load' 'X_buf_load_135' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_67 : Operation 2846 [1/1] (0.00ns)   --->   "%zext_ln1116_198 = zext i13 %select_ln35_138"   --->   Operation 2846 'zext' 'zext_ln1116_198' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2847 [1/1] (0.00ns)   --->   "%X_buf_addr_136 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_198"   --->   Operation 2847 'getelementptr' 'X_buf_addr_136' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2848 [2/2] (3.25ns)   --->   "%X_buf_load_136 = load i13 %X_buf_addr_136" [conv_7x7.cpp:35]   --->   Operation 2848 'load' 'X_buf_load_136' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_67 : Operation 2849 [1/1] (0.00ns)   --->   "%zext_ln1116_199 = zext i13 %select_ln35_139"   --->   Operation 2849 'zext' 'zext_ln1116_199' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2850 [1/1] (0.00ns)   --->   "%X_buf_addr_137 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_199"   --->   Operation 2850 'getelementptr' 'X_buf_addr_137' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2851 [2/2] (3.25ns)   --->   "%X_buf_load_137 = load i13 %X_buf_addr_137" [conv_7x7.cpp:35]   --->   Operation 2851 'load' 'X_buf_load_137' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_67 : Operation 2852 [1/1] (0.00ns)   --->   "%sext_ln35_145 = sext i16 %X_buf_load_145" [conv_7x7.cpp:35]   --->   Operation 2852 'sext' 'sext_ln35_145' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2853 [1/1] (0.00ns)   --->   "%sext_ln35_146 = sext i16 %X_buf_load_146" [conv_7x7.cpp:35]   --->   Operation 2853 'sext' 'sext_ln35_146' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2854 [1/1] (1.73ns)   --->   "%add_ln1118_133 = add i10 %trunc_ln1118, i10 134"   --->   Operation 2854 'add' 'add_ln1118_133' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2855 [1/1] (0.00ns)   --->   "%zext_ln1118_134 = zext i10 %add_ln1118_133"   --->   Operation 2855 'zext' 'zext_ln1118_134' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2856 [1/1] (0.00ns)   --->   "%W_buf_addr_134 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_134"   --->   Operation 2856 'getelementptr' 'W_buf_addr_134' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2857 [1/1] (1.73ns)   --->   "%add_ln1118_134 = add i10 %trunc_ln1118, i10 135"   --->   Operation 2857 'add' 'add_ln1118_134' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2858 [1/1] (0.00ns)   --->   "%zext_ln1118_135 = zext i10 %add_ln1118_134"   --->   Operation 2858 'zext' 'zext_ln1118_135' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2859 [1/1] (0.00ns)   --->   "%W_buf_addr_135 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_135"   --->   Operation 2859 'getelementptr' 'W_buf_addr_135' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2860 [1/2] (3.25ns)   --->   "%W_buf_load_119 = load i10 %W_buf_addr_119"   --->   Operation 2860 'load' 'W_buf_load_119' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_67 : Operation 2861 [1/2] (3.25ns)   --->   "%W_buf_load_126 = load i10 %W_buf_addr_126"   --->   Operation 2861 'load' 'W_buf_load_126' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_67 : Operation 2862 [2/2] (3.25ns)   --->   "%W_buf_load_134 = load i10 %W_buf_addr_134"   --->   Operation 2862 'load' 'W_buf_load_134' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_67 : Operation 2863 [2/2] (3.25ns)   --->   "%W_buf_load_135 = load i10 %W_buf_addr_135"   --->   Operation 2863 'load' 'W_buf_load_135' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_67 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln1192_124 = sext i16 %W_buf_load_145"   --->   Operation 2864 'sext' 'sext_ln1192_124' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2865 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_124)   --->   "%mul_ln1192_124 = mul i29 %sext_ln1192_124, i29 %sext_ln35_145"   --->   Operation 2865 'mul' 'mul_ln1192_124' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2866 [1/1] (0.00ns)   --->   "%shl_ln728_123 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_137, i13 0"   --->   Operation 2866 'bitconcatenate' 'shl_ln728_123' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2867 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_124 = add i29 %shl_ln728_123, i29 %mul_ln1192_124"   --->   Operation 2867 'add' 'add_ln1192_124' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2868 [1/1] (0.00ns)   --->   "%trunc_ln708_144 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_124, i32 13, i32 28"   --->   Operation 2868 'partselect' 'trunc_ln708_144' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln1192_125 = sext i16 %W_buf_load_146"   --->   Operation 2869 'sext' 'sext_ln1192_125' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2870 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_125)   --->   "%mul_ln1192_125 = mul i29 %sext_ln1192_125, i29 %sext_ln35_146"   --->   Operation 2870 'mul' 'mul_ln1192_125' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2871 [1/1] (0.00ns)   --->   "%shl_ln728_124 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_138, i13 0"   --->   Operation 2871 'bitconcatenate' 'shl_ln728_124' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2872 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_125 = add i29 %shl_ln728_124, i29 %mul_ln1192_125"   --->   Operation 2872 'add' 'add_ln1192_125' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2873 [1/1] (0.00ns)   --->   "%trunc_ln708_145 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_125, i32 13, i32 28"   --->   Operation 2873 'partselect' 'trunc_ln708_145' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2874 [1/1] (2.07ns)   --->   "%add_ln703_134 = add i16 %trunc_ln708_137, i16 %trunc_ln708_138"   --->   Operation 2874 'add' 'add_ln703_134' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2875 [1/1] (0.00ns)   --->   "%store_ln708 = store i16 %trunc_ln708_145, i16 %conv_i_i285_6_6_lcssa176"   --->   Operation 2875 'store' 'store_ln708' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_67 : Operation 2876 [1/1] (0.00ns)   --->   "%store_ln708 = store i16 %trunc_ln708_144, i16 %conv_i_i285_6_5_lcssa174"   --->   Operation 2876 'store' 'store_ln708' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 6.38>
ST_68 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln35_35 = sext i16 %X_buf_load_35" [conv_7x7.cpp:35]   --->   Operation 2877 'sext' 'sext_ln35_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln35_91 = sext i16 %X_buf_load_91" [conv_7x7.cpp:35]   --->   Operation 2878 'sext' 'sext_ln35_91' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2879 [1/2] (3.25ns)   --->   "%X_buf_load_136 = load i13 %X_buf_addr_136" [conv_7x7.cpp:35]   --->   Operation 2879 'load' 'X_buf_load_136' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_68 : Operation 2880 [1/2] (3.25ns)   --->   "%X_buf_load_137 = load i13 %X_buf_addr_137" [conv_7x7.cpp:35]   --->   Operation 2880 'load' 'X_buf_load_137' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_68 : Operation 2881 [1/1] (0.00ns)   --->   "%zext_ln1116_202 = zext i13 %select_ln35_142"   --->   Operation 2881 'zext' 'zext_ln1116_202' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2882 [1/1] (0.00ns)   --->   "%X_buf_addr_140 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_202"   --->   Operation 2882 'getelementptr' 'X_buf_addr_140' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2883 [2/2] (3.25ns)   --->   "%X_buf_load_140 = load i13 %X_buf_addr_140" [conv_7x7.cpp:35]   --->   Operation 2883 'load' 'X_buf_load_140' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_68 : Operation 2884 [1/1] (0.00ns)   --->   "%zext_ln1116_203 = zext i13 %select_ln35_143"   --->   Operation 2884 'zext' 'zext_ln1116_203' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2885 [1/1] (0.00ns)   --->   "%X_buf_addr_141 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_203"   --->   Operation 2885 'getelementptr' 'X_buf_addr_141' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2886 [2/2] (3.25ns)   --->   "%X_buf_load_141 = load i13 %X_buf_addr_141" [conv_7x7.cpp:35]   --->   Operation 2886 'load' 'X_buf_load_141' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_68 : Operation 2887 [1/1] (1.73ns)   --->   "%add_ln1118_135 = add i10 %trunc_ln1118, i10 136"   --->   Operation 2887 'add' 'add_ln1118_135' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2888 [1/1] (0.00ns)   --->   "%zext_ln1118_136 = zext i10 %add_ln1118_135"   --->   Operation 2888 'zext' 'zext_ln1118_136' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2889 [1/1] (0.00ns)   --->   "%W_buf_addr_136 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_136"   --->   Operation 2889 'getelementptr' 'W_buf_addr_136' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2890 [1/1] (1.73ns)   --->   "%add_ln1118_136 = add i10 %trunc_ln1118, i10 137"   --->   Operation 2890 'add' 'add_ln1118_136' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2891 [1/1] (0.00ns)   --->   "%zext_ln1118_137 = zext i10 %add_ln1118_136"   --->   Operation 2891 'zext' 'zext_ln1118_137' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2892 [1/1] (0.00ns)   --->   "%W_buf_addr_137 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_137"   --->   Operation 2892 'getelementptr' 'W_buf_addr_137' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2893 [1/1] (0.00ns)   --->   "%sext_ln708_5 = sext i16 %W_buf_load_35"   --->   Operation 2893 'sext' 'sext_ln708_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2894 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_5 = mul i29 %sext_ln708_5, i29 %sext_ln35_35"   --->   Operation 2894 'mul' 'mul_ln708_5' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2895 [1/1] (0.00ns)   --->   "%sext_ln708_13 = sext i16 %W_buf_load_91"   --->   Operation 2895 'sext' 'sext_ln708_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_68 : Operation 2896 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_13 = mul i29 %sext_ln708_13, i29 %sext_ln35_91"   --->   Operation 2896 'mul' 'mul_ln708_13' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2897 [1/2] (3.25ns)   --->   "%W_buf_load_134 = load i10 %W_buf_addr_134"   --->   Operation 2897 'load' 'W_buf_load_134' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_68 : Operation 2898 [1/2] (3.25ns)   --->   "%W_buf_load_135 = load i10 %W_buf_addr_135"   --->   Operation 2898 'load' 'W_buf_load_135' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_68 : Operation 2899 [2/2] (3.25ns)   --->   "%W_buf_load_136 = load i10 %W_buf_addr_136"   --->   Operation 2899 'load' 'W_buf_load_136' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_68 : Operation 2900 [2/2] (3.25ns)   --->   "%W_buf_load_137 = load i10 %W_buf_addr_137"   --->   Operation 2900 'load' 'W_buf_load_137' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_68 : Operation 2901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_139 = add i16 %trunc_ln708_145, i16 %tmp_1"   --->   Operation 2901 'add' 'add_ln703_139' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_68 : Operation 2902 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_140 = add i16 %add_ln703_139, i16 %trunc_ln708_144"   --->   Operation 2902 'add' 'add_ln703_140' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 69 <SV = 68> <Delay = 6.38>
ST_69 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln35_119 = sext i16 %X_buf_load_119" [conv_7x7.cpp:35]   --->   Operation 2903 'sext' 'sext_ln35_119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln35_126 = sext i16 %X_buf_load_126" [conv_7x7.cpp:35]   --->   Operation 2904 'sext' 'sext_ln35_126' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2905 [1/2] (3.25ns)   --->   "%X_buf_load_140 = load i13 %X_buf_addr_140" [conv_7x7.cpp:35]   --->   Operation 2905 'load' 'X_buf_load_140' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_69 : Operation 2906 [1/2] (3.25ns)   --->   "%X_buf_load_141 = load i13 %X_buf_addr_141" [conv_7x7.cpp:35]   --->   Operation 2906 'load' 'X_buf_load_141' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_69 : Operation 2907 [1/1] (0.00ns)   --->   "%zext_ln1116_204 = zext i13 %select_ln35_144"   --->   Operation 2907 'zext' 'zext_ln1116_204' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2908 [1/1] (0.00ns)   --->   "%X_buf_addr_142 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_204"   --->   Operation 2908 'getelementptr' 'X_buf_addr_142' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2909 [2/2] (3.25ns)   --->   "%X_buf_load_142 = load i13 %X_buf_addr_142" [conv_7x7.cpp:35]   --->   Operation 2909 'load' 'X_buf_load_142' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_69 : Operation 2910 [1/1] (0.00ns)   --->   "%zext_ln1116_205 = zext i13 %select_ln35_145"   --->   Operation 2910 'zext' 'zext_ln1116_205' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2911 [1/1] (0.00ns)   --->   "%X_buf_addr_143 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_205"   --->   Operation 2911 'getelementptr' 'X_buf_addr_143' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2912 [2/2] (3.25ns)   --->   "%X_buf_load_143 = load i13 %X_buf_addr_143" [conv_7x7.cpp:35]   --->   Operation 2912 'load' 'X_buf_load_143' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_69 : Operation 2913 [1/1] (1.73ns)   --->   "%add_ln1118_139 = add i10 %trunc_ln1118, i10 140"   --->   Operation 2913 'add' 'add_ln1118_139' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2914 [1/1] (0.00ns)   --->   "%zext_ln1118_140 = zext i10 %add_ln1118_139"   --->   Operation 2914 'zext' 'zext_ln1118_140' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2915 [1/1] (0.00ns)   --->   "%W_buf_addr_140 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_140"   --->   Operation 2915 'getelementptr' 'W_buf_addr_140' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2916 [1/1] (1.73ns)   --->   "%add_ln1118_140 = add i10 %trunc_ln1118, i10 141"   --->   Operation 2916 'add' 'add_ln1118_140' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2917 [1/1] (0.00ns)   --->   "%zext_ln1118_141 = zext i10 %add_ln1118_140"   --->   Operation 2917 'zext' 'zext_ln1118_141' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2918 [1/1] (0.00ns)   --->   "%W_buf_addr_141 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_141"   --->   Operation 2918 'getelementptr' 'W_buf_addr_141' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2919 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_5, i32 13, i32 28"   --->   Operation 2919 'partselect' 'trunc_ln708_34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2920 [1/1] (0.00ns)   --->   "%trunc_ln708_90 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_13, i32 13, i32 28"   --->   Operation 2920 'partselect' 'trunc_ln708_90' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln708_17 = sext i16 %W_buf_load_119"   --->   Operation 2921 'sext' 'sext_ln708_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2922 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_17 = mul i29 %sext_ln708_17, i29 %sext_ln35_119"   --->   Operation 2922 'mul' 'mul_ln708_17' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln708_18 = sext i16 %W_buf_load_126"   --->   Operation 2923 'sext' 'sext_ln708_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_69 : Operation 2924 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_18 = mul i29 %sext_ln708_18, i29 %sext_ln35_126"   --->   Operation 2924 'mul' 'mul_ln708_18' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 2925 [1/2] (3.25ns)   --->   "%W_buf_load_136 = load i10 %W_buf_addr_136"   --->   Operation 2925 'load' 'W_buf_load_136' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_69 : Operation 2926 [1/2] (3.25ns)   --->   "%W_buf_load_137 = load i10 %W_buf_addr_137"   --->   Operation 2926 'load' 'W_buf_load_137' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_69 : Operation 2927 [2/2] (3.25ns)   --->   "%W_buf_load_140 = load i10 %W_buf_addr_140"   --->   Operation 2927 'load' 'W_buf_load_140' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_69 : Operation 2928 [2/2] (3.25ns)   --->   "%W_buf_load_141 = load i10 %W_buf_addr_141"   --->   Operation 2928 'load' 'W_buf_load_141' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_69 : Operation 2929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_30 = add i16 %trunc_ln708_34, i16 %trunc_ln708_35"   --->   Operation 2929 'add' 'add_ln703_30' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_69 : Operation 2930 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_31 = add i16 %add_ln703_30, i16 %trunc_ln708_33"   --->   Operation 2930 'add' 'add_ln703_31' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_69 : Operation 2931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_85 = add i16 %trunc_ln708_89, i16 %trunc_ln708_90"   --->   Operation 2931 'add' 'add_ln703_85' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_69 : Operation 2932 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_86 = add i16 %add_ln703_85, i16 %trunc_ln708_88"   --->   Operation 2932 'add' 'add_ln703_86' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 70 <SV = 69> <Delay = 6.38>
ST_70 : Operation 2933 [1/1] (0.00ns)   --->   "%zext_ln1116_69 = zext i12 %select_ln35_9"   --->   Operation 2933 'zext' 'zext_ln1116_69' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2934 [1/1] (0.00ns)   --->   "%X_buf_addr_7 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_69"   --->   Operation 2934 'getelementptr' 'X_buf_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2935 [2/2] (3.25ns)   --->   "%X_buf_load_7 = load i13 %X_buf_addr_7" [conv_7x7.cpp:35]   --->   Operation 2935 'load' 'X_buf_load_7' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_70 : Operation 2936 [1/1] (0.00ns)   --->   "%sext_ln35_134 = sext i16 %X_buf_load_134" [conv_7x7.cpp:35]   --->   Operation 2936 'sext' 'sext_ln35_134' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2937 [1/1] (0.00ns)   --->   "%sext_ln35_135 = sext i16 %X_buf_load_135" [conv_7x7.cpp:35]   --->   Operation 2937 'sext' 'sext_ln35_135' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2938 [1/2] (3.25ns)   --->   "%X_buf_load_142 = load i13 %X_buf_addr_142" [conv_7x7.cpp:35]   --->   Operation 2938 'load' 'X_buf_load_142' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_70 : Operation 2939 [1/2] (3.25ns)   --->   "%X_buf_load_143 = load i13 %X_buf_addr_143" [conv_7x7.cpp:35]   --->   Operation 2939 'load' 'X_buf_load_143' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_70 : Operation 2940 [1/1] (0.00ns)   --->   "%zext_ln1116_206 = zext i13 %select_ln35_146"   --->   Operation 2940 'zext' 'zext_ln1116_206' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2941 [1/1] (0.00ns)   --->   "%X_buf_addr_144 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_206"   --->   Operation 2941 'getelementptr' 'X_buf_addr_144' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2942 [2/2] (3.25ns)   --->   "%X_buf_load_144 = load i13 %X_buf_addr_144" [conv_7x7.cpp:35]   --->   Operation 2942 'load' 'X_buf_load_144' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_70 : Operation 2943 [1/1] (1.73ns)   --->   "%add_ln1118_141 = add i10 %trunc_ln1118, i10 142"   --->   Operation 2943 'add' 'add_ln1118_141' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln1118_142 = zext i10 %add_ln1118_141"   --->   Operation 2944 'zext' 'zext_ln1118_142' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2945 [1/1] (0.00ns)   --->   "%W_buf_addr_142 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_142"   --->   Operation 2945 'getelementptr' 'W_buf_addr_142' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2946 [1/1] (1.73ns)   --->   "%add_ln1118_142 = add i10 %trunc_ln1118, i10 143"   --->   Operation 2946 'add' 'add_ln1118_142' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln1118_143 = zext i10 %add_ln1118_142"   --->   Operation 2947 'zext' 'zext_ln1118_143' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2948 [1/1] (0.00ns)   --->   "%W_buf_addr_143 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_143"   --->   Operation 2948 'getelementptr' 'W_buf_addr_143' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2949 [1/1] (0.00ns)   --->   "%trunc_ln708_118 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_17, i32 13, i32 28"   --->   Operation 2949 'partselect' 'trunc_ln708_118' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2950 [1/1] (0.00ns)   --->   "%trunc_ln708_125 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_18, i32 13, i32 28"   --->   Operation 2950 'partselect' 'trunc_ln708_125' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln1192_114 = sext i16 %W_buf_load_134"   --->   Operation 2951 'sext' 'sext_ln1192_114' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2952 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_114)   --->   "%mul_ln1192_114 = mul i29 %sext_ln1192_114, i29 %sext_ln35_134"   --->   Operation 2952 'mul' 'mul_ln1192_114' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 2953 [1/1] (0.00ns)   --->   "%shl_ln728_113 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_126, i13 0"   --->   Operation 2953 'bitconcatenate' 'shl_ln728_113' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2954 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_114 = add i29 %shl_ln728_113, i29 %mul_ln1192_114"   --->   Operation 2954 'add' 'add_ln1192_114' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 2955 [1/1] (0.00ns)   --->   "%trunc_ln708_133 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_114, i32 13, i32 28"   --->   Operation 2955 'partselect' 'trunc_ln708_133' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln1192_115 = sext i16 %W_buf_load_135"   --->   Operation 2956 'sext' 'sext_ln1192_115' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2957 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_115)   --->   "%mul_ln1192_115 = mul i29 %sext_ln1192_115, i29 %sext_ln35_135"   --->   Operation 2957 'mul' 'mul_ln1192_115' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 2958 [1/1] (0.00ns)   --->   "%shl_ln728_114 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_127, i13 0"   --->   Operation 2958 'bitconcatenate' 'shl_ln728_114' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2959 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_115 = add i29 %shl_ln728_114, i29 %mul_ln1192_115"   --->   Operation 2959 'add' 'add_ln1192_115' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 2960 [1/1] (0.00ns)   --->   "%trunc_ln708_134 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_115, i32 13, i32 28"   --->   Operation 2960 'partselect' 'trunc_ln708_134' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_70 : Operation 2961 [1/2] (3.25ns)   --->   "%W_buf_load_140 = load i10 %W_buf_addr_140"   --->   Operation 2961 'load' 'W_buf_load_140' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_70 : Operation 2962 [1/2] (3.25ns)   --->   "%W_buf_load_141 = load i10 %W_buf_addr_141"   --->   Operation 2962 'load' 'W_buf_load_141' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_70 : Operation 2963 [2/2] (3.25ns)   --->   "%W_buf_load_142 = load i10 %W_buf_addr_142"   --->   Operation 2963 'load' 'W_buf_load_142' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_70 : Operation 2964 [2/2] (3.25ns)   --->   "%W_buf_load_143 = load i10 %W_buf_addr_143"   --->   Operation 2964 'load' 'W_buf_load_143' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_70 : Operation 2965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_29 = add i16 %trunc_ln708_31, i16 %trunc_ln708_32"   --->   Operation 2965 'add' 'add_ln703_29' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_70 : Operation 2966 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_32 = add i16 %add_ln703_31, i16 %add_ln703_29"   --->   Operation 2966 'add' 'add_ln703_32' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_70 : Operation 2967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_84 = add i16 %trunc_ln708_86, i16 %trunc_ln708_87"   --->   Operation 2967 'add' 'add_ln703_84' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_70 : Operation 2968 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_87 = add i16 %add_ln703_86, i16 %add_ln703_84"   --->   Operation 2968 'add' 'add_ln703_87' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_70 : Operation 2969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_113 = add i16 %trunc_ln708_117, i16 %trunc_ln708_118"   --->   Operation 2969 'add' 'add_ln703_113' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_70 : Operation 2970 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_114 = add i16 %add_ln703_113, i16 %trunc_ln708_116"   --->   Operation 2970 'add' 'add_ln703_114' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_70 : Operation 2971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_121 = add i16 %trunc_ln708_126, i16 %trunc_ln708_127"   --->   Operation 2971 'add' 'add_ln703_121' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_70 : Operation 2972 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_122 = add i16 %add_ln703_121, i16 %trunc_ln708_125"   --->   Operation 2972 'add' 'add_ln703_122' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 71 <SV = 70> <Delay = 6.38>
ST_71 : Operation 2973 [1/2] (3.25ns)   --->   "%X_buf_load_7 = load i13 %X_buf_addr_7" [conv_7x7.cpp:35]   --->   Operation 2973 'load' 'X_buf_load_7' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_71 : Operation 2974 [1/1] (0.00ns)   --->   "%zext_ln1116_125 = zext i13 %select_ln35_65"   --->   Operation 2974 'zext' 'zext_ln1116_125' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2975 [1/1] (0.00ns)   --->   "%X_buf_addr_63 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_125"   --->   Operation 2975 'getelementptr' 'X_buf_addr_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2976 [2/2] (3.25ns)   --->   "%X_buf_load_63 = load i13 %X_buf_addr_63" [conv_7x7.cpp:35]   --->   Operation 2976 'load' 'X_buf_load_63' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_71 : Operation 2977 [1/1] (0.00ns)   --->   "%zext_ln1116_132 = zext i13 %select_ln35_72"   --->   Operation 2977 'zext' 'zext_ln1116_132' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2978 [1/1] (0.00ns)   --->   "%X_buf_addr_70 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_132"   --->   Operation 2978 'getelementptr' 'X_buf_addr_70' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2979 [2/2] (3.25ns)   --->   "%X_buf_load_70 = load i13 %X_buf_addr_70" [conv_7x7.cpp:35]   --->   Operation 2979 'load' 'X_buf_load_70' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_71 : Operation 2980 [1/1] (0.00ns)   --->   "%sext_ln35_136 = sext i16 %X_buf_load_136" [conv_7x7.cpp:35]   --->   Operation 2980 'sext' 'sext_ln35_136' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln35_140 = sext i16 %X_buf_load_140" [conv_7x7.cpp:35]   --->   Operation 2981 'sext' 'sext_ln35_140' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2982 [1/2] (3.25ns)   --->   "%X_buf_load_144 = load i13 %X_buf_addr_144" [conv_7x7.cpp:35]   --->   Operation 2982 'load' 'X_buf_load_144' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_71 : Operation 2983 [1/1] (1.73ns)   --->   "%add_ln1118_6 = add i10 %trunc_ln1118, i10 7"   --->   Operation 2983 'add' 'add_ln1118_6' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2984 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i10 %add_ln1118_6"   --->   Operation 2984 'zext' 'zext_ln1118_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2985 [1/1] (0.00ns)   --->   "%W_buf_addr_7 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_7"   --->   Operation 2985 'getelementptr' 'W_buf_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2986 [1/1] (1.73ns)   --->   "%add_ln1118_143 = add i10 %trunc_ln1118, i10 144"   --->   Operation 2986 'add' 'add_ln1118_143' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2987 [1/1] (0.00ns)   --->   "%zext_ln1118_144 = zext i10 %add_ln1118_143"   --->   Operation 2987 'zext' 'zext_ln1118_144' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2988 [1/1] (0.00ns)   --->   "%W_buf_addr_144 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_144"   --->   Operation 2988 'getelementptr' 'W_buf_addr_144' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2989 [2/2] (3.25ns)   --->   "%W_buf_load_7 = load i10 %W_buf_addr_7"   --->   Operation 2989 'load' 'W_buf_load_7' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_71 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln1192_116 = sext i16 %W_buf_load_136"   --->   Operation 2990 'sext' 'sext_ln1192_116' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2991 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_116)   --->   "%mul_ln1192_116 = mul i29 %sext_ln1192_116, i29 %sext_ln35_136"   --->   Operation 2991 'mul' 'mul_ln1192_116' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 2992 [1/1] (0.00ns)   --->   "%shl_ln728_115 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_128, i13 0"   --->   Operation 2992 'bitconcatenate' 'shl_ln728_115' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2993 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_116 = add i29 %shl_ln728_115, i29 %mul_ln1192_116"   --->   Operation 2993 'add' 'add_ln1192_116' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 2994 [1/1] (0.00ns)   --->   "%trunc_ln708_135 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_116, i32 13, i32 28"   --->   Operation 2994 'partselect' 'trunc_ln708_135' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln708_20 = sext i16 %W_buf_load_140"   --->   Operation 2995 'sext' 'sext_ln708_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_71 : Operation 2996 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_20 = mul i29 %sext_ln708_20, i29 %sext_ln35_140"   --->   Operation 2996 'mul' 'mul_ln708_20' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 2997 [1/2] (3.25ns)   --->   "%W_buf_load_142 = load i10 %W_buf_addr_142"   --->   Operation 2997 'load' 'W_buf_load_142' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_71 : Operation 2998 [1/2] (3.25ns)   --->   "%W_buf_load_143 = load i10 %W_buf_addr_143"   --->   Operation 2998 'load' 'W_buf_load_143' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_71 : Operation 2999 [2/2] (3.25ns)   --->   "%W_buf_load_144 = load i10 %W_buf_addr_144"   --->   Operation 2999 'load' 'W_buf_load_144' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_71 : Operation 3000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_112 = add i16 %trunc_ln708_114, i16 %trunc_ln708_115"   --->   Operation 3000 'add' 'add_ln703_112' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 3001 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_115 = add i16 %add_ln703_114, i16 %add_ln703_112"   --->   Operation 3001 'add' 'add_ln703_115' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 3002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_120 = add i16 %trunc_ln708_123, i16 %trunc_ln708_124"   --->   Operation 3002 'add' 'add_ln703_120' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 3003 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_123 = add i16 %add_ln703_122, i16 %add_ln703_120"   --->   Operation 3003 'add' 'add_ln703_123' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 3004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_126 = add i16 %trunc_ln708_128, i16 %trunc_ln708_129"   --->   Operation 3004 'add' 'add_ln703_126' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 3005 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_128 = add i16 %add_ln703_127, i16 %add_ln703_126"   --->   Operation 3005 'add' 'add_ln703_128' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 72 <SV = 71> <Delay = 6.38>
ST_72 : Operation 3006 [1/2] (3.25ns)   --->   "%X_buf_load_63 = load i13 %X_buf_addr_63" [conv_7x7.cpp:35]   --->   Operation 3006 'load' 'X_buf_load_63' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_72 : Operation 3007 [1/2] (3.25ns)   --->   "%X_buf_load_70 = load i13 %X_buf_addr_70" [conv_7x7.cpp:35]   --->   Operation 3007 'load' 'X_buf_load_70' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_72 : Operation 3008 [1/1] (0.00ns)   --->   "%zext_ln1116_160 = zext i13 %select_ln35_100"   --->   Operation 3008 'zext' 'zext_ln1116_160' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3009 [1/1] (0.00ns)   --->   "%X_buf_addr_98 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_160"   --->   Operation 3009 'getelementptr' 'X_buf_addr_98' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3010 [2/2] (3.25ns)   --->   "%X_buf_load_98 = load i13 %X_buf_addr_98" [conv_7x7.cpp:35]   --->   Operation 3010 'load' 'X_buf_load_98' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_72 : Operation 3011 [1/1] (0.00ns)   --->   "%zext_ln1116_167 = zext i13 %select_ln35_107"   --->   Operation 3011 'zext' 'zext_ln1116_167' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3012 [1/1] (0.00ns)   --->   "%X_buf_addr_105 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_167"   --->   Operation 3012 'getelementptr' 'X_buf_addr_105' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3013 [2/2] (3.25ns)   --->   "%X_buf_load_105 = load i13 %X_buf_addr_105" [conv_7x7.cpp:35]   --->   Operation 3013 'load' 'X_buf_load_105' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_72 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln35_137 = sext i16 %X_buf_load_137" [conv_7x7.cpp:35]   --->   Operation 3014 'sext' 'sext_ln35_137' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln35_141 = sext i16 %X_buf_load_141" [conv_7x7.cpp:35]   --->   Operation 3015 'sext' 'sext_ln35_141' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3016 [1/1] (1.73ns)   --->   "%add_ln1118_62 = add i10 %trunc_ln1118, i10 63"   --->   Operation 3016 'add' 'add_ln1118_62' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3017 [1/1] (0.00ns)   --->   "%zext_ln1118_63 = zext i10 %add_ln1118_62"   --->   Operation 3017 'zext' 'zext_ln1118_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3018 [1/1] (0.00ns)   --->   "%W_buf_addr_63 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_63"   --->   Operation 3018 'getelementptr' 'W_buf_addr_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3019 [1/1] (1.73ns)   --->   "%add_ln1118_69 = add i10 %trunc_ln1118, i10 70"   --->   Operation 3019 'add' 'add_ln1118_69' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3020 [1/1] (0.00ns)   --->   "%zext_ln1118_70 = zext i10 %add_ln1118_69"   --->   Operation 3020 'zext' 'zext_ln1118_70' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3021 [1/1] (0.00ns)   --->   "%W_buf_addr_70 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_70"   --->   Operation 3021 'getelementptr' 'W_buf_addr_70' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3022 [1/2] (3.25ns)   --->   "%W_buf_load_7 = load i10 %W_buf_addr_7"   --->   Operation 3022 'load' 'W_buf_load_7' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_72 : Operation 3023 [2/2] (3.25ns)   --->   "%W_buf_load_63 = load i10 %W_buf_addr_63"   --->   Operation 3023 'load' 'W_buf_load_63' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_72 : Operation 3024 [2/2] (3.25ns)   --->   "%W_buf_load_70 = load i10 %W_buf_addr_70"   --->   Operation 3024 'load' 'W_buf_load_70' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_72 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln1192_117 = sext i16 %W_buf_load_137"   --->   Operation 3025 'sext' 'sext_ln1192_117' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3026 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_117)   --->   "%mul_ln1192_117 = mul i29 %sext_ln1192_117, i29 %sext_ln35_137"   --->   Operation 3026 'mul' 'mul_ln1192_117' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3027 [1/1] (0.00ns)   --->   "%shl_ln728_116 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_129, i13 0"   --->   Operation 3027 'bitconcatenate' 'shl_ln728_116' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3028 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_117 = add i29 %shl_ln728_116, i29 %mul_ln1192_117"   --->   Operation 3028 'add' 'add_ln1192_117' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3029 [1/1] (0.00ns)   --->   "%trunc_ln708_136 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_117, i32 13, i32 28"   --->   Operation 3029 'partselect' 'trunc_ln708_136' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3030 [1/1] (0.00ns)   --->   "%trunc_ln708_139 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_20, i32 13, i32 28"   --->   Operation 3030 'partselect' 'trunc_ln708_139' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln1192_120 = sext i16 %W_buf_load_141"   --->   Operation 3031 'sext' 'sext_ln1192_120' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3032 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_120)   --->   "%mul_ln1192_120 = mul i29 %sext_ln1192_120, i29 %sext_ln35_141"   --->   Operation 3032 'mul' 'mul_ln1192_120' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3033 [1/1] (0.00ns)   --->   "%shl_ln728_119 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_133, i13 0"   --->   Operation 3033 'bitconcatenate' 'shl_ln728_119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3034 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_120 = add i29 %shl_ln728_119, i29 %mul_ln1192_120"   --->   Operation 3034 'add' 'add_ln1192_120' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3035 [1/1] (0.00ns)   --->   "%trunc_ln708_140 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_120, i32 13, i32 28"   --->   Operation 3035 'partselect' 'trunc_ln708_140' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_72 : Operation 3036 [1/2] (3.25ns)   --->   "%W_buf_load_144 = load i10 %W_buf_addr_144"   --->   Operation 3036 'load' 'W_buf_load_144' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_72 : Operation 3037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_119 = add i16 %add_ln703_118, i16 %add_ln703_117"   --->   Operation 3037 'add' 'add_ln703_119' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 3038 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_124 = add i16 %add_ln703_123, i16 %add_ln703_119"   --->   Operation 3038 'add' 'add_ln703_124' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 3039 [1/1] (0.00ns)   --->   "%store_ln708 = store i16 %trunc_ln708_140, i16 %conv_i_i285_6_1_lcssa166"   --->   Operation 3039 'store' 'store_ln708' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 6.38>
ST_73 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln1116_76 = zext i12 %select_ln35_16"   --->   Operation 3040 'zext' 'zext_ln1116_76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3041 [1/1] (0.00ns)   --->   "%X_buf_addr_14 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_76"   --->   Operation 3041 'getelementptr' 'X_buf_addr_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3042 [2/2] (3.25ns)   --->   "%X_buf_load_14 = load i13 %X_buf_addr_14" [conv_7x7.cpp:35]   --->   Operation 3042 'load' 'X_buf_load_14' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_73 : Operation 3043 [1/2] (3.25ns)   --->   "%X_buf_load_98 = load i13 %X_buf_addr_98" [conv_7x7.cpp:35]   --->   Operation 3043 'load' 'X_buf_load_98' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_73 : Operation 3044 [1/2] (3.25ns)   --->   "%X_buf_load_105 = load i13 %X_buf_addr_105" [conv_7x7.cpp:35]   --->   Operation 3044 'load' 'X_buf_load_105' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_73 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln1116_195 = zext i13 %select_ln35_135"   --->   Operation 3045 'zext' 'zext_ln1116_195' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3046 [1/1] (0.00ns)   --->   "%X_buf_addr_133 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_195"   --->   Operation 3046 'getelementptr' 'X_buf_addr_133' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3047 [2/2] (3.25ns)   --->   "%X_buf_load_133 = load i13 %X_buf_addr_133" [conv_7x7.cpp:35]   --->   Operation 3047 'load' 'X_buf_load_133' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_73 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln35_142 = sext i16 %X_buf_load_142" [conv_7x7.cpp:35]   --->   Operation 3048 'sext' 'sext_ln35_142' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3049 [1/1] (0.00ns)   --->   "%sext_ln35_143 = sext i16 %X_buf_load_143" [conv_7x7.cpp:35]   --->   Operation 3049 'sext' 'sext_ln35_143' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3050 [1/1] (1.73ns)   --->   "%add_ln1118_97 = add i10 %trunc_ln1118, i10 98"   --->   Operation 3050 'add' 'add_ln1118_97' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3051 [1/1] (0.00ns)   --->   "%zext_ln1118_98 = zext i10 %add_ln1118_97"   --->   Operation 3051 'zext' 'zext_ln1118_98' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3052 [1/1] (0.00ns)   --->   "%W_buf_addr_98 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_98"   --->   Operation 3052 'getelementptr' 'W_buf_addr_98' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3053 [1/1] (1.73ns)   --->   "%add_ln1118_104 = add i10 %trunc_ln1118, i10 105"   --->   Operation 3053 'add' 'add_ln1118_104' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3054 [1/1] (0.00ns)   --->   "%zext_ln1118_105 = zext i10 %add_ln1118_104"   --->   Operation 3054 'zext' 'zext_ln1118_105' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3055 [1/1] (0.00ns)   --->   "%W_buf_addr_105 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_105"   --->   Operation 3055 'getelementptr' 'W_buf_addr_105' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3056 [1/2] (3.25ns)   --->   "%W_buf_load_63 = load i10 %W_buf_addr_63"   --->   Operation 3056 'load' 'W_buf_load_63' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_73 : Operation 3057 [1/2] (3.25ns)   --->   "%W_buf_load_70 = load i10 %W_buf_addr_70"   --->   Operation 3057 'load' 'W_buf_load_70' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_73 : Operation 3058 [2/2] (3.25ns)   --->   "%W_buf_load_98 = load i10 %W_buf_addr_98"   --->   Operation 3058 'load' 'W_buf_load_98' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_73 : Operation 3059 [2/2] (3.25ns)   --->   "%W_buf_load_105 = load i10 %W_buf_addr_105"   --->   Operation 3059 'load' 'W_buf_load_105' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_73 : Operation 3060 [1/1] (0.00ns)   --->   "%sext_ln1192_121 = sext i16 %W_buf_load_142"   --->   Operation 3060 'sext' 'sext_ln1192_121' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3061 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_121)   --->   "%mul_ln1192_121 = mul i29 %sext_ln1192_121, i29 %sext_ln35_142"   --->   Operation 3061 'mul' 'mul_ln1192_121' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3062 [1/1] (0.00ns)   --->   "%shl_ln728_120 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_134, i13 0"   --->   Operation 3062 'bitconcatenate' 'shl_ln728_120' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3063 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_121 = add i29 %shl_ln728_120, i29 %mul_ln1192_121"   --->   Operation 3063 'add' 'add_ln1192_121' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3064 [1/1] (0.00ns)   --->   "%trunc_ln708_141 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_121, i32 13, i32 28"   --->   Operation 3064 'partselect' 'trunc_ln708_141' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln1192_122 = sext i16 %W_buf_load_143"   --->   Operation 3065 'sext' 'sext_ln1192_122' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3066 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_122)   --->   "%mul_ln1192_122 = mul i29 %sext_ln1192_122, i29 %sext_ln35_143"   --->   Operation 3066 'mul' 'mul_ln1192_122' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3067 [1/1] (0.00ns)   --->   "%shl_ln728_121 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_135, i13 0"   --->   Operation 3067 'bitconcatenate' 'shl_ln728_121' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3068 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_122 = add i29 %shl_ln728_121, i29 %mul_ln1192_122"   --->   Operation 3068 'add' 'add_ln1192_122' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3069 [1/1] (0.00ns)   --->   "%trunc_ln708_142 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_122, i32 13, i32 28"   --->   Operation 3069 'partselect' 'trunc_ln708_142' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_130 = add i16 %trunc_ln708_135, i16 %trunc_ln708_136"   --->   Operation 3070 'add' 'add_ln703_130' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_73 : Operation 3071 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_131 = add i16 %add_ln703_130, i16 %trunc_ln708_134"   --->   Operation 3071 'add' 'add_ln703_131' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_73 : Operation 3072 [1/1] (0.00ns)   --->   "%store_ln708 = store i16 %trunc_ln708_142, i16 %conv_i_i285_6_3_lcssa170"   --->   Operation 3072 'store' 'store_ln708' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_73 : Operation 3073 [1/1] (0.00ns)   --->   "%store_ln708 = store i16 %trunc_ln708_141, i16 %conv_i_i285_6_2_lcssa168"   --->   Operation 3073 'store' 'store_ln708' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 6.38>
ST_74 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i16 %X_buf_load_7" [conv_7x7.cpp:35]   --->   Operation 3074 'sext' 'sext_ln35_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3075 [1/2] (3.25ns)   --->   "%X_buf_load_14 = load i13 %X_buf_addr_14" [conv_7x7.cpp:35]   --->   Operation 3075 'load' 'X_buf_load_14' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_74 : Operation 3076 [1/1] (0.00ns)   --->   "%zext_ln1116_83 = zext i12 %select_ln35_23"   --->   Operation 3076 'zext' 'zext_ln1116_83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3077 [1/1] (0.00ns)   --->   "%X_buf_addr_21 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_83"   --->   Operation 3077 'getelementptr' 'X_buf_addr_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3078 [2/2] (3.25ns)   --->   "%X_buf_load_21 = load i13 %X_buf_addr_21" [conv_7x7.cpp:35]   --->   Operation 3078 'load' 'X_buf_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_74 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln1116_90 = zext i12 %select_ln35_30"   --->   Operation 3079 'zext' 'zext_ln1116_90' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3080 [1/1] (0.00ns)   --->   "%X_buf_addr_28 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_90"   --->   Operation 3080 'getelementptr' 'X_buf_addr_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3081 [2/2] (3.25ns)   --->   "%X_buf_load_28 = load i13 %X_buf_addr_28" [conv_7x7.cpp:35]   --->   Operation 3081 'load' 'X_buf_load_28' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_74 : Operation 3082 [1/2] (3.25ns)   --->   "%X_buf_load_133 = load i13 %X_buf_addr_133" [conv_7x7.cpp:35]   --->   Operation 3082 'load' 'X_buf_load_133' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_74 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln35_144 = sext i16 %X_buf_load_144" [conv_7x7.cpp:35]   --->   Operation 3083 'sext' 'sext_ln35_144' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3084 [1/1] (1.73ns)   --->   "%add_ln1118_13 = add i10 %trunc_ln1118, i10 14"   --->   Operation 3084 'add' 'add_ln1118_13' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3085 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i10 %add_ln1118_13"   --->   Operation 3085 'zext' 'zext_ln1118_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3086 [1/1] (0.00ns)   --->   "%W_buf_addr_14 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_14"   --->   Operation 3086 'getelementptr' 'W_buf_addr_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3087 [1/1] (1.73ns)   --->   "%add_ln1118_132 = add i10 %trunc_ln1118, i10 133"   --->   Operation 3087 'add' 'add_ln1118_132' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln1118_133 = zext i10 %add_ln1118_132"   --->   Operation 3088 'zext' 'zext_ln1118_133' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3089 [1/1] (0.00ns)   --->   "%W_buf_addr_133 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_133"   --->   Operation 3089 'getelementptr' 'W_buf_addr_133' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3090 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i16 %W_buf_load_7"   --->   Operation 3090 'sext' 'sext_ln708_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3091 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_1 = mul i29 %sext_ln708_1, i29 %sext_ln35_7"   --->   Operation 3091 'mul' 'mul_ln708_1' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3092 [2/2] (3.25ns)   --->   "%W_buf_load_14 = load i10 %W_buf_addr_14"   --->   Operation 3092 'load' 'W_buf_load_14' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_74 : Operation 3093 [1/2] (3.25ns)   --->   "%W_buf_load_98 = load i10 %W_buf_addr_98"   --->   Operation 3093 'load' 'W_buf_load_98' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_74 : Operation 3094 [1/2] (3.25ns)   --->   "%W_buf_load_105 = load i10 %W_buf_addr_105"   --->   Operation 3094 'load' 'W_buf_load_105' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_74 : Operation 3095 [2/2] (3.25ns)   --->   "%W_buf_load_133 = load i10 %W_buf_addr_133"   --->   Operation 3095 'load' 'W_buf_load_133' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_74 : Operation 3096 [1/1] (0.00ns)   --->   "%sext_ln1192_123 = sext i16 %W_buf_load_144"   --->   Operation 3096 'sext' 'sext_ln1192_123' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3097 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_123)   --->   "%mul_ln1192_123 = mul i29 %sext_ln1192_123, i29 %sext_ln35_144"   --->   Operation 3097 'mul' 'mul_ln1192_123' <Predicate = (!icmp_ln32)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3098 [1/1] (0.00ns)   --->   "%shl_ln728_122 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %trunc_ln708_136, i13 0"   --->   Operation 3098 'bitconcatenate' 'shl_ln728_122' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3099 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_123 = add i29 %shl_ln728_122, i29 %mul_ln1192_123"   --->   Operation 3099 'add' 'add_ln1192_123' <Predicate = (!icmp_ln32)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3100 [1/1] (0.00ns)   --->   "%trunc_ln708_143 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1192_123, i32 13, i32 28"   --->   Operation 3100 'partselect' 'trunc_ln708_143' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_74 : Operation 3101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_135 = add i16 %trunc_ln708_140, i16 %trunc_ln708_141"   --->   Operation 3101 'add' 'add_ln703_135' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 3102 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_136 = add i16 %add_ln703_135, i16 %trunc_ln708_139"   --->   Operation 3102 'add' 'add_ln703_136' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 3103 [1/1] (0.00ns)   --->   "%store_ln708 = store i16 %trunc_ln708_143, i16 %conv_i_i285_6_4_lcssa172"   --->   Operation 3103 'store' 'store_ln708' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 6.38>
ST_75 : Operation 3104 [1/2] (3.25ns)   --->   "%X_buf_load_21 = load i13 %X_buf_addr_21" [conv_7x7.cpp:35]   --->   Operation 3104 'load' 'X_buf_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_75 : Operation 3105 [1/2] (3.25ns)   --->   "%X_buf_load_28 = load i13 %X_buf_addr_28" [conv_7x7.cpp:35]   --->   Operation 3105 'load' 'X_buf_load_28' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_75 : Operation 3106 [1/1] (0.00ns)   --->   "%zext_ln1116_104 = zext i12 %select_ln35_44"   --->   Operation 3106 'zext' 'zext_ln1116_104' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3107 [1/1] (0.00ns)   --->   "%X_buf_addr_42 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_104"   --->   Operation 3107 'getelementptr' 'X_buf_addr_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3108 [2/2] (3.25ns)   --->   "%X_buf_load_42 = load i13 %X_buf_addr_42" [conv_7x7.cpp:35]   --->   Operation 3108 'load' 'X_buf_load_42' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_75 : Operation 3109 [1/1] (0.00ns)   --->   "%zext_ln1116_118 = zext i13 %select_ln35_58"   --->   Operation 3109 'zext' 'zext_ln1116_118' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3110 [1/1] (0.00ns)   --->   "%X_buf_addr_56 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_118"   --->   Operation 3110 'getelementptr' 'X_buf_addr_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3111 [2/2] (3.25ns)   --->   "%X_buf_load_56 = load i13 %X_buf_addr_56" [conv_7x7.cpp:35]   --->   Operation 3111 'load' 'X_buf_load_56' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_75 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln35_63 = sext i16 %X_buf_load_63" [conv_7x7.cpp:35]   --->   Operation 3112 'sext' 'sext_ln35_63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln35_70 = sext i16 %X_buf_load_70" [conv_7x7.cpp:35]   --->   Operation 3113 'sext' 'sext_ln35_70' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3114 [1/1] (1.73ns)   --->   "%add_ln1118_20 = add i10 %trunc_ln1118, i10 21"   --->   Operation 3114 'add' 'add_ln1118_20' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln1118_21 = zext i10 %add_ln1118_20"   --->   Operation 3115 'zext' 'zext_ln1118_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3116 [1/1] (0.00ns)   --->   "%W_buf_addr_21 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_21"   --->   Operation 3116 'getelementptr' 'W_buf_addr_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3117 [1/1] (1.73ns)   --->   "%add_ln1118_27 = add i10 %trunc_ln1118, i10 28"   --->   Operation 3117 'add' 'add_ln1118_27' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3118 [1/1] (0.00ns)   --->   "%zext_ln1118_28 = zext i10 %add_ln1118_27"   --->   Operation 3118 'zext' 'zext_ln1118_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3119 [1/1] (0.00ns)   --->   "%W_buf_addr_28 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_28"   --->   Operation 3119 'getelementptr' 'W_buf_addr_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3120 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_1, i32 13, i32 28"   --->   Operation 3120 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3121 [1/2] (3.25ns)   --->   "%W_buf_load_14 = load i10 %W_buf_addr_14"   --->   Operation 3121 'load' 'W_buf_load_14' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_75 : Operation 3122 [2/2] (3.25ns)   --->   "%W_buf_load_21 = load i10 %W_buf_addr_21"   --->   Operation 3122 'load' 'W_buf_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_75 : Operation 3123 [2/2] (3.25ns)   --->   "%W_buf_load_28 = load i10 %W_buf_addr_28"   --->   Operation 3123 'load' 'W_buf_load_28' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_75 : Operation 3124 [1/1] (0.00ns)   --->   "%sext_ln708_9 = sext i16 %W_buf_load_63"   --->   Operation 3124 'sext' 'sext_ln708_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3125 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_9 = mul i29 %sext_ln708_9, i29 %sext_ln35_63"   --->   Operation 3125 'mul' 'mul_ln708_9' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3126 [1/1] (0.00ns)   --->   "%sext_ln708_10 = sext i16 %W_buf_load_70"   --->   Operation 3126 'sext' 'sext_ln708_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_75 : Operation 3127 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_10 = mul i29 %sext_ln708_10, i29 %sext_ln35_70"   --->   Operation 3127 'mul' 'mul_ln708_10' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3128 [1/2] (3.25ns)   --->   "%W_buf_load_133 = load i10 %W_buf_addr_133"   --->   Operation 3128 'load' 'W_buf_load_133' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_75 : Operation 3129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i16 %trunc_ln708_7, i16 %trunc_ln708_8"   --->   Operation 3129 'add' 'add_ln703_4' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_75 : Operation 3130 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_5 = add i16 %add_ln703_4, i16 %trunc_ln708_6"   --->   Operation 3130 'add' 'add_ln703_5' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_75 : Operation 3131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_138 = add i16 %trunc_ln708_142, i16 %trunc_ln708_143"   --->   Operation 3131 'add' 'add_ln703_138' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_75 : Operation 3132 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_141 = add i16 %add_ln703_140, i16 %add_ln703_138"   --->   Operation 3132 'add' 'add_ln703_141' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_75 : Operation 3133 [1/1] (1.65ns)   --->   "%add_ln38 = add i3 %select_ln35, i3 1" [conv_7x7.cpp:38]   --->   Operation 3133 'add' 'add_ln38' <Predicate = (!icmp_ln32)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3134 [1/1] (1.24ns)   --->   "%select_ln35_150 = select i1 %icmp_ln35, i8 1, i8 %add_ln35_1" [conv_7x7.cpp:35]   --->   Operation 3134 'select' 'select_ln35_150' <Predicate = (!icmp_ln32)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.38>
ST_76 : Operation 3135 [1/2] (3.25ns)   --->   "%X_buf_load_42 = load i13 %X_buf_addr_42" [conv_7x7.cpp:35]   --->   Operation 3135 'load' 'X_buf_load_42' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_76 : Operation 3136 [1/2] (3.25ns)   --->   "%X_buf_load_56 = load i13 %X_buf_addr_56" [conv_7x7.cpp:35]   --->   Operation 3136 'load' 'X_buf_load_56' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_76 : Operation 3137 [1/1] (0.00ns)   --->   "%zext_ln1116_139 = zext i13 %select_ln35_79"   --->   Operation 3137 'zext' 'zext_ln1116_139' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3138 [1/1] (0.00ns)   --->   "%X_buf_addr_77 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_139"   --->   Operation 3138 'getelementptr' 'X_buf_addr_77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3139 [2/2] (3.25ns)   --->   "%X_buf_load_77 = load i13 %X_buf_addr_77" [conv_7x7.cpp:35]   --->   Operation 3139 'load' 'X_buf_load_77' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_76 : Operation 3140 [1/1] (0.00ns)   --->   "%zext_ln1116_146 = zext i13 %select_ln35_86"   --->   Operation 3140 'zext' 'zext_ln1116_146' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3141 [1/1] (0.00ns)   --->   "%X_buf_addr_84 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_146"   --->   Operation 3141 'getelementptr' 'X_buf_addr_84' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3142 [2/2] (3.25ns)   --->   "%X_buf_load_84 = load i13 %X_buf_addr_84" [conv_7x7.cpp:35]   --->   Operation 3142 'load' 'X_buf_load_84' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_76 : Operation 3143 [1/1] (0.00ns)   --->   "%sext_ln35_98 = sext i16 %X_buf_load_98" [conv_7x7.cpp:35]   --->   Operation 3143 'sext' 'sext_ln35_98' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln35_105 = sext i16 %X_buf_load_105" [conv_7x7.cpp:35]   --->   Operation 3144 'sext' 'sext_ln35_105' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3145 [1/1] (1.73ns)   --->   "%add_ln1118_41 = add i10 %trunc_ln1118, i10 42"   --->   Operation 3145 'add' 'add_ln1118_41' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3146 [1/1] (0.00ns)   --->   "%zext_ln1118_42 = zext i10 %add_ln1118_41"   --->   Operation 3146 'zext' 'zext_ln1118_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3147 [1/1] (0.00ns)   --->   "%W_buf_addr_42 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_42"   --->   Operation 3147 'getelementptr' 'W_buf_addr_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3148 [1/1] (1.73ns)   --->   "%add_ln1118_55 = add i10 %trunc_ln1118, i10 56"   --->   Operation 3148 'add' 'add_ln1118_55' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3149 [1/1] (0.00ns)   --->   "%zext_ln1118_56 = zext i10 %add_ln1118_55"   --->   Operation 3149 'zext' 'zext_ln1118_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3150 [1/1] (0.00ns)   --->   "%W_buf_addr_56 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_56"   --->   Operation 3150 'getelementptr' 'W_buf_addr_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3151 [1/2] (3.25ns)   --->   "%W_buf_load_21 = load i10 %W_buf_addr_21"   --->   Operation 3151 'load' 'W_buf_load_21' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_76 : Operation 3152 [1/2] (3.25ns)   --->   "%W_buf_load_28 = load i10 %W_buf_addr_28"   --->   Operation 3152 'load' 'W_buf_load_28' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_76 : Operation 3153 [2/2] (3.25ns)   --->   "%W_buf_load_42 = load i10 %W_buf_addr_42"   --->   Operation 3153 'load' 'W_buf_load_42' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_76 : Operation 3154 [2/2] (3.25ns)   --->   "%W_buf_load_56 = load i10 %W_buf_addr_56"   --->   Operation 3154 'load' 'W_buf_load_56' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_76 : Operation 3155 [1/1] (0.00ns)   --->   "%trunc_ln708_62 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_9, i32 13, i32 28"   --->   Operation 3155 'partselect' 'trunc_ln708_62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3156 [1/1] (0.00ns)   --->   "%trunc_ln708_69 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_10, i32 13, i32 28"   --->   Operation 3156 'partselect' 'trunc_ln708_69' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln708_14 = sext i16 %W_buf_load_98"   --->   Operation 3157 'sext' 'sext_ln708_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3158 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_14 = mul i29 %sext_ln708_14, i29 %sext_ln35_98"   --->   Operation 3158 'mul' 'mul_ln708_14' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln708_15 = sext i16 %W_buf_load_105"   --->   Operation 3159 'sext' 'sext_ln708_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_76 : Operation 3160 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_15 = mul i29 %sext_ln708_15, i29 %sext_ln35_105"   --->   Operation 3160 'mul' 'mul_ln708_15' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_3 = add i16 %trunc_ln708_4, i16 %trunc_ln708_5"   --->   Operation 3161 'add' 'add_ln703_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_76 : Operation 3162 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_6 = add i16 %add_ln703_5, i16 %add_ln703_3"   --->   Operation 3162 'add' 'add_ln703_6' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_76 : Operation 3163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_57 = add i16 %trunc_ln708_61, i16 %trunc_ln708_62"   --->   Operation 3163 'add' 'add_ln703_57' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_76 : Operation 3164 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_58 = add i16 %add_ln703_57, i16 %trunc_ln708_60"   --->   Operation 3164 'add' 'add_ln703_58' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_76 : Operation 3165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_65 = add i16 %trunc_ln708_68, i16 %trunc_ln708_69"   --->   Operation 3165 'add' 'add_ln703_65' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_76 : Operation 3166 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_68 = add i16 %add_ln703_67, i16 %add_ln703_65"   --->   Operation 3166 'add' 'add_ln703_68' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_76 : Operation 3167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_137 = add i16 %add_ln703_136, i16 %add_ln703_134"   --->   Operation 3167 'add' 'add_ln703_137' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_76 : Operation 3168 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_142 = add i16 %add_ln703_141, i16 %add_ln703_137"   --->   Operation 3168 'add' 'add_ln703_142' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 77 <SV = 76> <Delay = 6.38>
ST_77 : Operation 3169 [1/1] (0.00ns)   --->   "%zext_ln1116_62 = zext i12 %select_ln35_2"   --->   Operation 3169 'zext' 'zext_ln1116_62' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3170 [1/1] (0.00ns)   --->   "%X_buf_addr = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_62"   --->   Operation 3170 'getelementptr' 'X_buf_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3171 [2/2] (3.25ns)   --->   "%X_buf_load = load i13 %X_buf_addr" [conv_7x7.cpp:35]   --->   Operation 3171 'load' 'X_buf_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_77 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln35_14 = sext i16 %X_buf_load_14" [conv_7x7.cpp:35]   --->   Operation 3172 'sext' 'sext_ln35_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3173 [1/2] (3.25ns)   --->   "%X_buf_load_77 = load i13 %X_buf_addr_77" [conv_7x7.cpp:35]   --->   Operation 3173 'load' 'X_buf_load_77' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_77 : Operation 3174 [1/2] (3.25ns)   --->   "%X_buf_load_84 = load i13 %X_buf_addr_84" [conv_7x7.cpp:35]   --->   Operation 3174 'load' 'X_buf_load_84' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_77 : Operation 3175 [1/1] (0.00ns)   --->   "%zext_ln1116_174 = zext i13 %select_ln35_114"   --->   Operation 3175 'zext' 'zext_ln1116_174' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3176 [1/1] (0.00ns)   --->   "%X_buf_addr_112 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_174"   --->   Operation 3176 'getelementptr' 'X_buf_addr_112' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3177 [2/2] (3.25ns)   --->   "%X_buf_load_112 = load i13 %X_buf_addr_112" [conv_7x7.cpp:35]   --->   Operation 3177 'load' 'X_buf_load_112' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_77 : Operation 3178 [1/1] (0.00ns)   --->   "%sext_ln35_133 = sext i16 %X_buf_load_133" [conv_7x7.cpp:35]   --->   Operation 3178 'sext' 'sext_ln35_133' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3179 [1/1] (1.18ns)   --->   "%select_ln35_149 = select i1 %and_ln32, i6 %indvars_iv_next199_dup, i6 %select_ln32_1" [conv_7x7.cpp:35]   --->   Operation 3179 'select' 'select_ln35_149' <Predicate = (!icmp_ln32)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 3180 [1/1] (1.73ns)   --->   "%add_ln1118_76 = add i10 %trunc_ln1118, i10 77"   --->   Operation 3180 'add' 'add_ln1118_76' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3181 [1/1] (0.00ns)   --->   "%zext_ln1118_77 = zext i10 %add_ln1118_76"   --->   Operation 3181 'zext' 'zext_ln1118_77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3182 [1/1] (0.00ns)   --->   "%W_buf_addr_77 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_77"   --->   Operation 3182 'getelementptr' 'W_buf_addr_77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3183 [1/1] (1.73ns)   --->   "%add_ln1118_83 = add i10 %trunc_ln1118, i10 84"   --->   Operation 3183 'add' 'add_ln1118_83' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3184 [1/1] (0.00ns)   --->   "%zext_ln1118_84 = zext i10 %add_ln1118_83"   --->   Operation 3184 'zext' 'zext_ln1118_84' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3185 [1/1] (0.00ns)   --->   "%W_buf_addr_84 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_84"   --->   Operation 3185 'getelementptr' 'W_buf_addr_84' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i16 %W_buf_load_14"   --->   Operation 3186 'sext' 'sext_ln708_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3187 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_2 = mul i29 %sext_ln708_2, i29 %sext_ln35_14"   --->   Operation 3187 'mul' 'mul_ln708_2' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3188 [1/2] (3.25ns)   --->   "%W_buf_load_42 = load i10 %W_buf_addr_42"   --->   Operation 3188 'load' 'W_buf_load_42' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_77 : Operation 3189 [1/2] (3.25ns)   --->   "%W_buf_load_56 = load i10 %W_buf_addr_56"   --->   Operation 3189 'load' 'W_buf_load_56' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_77 : Operation 3190 [2/2] (3.25ns)   --->   "%W_buf_load_77 = load i10 %W_buf_addr_77"   --->   Operation 3190 'load' 'W_buf_load_77' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_77 : Operation 3191 [2/2] (3.25ns)   --->   "%W_buf_load_84 = load i10 %W_buf_addr_84"   --->   Operation 3191 'load' 'W_buf_load_84' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_77 : Operation 3192 [1/1] (0.00ns)   --->   "%trunc_ln708_97 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_14, i32 13, i32 28"   --->   Operation 3192 'partselect' 'trunc_ln708_97' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3193 [1/1] (0.00ns)   --->   "%trunc_ln708_104 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_15, i32 13, i32 28"   --->   Operation 3193 'partselect' 'trunc_ln708_104' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln708_19 = sext i16 %W_buf_load_133"   --->   Operation 3194 'sext' 'sext_ln708_19' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_77 : Operation 3195 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_19 = mul i29 %sext_ln708_19, i29 %sext_ln35_133"   --->   Operation 3195 'mul' 'mul_ln708_19' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_56 = add i16 %trunc_ln708_58, i16 %trunc_ln708_59"   --->   Operation 3196 'add' 'add_ln703_56' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 3197 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_59 = add i16 %add_ln703_58, i16 %add_ln703_56"   --->   Operation 3197 'add' 'add_ln703_59' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 3198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_64 = add i16 %add_ln703_63, i16 %add_ln703_61"   --->   Operation 3198 'add' 'add_ln703_64' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 3199 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_69 = add i16 %add_ln703_68, i16 %add_ln703_64"   --->   Operation 3199 'add' 'add_ln703_69' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 3200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_94 = add i16 %trunc_ln708_98, i16 %trunc_ln708_99"   --->   Operation 3200 'add' 'add_ln703_94' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 3201 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_95 = add i16 %add_ln703_94, i16 %trunc_ln708_97"   --->   Operation 3201 'add' 'add_ln703_95' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 3202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_99 = add i16 %trunc_ln708_103, i16 %trunc_ln708_104"   --->   Operation 3202 'add' 'add_ln703_99' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_77 : Operation 3203 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_100 = add i16 %add_ln703_99, i16 %trunc_ln708_102"   --->   Operation 3203 'add' 'add_ln703_100' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 78 <SV = 77> <Delay = 6.38>
ST_78 : Operation 3204 [1/2] (3.25ns)   --->   "%X_buf_load = load i13 %X_buf_addr" [conv_7x7.cpp:35]   --->   Operation 3204 'load' 'X_buf_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_78 : Operation 3205 [1/1] (0.00ns)   --->   "%sext_ln35_21 = sext i16 %X_buf_load_21" [conv_7x7.cpp:35]   --->   Operation 3205 'sext' 'sext_ln35_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln35_28 = sext i16 %X_buf_load_28" [conv_7x7.cpp:35]   --->   Operation 3206 'sext' 'sext_ln35_28' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln1116_111 = zext i13 %select_ln35_51"   --->   Operation 3207 'zext' 'zext_ln1116_111' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3208 [1/1] (0.00ns)   --->   "%X_buf_addr_49 = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1116_111"   --->   Operation 3208 'getelementptr' 'X_buf_addr_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3209 [2/2] (3.25ns)   --->   "%X_buf_load_49 = load i13 %X_buf_addr_49" [conv_7x7.cpp:35]   --->   Operation 3209 'load' 'X_buf_load_49' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_78 : Operation 3210 [1/2] (3.25ns)   --->   "%X_buf_load_112 = load i13 %X_buf_addr_112" [conv_7x7.cpp:35]   --->   Operation 3210 'load' 'X_buf_load_112' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_78 : Operation 3211 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i11 %mul_ln1118"   --->   Operation 3211 'zext' 'zext_ln1118' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3212 [1/1] (0.00ns)   --->   "%W_buf_addr = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118"   --->   Operation 3212 'getelementptr' 'W_buf_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3213 [1/1] (1.73ns)   --->   "%add_ln1118_111 = add i10 %trunc_ln1118, i10 112"   --->   Operation 3213 'add' 'add_ln1118_111' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3214 [1/1] (0.00ns)   --->   "%zext_ln1118_112 = zext i10 %add_ln1118_111"   --->   Operation 3214 'zext' 'zext_ln1118_112' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3215 [1/1] (0.00ns)   --->   "%W_buf_addr_112 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_112"   --->   Operation 3215 'getelementptr' 'W_buf_addr_112' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3216 [2/2] (3.25ns)   --->   "%W_buf_load = load i10 %W_buf_addr"   --->   Operation 3216 'load' 'W_buf_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_78 : Operation 3217 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_2, i32 13, i32 28"   --->   Operation 3217 'partselect' 'trunc_ln708_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3218 [1/1] (0.00ns)   --->   "%sext_ln708_3 = sext i16 %W_buf_load_21"   --->   Operation 3218 'sext' 'sext_ln708_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3219 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_3 = mul i29 %sext_ln708_3, i29 %sext_ln35_21"   --->   Operation 3219 'mul' 'mul_ln708_3' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3220 [1/1] (0.00ns)   --->   "%sext_ln708_4 = sext i16 %W_buf_load_28"   --->   Operation 3220 'sext' 'sext_ln708_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3221 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_4 = mul i29 %sext_ln708_4, i29 %sext_ln35_28"   --->   Operation 3221 'mul' 'mul_ln708_4' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3222 [1/2] (3.25ns)   --->   "%W_buf_load_77 = load i10 %W_buf_addr_77"   --->   Operation 3222 'load' 'W_buf_load_77' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_78 : Operation 3223 [1/2] (3.25ns)   --->   "%W_buf_load_84 = load i10 %W_buf_addr_84"   --->   Operation 3223 'load' 'W_buf_load_84' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_78 : Operation 3224 [2/2] (3.25ns)   --->   "%W_buf_load_112 = load i10 %W_buf_addr_112"   --->   Operation 3224 'load' 'W_buf_load_112' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_78 : Operation 3225 [1/1] (0.00ns)   --->   "%trunc_ln708_132 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_19, i32 13, i32 28"   --->   Operation 3225 'partselect' 'trunc_ln708_132' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_78 : Operation 3226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_11 = add i16 %trunc_ln708_12, i16 %trunc_ln708_13"   --->   Operation 3226 'add' 'add_ln703_11' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 3227 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_14 = add i16 %add_ln703_13, i16 %add_ln703_11"   --->   Operation 3227 'add' 'add_ln703_14' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 3228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_93 = add i16 %trunc_ln708_95, i16 %trunc_ln708_96"   --->   Operation 3228 'add' 'add_ln703_93' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 3229 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_96 = add i16 %add_ln703_95, i16 %add_ln703_93"   --->   Operation 3229 'add' 'add_ln703_96' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 3230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_101 = add i16 %add_ln703_100, i16 %add_ln703_98"   --->   Operation 3230 'add' 'add_ln703_101' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 3231 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_106 = add i16 %add_ln703_105, i16 %add_ln703_101"   --->   Operation 3231 'add' 'add_ln703_106' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 3232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_129 = add i16 %trunc_ln708_132, i16 %trunc_ln708_133"   --->   Operation 3232 'add' 'add_ln703_129' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 3233 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_132 = add i16 %add_ln703_131, i16 %add_ln703_129"   --->   Operation 3233 'add' 'add_ln703_132' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 79 <SV = 78> <Delay = 6.38>
ST_79 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln35_42 = sext i16 %X_buf_load_42" [conv_7x7.cpp:35]   --->   Operation 3234 'sext' 'sext_ln35_42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 3235 [1/2] (3.25ns)   --->   "%X_buf_load_49 = load i13 %X_buf_addr_49" [conv_7x7.cpp:35]   --->   Operation 3235 'load' 'X_buf_load_49' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_79 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln35_56 = sext i16 %X_buf_load_56" [conv_7x7.cpp:35]   --->   Operation 3236 'sext' 'sext_ln35_56' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 3237 [1/1] (1.73ns)   --->   "%add_ln1118_48 = add i10 %trunc_ln1118, i10 49"   --->   Operation 3237 'add' 'add_ln1118_48' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3238 [1/1] (0.00ns)   --->   "%zext_ln1118_49 = zext i10 %add_ln1118_48"   --->   Operation 3238 'zext' 'zext_ln1118_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 3239 [1/1] (0.00ns)   --->   "%W_buf_addr_49 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1118_49"   --->   Operation 3239 'getelementptr' 'W_buf_addr_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 3240 [1/2] (3.25ns)   --->   "%W_buf_load = load i10 %W_buf_addr"   --->   Operation 3240 'load' 'W_buf_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_79 : Operation 3241 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_3, i32 13, i32 28"   --->   Operation 3241 'partselect' 'trunc_ln708_20' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 3242 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_4, i32 13, i32 28"   --->   Operation 3242 'partselect' 'trunc_ln708_27' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 3243 [1/1] (0.00ns)   --->   "%sext_ln708_6 = sext i16 %W_buf_load_42"   --->   Operation 3243 'sext' 'sext_ln708_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 3244 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_6 = mul i29 %sext_ln708_6, i29 %sext_ln35_42"   --->   Operation 3244 'mul' 'mul_ln708_6' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3245 [2/2] (3.25ns)   --->   "%W_buf_load_49 = load i10 %W_buf_addr_49"   --->   Operation 3245 'load' 'W_buf_load_49' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_79 : Operation 3246 [1/1] (0.00ns)   --->   "%sext_ln708_8 = sext i16 %W_buf_load_56"   --->   Operation 3246 'sext' 'sext_ln708_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_79 : Operation 3247 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_8 = mul i29 %sext_ln708_8, i29 %sext_ln35_56"   --->   Operation 3247 'mul' 'mul_ln708_8' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3248 [1/2] (3.25ns)   --->   "%W_buf_load_112 = load i10 %W_buf_addr_112"   --->   Operation 3248 'load' 'W_buf_load_112' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_79 : Operation 3249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_10 = add i16 %add_ln703_9, i16 %add_ln703_8"   --->   Operation 3249 'add' 'add_ln703_10' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 3250 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_15 = add i16 %add_ln703_14, i16 %add_ln703_10"   --->   Operation 3250 'add' 'add_ln703_15' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 3251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_17 = add i16 %trunc_ln708_17, i16 %trunc_ln708_18"   --->   Operation 3251 'add' 'add_ln703_17' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 3252 [1/1] (2.07ns)   --->   "%add_ln703_18 = add i16 %trunc_ln708_19, i16 %trunc_ln708_20"   --->   Operation 3252 'add' 'add_ln703_18' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3253 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_19 = add i16 %add_ln703_18, i16 %add_ln703_17"   --->   Operation 3253 'add' 'add_ln703_19' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 3254 [1/1] (2.07ns)   --->   "%add_ln703_25 = add i16 %trunc_ln708_26, i16 %trunc_ln708_27"   --->   Operation 3254 'add' 'add_ln703_25' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_28 = add i16 %add_ln703_27, i16 %add_ln703_25"   --->   Operation 3255 'add' 'add_ln703_28' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 3256 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_33 = add i16 %add_ln703_32, i16 %add_ln703_28"   --->   Operation 3256 'add' 'add_ln703_33' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 3257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_97 = add i16 %add_ln703_96, i16 %add_ln703_92"   --->   Operation 3257 'add' 'add_ln703_97' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 3258 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_107 = add i16 %add_ln703_106, i16 %add_ln703_97"   --->   Operation 3258 'add' 'add_ln703_107' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 3259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_133 = add i16 %add_ln703_132, i16 %add_ln703_128"   --->   Operation 3259 'add' 'add_ln703_133' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_79 : Operation 3260 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_143 = add i16 %add_ln703_142, i16 %add_ln703_133"   --->   Operation 3260 'add' 'add_ln703_143' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 80 <SV = 79> <Delay = 6.38>
ST_80 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln35_77 = sext i16 %X_buf_load_77" [conv_7x7.cpp:35]   --->   Operation 3261 'sext' 'sext_ln35_77' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_80 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln35_84 = sext i16 %X_buf_load_84" [conv_7x7.cpp:35]   --->   Operation 3262 'sext' 'sext_ln35_84' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_80 : Operation 3263 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_6, i32 13, i32 28"   --->   Operation 3263 'partselect' 'trunc_ln708_41' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_80 : Operation 3264 [1/2] (3.25ns)   --->   "%W_buf_load_49 = load i10 %W_buf_addr_49"   --->   Operation 3264 'load' 'W_buf_load_49' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 588> <RAM>
ST_80 : Operation 3265 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_8, i32 13, i32 28"   --->   Operation 3265 'partselect' 'trunc_ln708_55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_80 : Operation 3266 [1/1] (0.00ns)   --->   "%sext_ln708_11 = sext i16 %W_buf_load_77"   --->   Operation 3266 'sext' 'sext_ln708_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_80 : Operation 3267 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_11 = mul i29 %sext_ln708_11, i29 %sext_ln35_77"   --->   Operation 3267 'mul' 'mul_ln708_11' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3268 [1/1] (0.00ns)   --->   "%sext_ln708_12 = sext i16 %W_buf_load_84"   --->   Operation 3268 'sext' 'sext_ln708_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_80 : Operation 3269 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_12 = mul i29 %sext_ln708_12, i29 %sext_ln35_84"   --->   Operation 3269 'mul' 'mul_ln708_12' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_24 = add i16 %add_ln703_23, i16 %add_ln703_19"   --->   Operation 3270 'add' 'add_ln703_24' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_80 : Operation 3271 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_34 = add i16 %add_ln703_33, i16 %add_ln703_24"   --->   Operation 3271 'add' 'add_ln703_34' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_80 : Operation 3272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_39 = add i16 %trunc_ln708_40, i16 %trunc_ln708_41"   --->   Operation 3272 'add' 'add_ln703_39' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_80 : Operation 3273 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_42 = add i16 %add_ln703_41, i16 %add_ln703_39"   --->   Operation 3273 'add' 'add_ln703_42' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_80 : Operation 3274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_53 = add i16 %trunc_ln708_54, i16 %trunc_ln708_55"   --->   Operation 3274 'add' 'add_ln703_53' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_80 : Operation 3275 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_55 = add i16 %add_ln703_54, i16 %add_ln703_53"   --->   Operation 3275 'add' 'add_ln703_55' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 81 <SV = 80> <Delay = 6.38>
ST_81 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i16 %X_buf_load" [conv_7x7.cpp:35]   --->   Operation 3276 'sext' 'sext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_81 : Operation 3277 [1/1] (0.00ns)   --->   "%sext_ln35_112 = sext i16 %X_buf_load_112" [conv_7x7.cpp:35]   --->   Operation 3277 'sext' 'sext_ln35_112' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_81 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i16 %W_buf_load"   --->   Operation 3278 'sext' 'sext_ln708' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_81 : Operation 3279 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708 = mul i29 %sext_ln708, i29 %sext_ln35"   --->   Operation 3279 'mul' 'mul_ln708' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 3280 [1/1] (0.00ns)   --->   "%trunc_ln708_76 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_11, i32 13, i32 28"   --->   Operation 3280 'partselect' 'trunc_ln708_76' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_81 : Operation 3281 [1/1] (0.00ns)   --->   "%trunc_ln708_83 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_12, i32 13, i32 28"   --->   Operation 3281 'partselect' 'trunc_ln708_83' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_81 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln708_16 = sext i16 %W_buf_load_112"   --->   Operation 3282 'sext' 'sext_ln708_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_81 : Operation 3283 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_16 = mul i29 %sext_ln708_16, i29 %sext_ln35_112"   --->   Operation 3283 'mul' 'mul_ln708_16' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 3284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_38 = add i16 %add_ln703_37, i16 %add_ln703_36"   --->   Operation 3284 'add' 'add_ln703_38' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 3285 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_43 = add i16 %add_ln703_42, i16 %add_ln703_38"   --->   Operation 3285 'add' 'add_ln703_43' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 3286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_60 = add i16 %add_ln703_59, i16 %add_ln703_55"   --->   Operation 3286 'add' 'add_ln703_60' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 3287 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_70 = add i16 %add_ln703_69, i16 %add_ln703_60"   --->   Operation 3287 'add' 'add_ln703_70' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 3288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_73 = add i16 %trunc_ln708_73, i16 %trunc_ln708_74"   --->   Operation 3288 'add' 'add_ln703_73' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 3289 [1/1] (2.07ns)   --->   "%add_ln703_74 = add i16 %trunc_ln708_75, i16 %trunc_ln708_76"   --->   Operation 3289 'add' 'add_ln703_74' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3290 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_75 = add i16 %add_ln703_74, i16 %add_ln703_73"   --->   Operation 3290 'add' 'add_ln703_75' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 3291 [1/1] (2.07ns)   --->   "%add_ln703_81 = add i16 %trunc_ln708_82, i16 %trunc_ln708_83"   --->   Operation 3291 'add' 'add_ln703_81' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_83 = add i16 %add_ln703_82, i16 %add_ln703_81"   --->   Operation 3292 'add' 'add_ln703_83' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 3293 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_88 = add i16 %add_ln703_87, i16 %add_ln703_83"   --->   Operation 3293 'add' 'add_ln703_88' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 82 <SV = 81> <Delay = 5.98>
ST_82 : Operation 3294 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708, i32 13, i32 28"   --->   Operation 3294 'partselect' 'trunc_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_82 : Operation 3295 [1/1] (0.00ns)   --->   "%trunc_ln708_111 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_16, i32 13, i32 28"   --->   Operation 3295 'partselect' 'trunc_ln708_111' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_82 : Operation 3296 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %trunc_ln, i16 %trunc_ln708_1"   --->   Operation 3296 'add' 'add_ln703' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i16 %add_ln703_1, i16 %add_ln703"   --->   Operation 3297 'add' 'add_ln703_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 3298 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i16 %add_ln703_6, i16 %add_ln703_2"   --->   Operation 3298 'add' 'add_ln703_7' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 3299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_80 = add i16 %add_ln703_79, i16 %add_ln703_75"   --->   Operation 3299 'add' 'add_ln703_80' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 3300 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_89 = add i16 %add_ln703_88, i16 %add_ln703_80"   --->   Operation 3300 'add' 'add_ln703_89' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 3301 [1/1] (2.07ns)   --->   "%add_ln703_109 = add i16 %trunc_ln708_110, i16 %trunc_ln708_111"   --->   Operation 3301 'add' 'add_ln703_109' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_111 = add i16 %add_ln703_110, i16 %add_ln703_109"   --->   Operation 3302 'add' 'add_ln703_111' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 3303 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_116 = add i16 %add_ln703_115, i16 %add_ln703_111"   --->   Operation 3303 'add' 'add_ln703_116' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 83 <SV = 82> <Delay = 3.90>
ST_83 : Operation 3304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_16 = add i16 %add_ln703_15, i16 %add_ln703_7"   --->   Operation 3304 'add' 'add_ln703_16' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_83 : Operation 3305 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_35 = add i16 %add_ln703_34, i16 %add_ln703_16"   --->   Operation 3305 'add' 'add_ln703_35' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_83 : Operation 3306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_125 = add i16 %add_ln703_124, i16 %add_ln703_116"   --->   Operation 3306 'add' 'add_ln703_125' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_83 : Operation 3307 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_144 = add i16 %add_ln703_143, i16 %add_ln703_125"   --->   Operation 3307 'add' 'add_ln703_144' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 84 <SV = 83> <Delay = 3.90>
ST_84 : Operation 3308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_108 = add i16 %add_ln703_107, i16 %add_ln703_89"   --->   Operation 3308 'add' 'add_ln703_108' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_84 : Operation 3309 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_145 = add i16 %add_ln703_144, i16 %add_ln703_108"   --->   Operation 3309 'add' 'add_ln703_145' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 85 <SV = 84> <Delay = 6.38>
ST_85 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln35_49 = sext i16 %X_buf_load_49" [conv_7x7.cpp:35]   --->   Operation 3310 'sext' 'sext_ln35_49' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_85 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln708_7 = sext i16 %W_buf_load_49"   --->   Operation 3311 'sext' 'sext_ln708_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_85 : Operation 3312 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln708_7 = mul i29 %sext_ln708_7, i29 %sext_ln35_49"   --->   Operation 3312 'mul' 'mul_ln708_7' <Predicate = (!icmp_ln32)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 85> <Delay = 5.98>
ST_86 : Operation 3313 [1/1] (0.00ns)   --->   "%trunc_ln708_48 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln708_7, i32 13, i32 28"   --->   Operation 3313 'partselect' 'trunc_ln708_48' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_86 : Operation 3314 [1/1] (2.07ns)   --->   "%add_ln703_45 = add i16 %trunc_ln708_47, i16 %trunc_ln708_48"   --->   Operation 3314 'add' 'add_ln703_45' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_46 = add i16 %add_ln703_45, i16 %add_ln703_44"   --->   Operation 3315 'add' 'add_ln703_46' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_86 : Operation 3316 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_51 = add i16 %add_ln703_50, i16 %add_ln703_46"   --->   Operation 3316 'add' 'add_ln703_51' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 87 <SV = 86> <Delay = 3.90>
ST_87 : Operation 3317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_52 = add i16 %add_ln703_51, i16 %add_ln703_43"   --->   Operation 3317 'add' 'add_ln703_52' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_87 : Operation 3318 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_71 = add i16 %add_ln703_70, i16 %add_ln703_52"   --->   Operation 3318 'add' 'add_ln703_71' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 88 <SV = 87> <Delay = 7.15>
ST_88 : Operation 3319 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @HEIGHT_WIDTH_KERNEL_str"   --->   Operation 3319 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_88 : Operation 3320 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 3320 'speclooptripcount' 'empty_50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_88 : Operation 3321 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3321 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_88 : Operation 3322 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WIDTH_KERNEL_str"   --->   Operation 3322 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_88 : Operation 3323 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3323 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_88 : Operation 3324 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i11 %add_ln42_2" [conv_7x7.cpp:42]   --->   Operation 3324 'zext' 'zext_ln42_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_88 : Operation 3325 [1/1] (0.00ns)   --->   "%Y_buf_addr = getelementptr i16 %Y_buf, i64 0, i64 %zext_ln42_3" [conv_7x7.cpp:42]   --->   Operation 3325 'getelementptr' 'Y_buf_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_88 : Operation 3326 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [conv_7x7.cpp:38]   --->   Operation 3326 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_88 : Operation 3327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_72 = add i16 %add_ln703_71, i16 %add_ln703_35"   --->   Operation 3327 'add' 'add_ln703_72' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_88 : Operation 3328 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_146 = add i16 %add_ln703_145, i16 %add_ln703_72"   --->   Operation 3328 'add' 'add_ln703_146' <Predicate = (!icmp_ln32)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_88 : Operation 3329 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703_146, i11 %Y_buf_addr"   --->   Operation 3329 'store' 'store_ln703' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1840> <RAM>
ST_88 : Operation 3330 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 3330 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 89 <SV = 57> <Delay = 0.00>
ST_89 : Operation 3331 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [conv_7x7.cpp:80]   --->   Operation 3331 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1153', conv_7x7.cpp:32) with incoming values : ('add_ln32_1', conv_7x7.cpp:32) [20]  (1.59 ns)

 <State 2>: 5.34ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', conv_7x7.cpp:35) with incoming values : ('select_ln35_150', conv_7x7.cpp:35) [23]  (0 ns)
	'icmp' operation ('icmp_ln35', conv_7x7.cpp:35) [249]  (1.55 ns)
	'xor' operation ('xor_ln32', conv_7x7.cpp:32) [588]  (0 ns)
	'and' operation ('and_ln32', conv_7x7.cpp:32) [590]  (0.978 ns)
	'or' operation ('or_ln35', conv_7x7.cpp:35) [594]  (0 ns)
	'select' operation ('select_ln35', conv_7x7.cpp:35) [595]  (0.98 ns)
	'mux' operation ('tmp_1') [2798]  (1.83 ns)

 <State 3>: 5.57ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next209', conv_7x7.cpp:32) [39]  (1.83 ns)
	'mul' operation ('mul_ln1116_2') [41]  (3.74 ns)

 <State 4>: 4.93ns
The critical path consists of the following:
	'select' operation ('select_ln32_2', conv_7x7.cpp:32) [252]  (1.19 ns)
	'mul' operation ('mul_ln1116_7') [254]  (3.74 ns)

 <State 5>: 5.5ns
The critical path consists of the following:
	'add' operation ('add_ln1116_119') [191]  (1.55 ns)
	'select' operation ('select_ln32_15', conv_7x7.cpp:32) [445]  (0 ns)
	'select' operation ('select_ln35_7', conv_7x7.cpp:35) [790]  (0.697 ns)
	'getelementptr' operation ('X_buf_addr_5') [792]  (0 ns)
	'load' operation ('X_buf_load_5', conv_7x7.cpp:35) on array 'X_buf' [793]  (3.25 ns)

 <State 6>: 5.5ns
The critical path consists of the following:
	'or' operation ('empty_45', conv_7x7.cpp:35) [92]  (0 ns)
	'add' operation ('add_ln1116_35') [95]  (1.55 ns)
	'select' operation ('select_ln32_11', conv_7x7.cpp:32) [441]  (0 ns)
	'select' operation ('select_ln35_3', conv_7x7.cpp:35) [770]  (0.697 ns)
	'getelementptr' operation ('X_buf_addr_1') [772]  (0 ns)
	'load' operation ('X_buf_load_1', conv_7x7.cpp:35) on array 'X_buf' [773]  (3.25 ns)

 <State 7>: 5.57ns
The critical path consists of the following:
	'add' operation ('empty_42', conv_7x7.cpp:32) [51]  (1.83 ns)
	'mul' operation ('mul_ln1116_4') [53]  (3.74 ns)

 <State 8>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1989] ('mul_ln1192_4') [1987]  (3.36 ns)
	'add' operation of DSP[1989] ('add_ln1192_4') [1989]  (3.02 ns)

 <State 9>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1965] ('mul_ln1192') [1963]  (3.36 ns)
	'add' operation of DSP[1965] ('add_ln1192') [1965]  (3.02 ns)

 <State 10>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1977] ('mul_ln1192_2') [1975]  (3.36 ns)
	'add' operation of DSP[1977] ('add_ln1192_2') [1977]  (3.02 ns)

 <State 11>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1505] ('mul_ln42', conv_7x7.cpp:42) [1504]  (3.36 ns)
	'add' operation of DSP[1505] ('add_ln42', conv_7x7.cpp:42) [1505]  (3.02 ns)

 <State 12>: 6.75ns
The critical path consists of the following:
	'add' operation ('add_ln35', conv_7x7.cpp:35) [591]  (1.78 ns)
	'select' operation ('select_ln35_1', conv_7x7.cpp:35) [619]  (1.22 ns)
	'add' operation ('add_ln42_2', conv_7x7.cpp:42) [1511]  (3.76 ns)

 <State 13>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2069] ('mul_ln1192_16') [2067]  (3.36 ns)
	'add' operation of DSP[2069] ('add_ln1192_16') [2069]  (3.02 ns)

 <State 14>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2005] ('mul_ln1192_6') [2003]  (3.36 ns)
	'add' operation of DSP[2005] ('add_ln1192_6') [2005]  (3.02 ns)

 <State 15>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2017] ('mul_ln1192_8') [2015]  (3.36 ns)
	'add' operation of DSP[2017] ('add_ln1192_8') [2017]  (3.02 ns)

 <State 16>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2045] ('mul_ln1192_12') [2043]  (3.36 ns)
	'add' operation of DSP[2045] ('add_ln1192_12') [2045]  (3.02 ns)

 <State 17>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2057] ('mul_ln1192_14') [2055]  (3.36 ns)
	'add' operation of DSP[2057] ('add_ln1192_14') [2057]  (3.02 ns)

 <State 18>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2109] ('mul_ln1192_22') [2107]  (3.36 ns)
	'add' operation of DSP[2109] ('add_ln1192_22') [2109]  (3.02 ns)

 <State 19>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2149] ('mul_ln1192_28') [2147]  (3.36 ns)
	'add' operation of DSP[2149] ('add_ln1192_28') [2149]  (3.02 ns)

 <State 20>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2085] ('mul_ln1192_18') [2083]  (3.36 ns)
	'add' operation of DSP[2085] ('add_ln1192_18') [2085]  (3.02 ns)

 <State 21>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2097] ('mul_ln1192_20') [2095]  (3.36 ns)
	'add' operation of DSP[2097] ('add_ln1192_20') [2097]  (3.02 ns)

 <State 22>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2125] ('mul_ln1192_24') [2123]  (3.36 ns)
	'add' operation of DSP[2125] ('add_ln1192_24') [2125]  (3.02 ns)

 <State 23>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2137] ('mul_ln1192_26') [2135]  (3.36 ns)
	'add' operation of DSP[2137] ('add_ln1192_26') [2137]  (3.02 ns)

 <State 24>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2189] ('mul_ln1192_34') [2187]  (3.36 ns)
	'add' operation of DSP[2189] ('add_ln1192_34') [2189]  (3.02 ns)

 <State 25>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2229] ('mul_ln1192_40') [2227]  (3.36 ns)
	'add' operation of DSP[2229] ('add_ln1192_40') [2229]  (3.02 ns)

 <State 26>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2165] ('mul_ln1192_30') [2163]  (3.36 ns)
	'add' operation of DSP[2165] ('add_ln1192_30') [2165]  (3.02 ns)

 <State 27>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2177] ('mul_ln1192_32') [2175]  (3.36 ns)
	'add' operation of DSP[2177] ('add_ln1192_32') [2177]  (3.02 ns)

 <State 28>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2205] ('mul_ln1192_36') [2203]  (3.36 ns)
	'add' operation of DSP[2205] ('add_ln1192_36') [2205]  (3.02 ns)

 <State 29>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2217] ('mul_ln1192_38') [2215]  (3.36 ns)
	'add' operation of DSP[2217] ('add_ln1192_38') [2217]  (3.02 ns)

 <State 30>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2269] ('mul_ln1192_46') [2267]  (3.36 ns)
	'add' operation of DSP[2269] ('add_ln1192_46') [2269]  (3.02 ns)

 <State 31>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2309] ('mul_ln1192_52') [2307]  (3.36 ns)
	'add' operation of DSP[2309] ('add_ln1192_52') [2309]  (3.02 ns)

 <State 32>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2245] ('mul_ln1192_42') [2243]  (3.36 ns)
	'add' operation of DSP[2245] ('add_ln1192_42') [2245]  (3.02 ns)

 <State 33>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2257] ('mul_ln1192_44') [2255]  (3.36 ns)
	'add' operation of DSP[2257] ('add_ln1192_44') [2257]  (3.02 ns)

 <State 34>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2285] ('mul_ln1192_48') [2283]  (3.36 ns)
	'add' operation of DSP[2285] ('add_ln1192_48') [2285]  (3.02 ns)

 <State 35>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2297] ('mul_ln1192_50') [2295]  (3.36 ns)
	'add' operation of DSP[2297] ('add_ln1192_50') [2297]  (3.02 ns)

 <State 36>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2349] ('mul_ln1192_58') [2347]  (3.36 ns)
	'add' operation of DSP[2349] ('add_ln1192_58') [2349]  (3.02 ns)

 <State 37>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2389] ('mul_ln1192_64') [2387]  (3.36 ns)
	'add' operation of DSP[2389] ('add_ln1192_64') [2389]  (3.02 ns)

 <State 38>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2325] ('mul_ln1192_54') [2323]  (3.36 ns)
	'add' operation of DSP[2325] ('add_ln1192_54') [2325]  (3.02 ns)

 <State 39>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2337] ('mul_ln1192_56') [2335]  (3.36 ns)
	'add' operation of DSP[2337] ('add_ln1192_56') [2337]  (3.02 ns)

 <State 40>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2365] ('mul_ln1192_60') [2363]  (3.36 ns)
	'add' operation of DSP[2365] ('add_ln1192_60') [2365]  (3.02 ns)

 <State 41>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2377] ('mul_ln1192_62') [2375]  (3.36 ns)
	'add' operation of DSP[2377] ('add_ln1192_62') [2377]  (3.02 ns)

 <State 42>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2429] ('mul_ln1192_70') [2427]  (3.36 ns)
	'add' operation of DSP[2429] ('add_ln1192_70') [2429]  (3.02 ns)

 <State 43>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2469] ('mul_ln1192_76') [2467]  (3.36 ns)
	'add' operation of DSP[2469] ('add_ln1192_76') [2469]  (3.02 ns)

 <State 44>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2405] ('mul_ln1192_66') [2403]  (3.36 ns)
	'add' operation of DSP[2405] ('add_ln1192_66') [2405]  (3.02 ns)

 <State 45>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2417] ('mul_ln1192_68') [2415]  (3.36 ns)
	'add' operation of DSP[2417] ('add_ln1192_68') [2417]  (3.02 ns)

 <State 46>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2445] ('mul_ln1192_72') [2443]  (3.36 ns)
	'add' operation of DSP[2445] ('add_ln1192_72') [2445]  (3.02 ns)

 <State 47>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2457] ('mul_ln1192_74') [2455]  (3.36 ns)
	'add' operation of DSP[2457] ('add_ln1192_74') [2457]  (3.02 ns)

 <State 48>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2509] ('mul_ln1192_82') [2507]  (3.36 ns)
	'add' operation of DSP[2509] ('add_ln1192_82') [2509]  (3.02 ns)

 <State 49>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2549] ('mul_ln1192_88') [2547]  (3.36 ns)
	'add' operation of DSP[2549] ('add_ln1192_88') [2549]  (3.02 ns)

 <State 50>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2485] ('mul_ln1192_78') [2483]  (3.36 ns)
	'add' operation of DSP[2485] ('add_ln1192_78') [2485]  (3.02 ns)

 <State 51>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2497] ('mul_ln1192_80') [2495]  (3.36 ns)
	'add' operation of DSP[2497] ('add_ln1192_80') [2497]  (3.02 ns)

 <State 52>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2525] ('mul_ln1192_84') [2523]  (3.36 ns)
	'add' operation of DSP[2525] ('add_ln1192_84') [2525]  (3.02 ns)

 <State 53>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2537] ('mul_ln1192_86') [2535]  (3.36 ns)
	'add' operation of DSP[2537] ('add_ln1192_86') [2537]  (3.02 ns)

 <State 54>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2589] ('mul_ln1192_94') [2587]  (3.36 ns)
	'add' operation of DSP[2589] ('add_ln1192_94') [2589]  (3.02 ns)

 <State 55>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2629] ('mul_ln1192_100') [2627]  (3.36 ns)
	'add' operation of DSP[2629] ('add_ln1192_100') [2629]  (3.02 ns)

 <State 56>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2565] ('mul_ln1192_90') [2563]  (3.36 ns)
	'add' operation of DSP[2565] ('add_ln1192_90') [2565]  (3.02 ns)

 <State 57>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2577] ('mul_ln1192_92') [2575]  (3.36 ns)
	'add' operation of DSP[2577] ('add_ln1192_92') [2577]  (3.02 ns)

 <State 58>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2605] ('mul_ln1192_96') [2603]  (3.36 ns)
	'add' operation of DSP[2605] ('add_ln1192_96') [2605]  (3.02 ns)

 <State 59>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2617] ('mul_ln1192_98') [2615]  (3.36 ns)
	'add' operation of DSP[2617] ('add_ln1192_98') [2617]  (3.02 ns)

 <State 60>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2669] ('mul_ln1192_106') [2667]  (3.36 ns)
	'add' operation of DSP[2669] ('add_ln1192_106') [2669]  (3.02 ns)

 <State 61>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2709] ('mul_ln1192_112') [2707]  (3.36 ns)
	'add' operation of DSP[2709] ('add_ln1192_112') [2709]  (3.02 ns)

 <State 62>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2645] ('mul_ln1192_102') [2643]  (3.36 ns)
	'add' operation of DSP[2645] ('add_ln1192_102') [2645]  (3.02 ns)

 <State 63>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2657] ('mul_ln1192_104') [2655]  (3.36 ns)
	'add' operation of DSP[2657] ('add_ln1192_104') [2657]  (3.02 ns)

 <State 64>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2685] ('mul_ln1192_108') [2683]  (3.36 ns)
	'add' operation of DSP[2685] ('add_ln1192_108') [2685]  (3.02 ns)

 <State 65>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2697] ('mul_ln1192_110') [2695]  (3.36 ns)
	'add' operation of DSP[2697] ('add_ln1192_110') [2697]  (3.02 ns)

 <State 66>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2749] ('mul_ln1192_118') [2747]  (3.36 ns)
	'add' operation of DSP[2749] ('add_ln1192_118') [2749]  (3.02 ns)

 <State 67>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2789] ('mul_ln1192_124') [2787]  (3.36 ns)
	'add' operation of DSP[2789] ('add_ln1192_124') [2789]  (3.02 ns)

 <State 68>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2159] ('mul_ln708_5') [2159]  (6.38 ns)

 <State 69>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2639] ('mul_ln708_17') [2639]  (6.38 ns)

 <State 70>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2725] ('mul_ln1192_114') [2723]  (3.36 ns)
	'add' operation of DSP[2725] ('add_ln1192_114') [2725]  (3.02 ns)

 <State 71>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2759] ('mul_ln708_20') [2759]  (6.38 ns)

 <State 72>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2743] ('mul_ln1192_117') [2741]  (3.36 ns)
	'add' operation of DSP[2743] ('add_ln1192_117') [2743]  (3.02 ns)

 <State 73>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2771] ('mul_ln1192_121') [2769]  (3.36 ns)
	'add' operation of DSP[2771] ('add_ln1192_121') [2771]  (3.02 ns)

 <State 74>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1999] ('mul_ln708_1') [1999]  (6.38 ns)

 <State 75>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2319] ('mul_ln708_9') [2319]  (6.38 ns)

 <State 76>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2519] ('mul_ln708_14') [2519]  (6.38 ns)

 <State 77>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2039] ('mul_ln708_2') [2039]  (6.38 ns)

 <State 78>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2079] ('mul_ln708_3') [2079]  (6.38 ns)

 <State 79>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2199] ('mul_ln708_6') [2199]  (6.38 ns)

 <State 80>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2399] ('mul_ln708_11') [2399]  (6.38 ns)

 <State 81>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[1959] ('mul_ln708') [1959]  (6.38 ns)

 <State 82>: 5.98ns
The critical path consists of the following:
	'add' operation ('add_ln703') [2799]  (2.08 ns)
	'add' operation ('add_ln703_2') [2801]  (0 ns)
	'add' operation ('add_ln703_7') [2806]  (3.9 ns)

 <State 83>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln703_16') [2815]  (0 ns)
	'add' operation ('add_ln703_35') [2834]  (3.9 ns)

 <State 84>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln703_108') [2907]  (0 ns)
	'add' operation ('add_ln703_145') [2944]  (3.9 ns)

 <State 85>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2239] ('mul_ln708_7') [2239]  (6.38 ns)

 <State 86>: 5.98ns
The critical path consists of the following:
	'add' operation ('add_ln703_45') [2844]  (2.08 ns)
	'add' operation ('add_ln703_46') [2845]  (0 ns)
	'add' operation ('add_ln703_51') [2850]  (3.9 ns)

 <State 87>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln703_52') [2851]  (0 ns)
	'add' operation ('add_ln703_71') [2870]  (3.9 ns)

 <State 88>: 7.16ns
The critical path consists of the following:
	'add' operation ('add_ln703_72') [2871]  (0 ns)
	'add' operation ('add_ln703_146') [2945]  (3.9 ns)
	'store' operation ('store_ln703') of variable 'add_ln703_146' on array 'Y_buf' [2946]  (3.25 ns)

 <State 89>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
