//! Hand-rolled recursive descent parser for SystemVerilog-2017.
//!
//! This crate provides a SystemVerilog-2017 parser targeting the synthesizable subset,
//! with error recovery and source spans on all AST nodes.

#![warn(missing_docs)]
