Classic Timing Analyzer report for Ozy_Janus
Fri Nov 28 20:09:07 2008
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                 ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.887 ns                         ; GPIO[22]                                                                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 25.082 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29 ; DEBUG_LED2                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.842 ns                        ; MCLK_12MHZ                                                                          ; CLK_MCLK                                                ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 5.338 ns                         ; CDOUT_P                                                                             ; Tx_q[0]                                                 ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; 0.382 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 49.83 MHz ( period = 20.068 ns ) ; CCcount[3]                                                                          ; PCC~reg0                                                ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'MCLK_12MHZ'    ; 1.698 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 57.35 MHz ( period = 17.436 ns ) ; CCcount[3]                                                                          ; PCC~reg0                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 15.580 ns ; 48.00 MHz ( period = 20.833 ns ) ; 190.37 MHz ( period = 5.253 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.457 ns ; 48.00 MHz ( period = 20.833 ns ) ; 296.21 MHz ( period = 3.376 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                               ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 31.427 ns ; 12.29 MHz ( period = 81.380 ns ) ; 53.98 MHz ( period = 18.526 ns ) ; CCcount[3]                                                                          ; PCC~reg0                                                ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 31.683 ns ; 12.50 MHz ( period = 80.000 ns ) ; 60.12 MHz ( period = 16.634 ns ) ; CCcount[3]                                                                          ; PCC~reg0                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Hold: 'IFCLK'          ; -4.610 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; AD_state[2]                                                                         ; AD_state[2]                                             ; IFCLK      ; IFCLK      ; 233          ;
; Clock Hold: 'CLK_12MHZ'      ; -3.839 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AD_state[2]                                                                         ; AD_state[2]                                             ; CLK_12MHZ  ; CLK_12MHZ  ; 40           ;
; Clock Hold: 'MCLK_12MHZ'     ; -3.294 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; AD_state[2]                                                                         ; AD_state[2]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 39           ;
; Clock Hold: 'PCLK_12MHZ'     ; -2.893 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; AD_state[2]                                                                         ; AD_state[2]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 39           ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.134 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                     ;                                                         ;            ;            ; 351          ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_h7j1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.382 ns                                ; 49.83 MHz ( period = 20.068 ns )                    ; CCcount[3]                                                                          ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.493 ns                  ; 6.111 ns                ;
; 0.592 ns                                ; 50.90 MHz ( period = 19.648 ns )                    ; CCcount[2]                                                                          ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.493 ns                  ; 5.901 ns                ;
; 1.115 ns                                ; 53.76 MHz ( period = 18.602 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.495 ns                  ; 5.380 ns                ;
; 1.549 ns                                ; 56.39 MHz ( period = 17.734 ns )                    ; CCcount[1]                                                                          ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.507 ns                  ; 4.958 ns                ;
; 1.596 ns                                ; 56.68 MHz ( period = 17.642 ns )                    ; Left_Data[0]                                                                        ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.254 ns                  ; 5.658 ns                ;
; 1.685 ns                                ; 57.27 MHz ( period = 17.462 ns )                    ; CCcount[0]                                                                          ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.507 ns                  ; 4.822 ns                ;
; 1.758 ns                                ; 57.75 MHz ( period = 17.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 5.491 ns                ;
; 1.767 ns                                ; 57.80 MHz ( period = 17.300 ns )                    ; Left_Data[1]                                                                        ; I2SAudioOut:I2SIQO|data[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.251 ns                  ; 5.484 ns                ;
; 1.770 ns                                ; 57.82 MHz ( period = 17.294 ns )                    ; Left_Data[9]                                                                        ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.250 ns                  ; 5.480 ns                ;
; 1.810 ns                                ; 58.10 MHz ( period = 17.212 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.495 ns                  ; 4.685 ns                ;
; 1.816 ns                                ; 58.13 MHz ( period = 17.202 ns )                    ; Left_Data[12]                                                                       ; I2SAudioOut:I2SIQO|data[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.254 ns                  ; 5.438 ns                ;
; 1.846 ns                                ; 58.34 MHz ( period = 17.140 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.237 ns                  ; 5.391 ns                ;
; 1.937 ns                                ; 58.96 MHz ( period = 16.960 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.456 ns                  ; 4.519 ns                ;
; 1.945 ns                                ; 59.02 MHz ( period = 16.942 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 5.304 ns                ;
; 1.952 ns                                ; 59.07 MHz ( period = 16.930 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.458 ns                  ; 4.506 ns                ;
; 1.968 ns                                ; 59.18 MHz ( period = 16.898 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.502 ns                  ; 4.534 ns                ;
; 1.970 ns                                ; 59.19 MHz ( period = 16.894 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.475 ns                  ; 4.505 ns                ;
; 1.973 ns                                ; 59.21 MHz ( period = 16.888 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.477 ns                  ; 4.504 ns                ;
; 1.978 ns                                ; 59.25 MHz ( period = 16.878 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.506 ns                  ; 4.528 ns                ;
; 1.979 ns                                ; 59.26 MHz ( period = 16.876 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.492 ns                  ; 4.513 ns                ;
; 1.985 ns                                ; 59.30 MHz ( period = 16.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 4.512 ns                ;
; 1.996 ns                                ; 59.38 MHz ( period = 16.840 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 5.253 ns                ;
; 2.033 ns                                ; 59.64 MHz ( period = 16.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.237 ns                  ; 5.204 ns                ;
; 2.044 ns                                ; 59.72 MHz ( period = 16.744 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 5.205 ns                ;
; 2.084 ns                                ; 60.01 MHz ( period = 16.664 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.237 ns                  ; 5.153 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.102 ns                  ; 3.009 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.102 ns                  ; 3.009 ns                ;
; 2.093 ns                                ; 60.07 MHz ( period = 16.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.122 ns                  ; 3.029 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.101 ns                  ; 2.994 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.101 ns                  ; 2.994 ns                ;
; 2.107 ns                                ; 60.18 MHz ( period = 16.618 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.121 ns                  ; 3.014 ns                ;
; 2.132 ns                                ; 60.36 MHz ( period = 16.568 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.237 ns                  ; 5.105 ns                ;
; 2.164 ns                                ; 60.59 MHz ( period = 16.504 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 5.085 ns                ;
; 2.171 ns                                ; 60.64 MHz ( period = 16.490 ns )                    ; OC[2]                                                                               ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 6.237 ns                ;
; 2.252 ns                                ; 61.24 MHz ( period = 16.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.237 ns                  ; 4.985 ns                ;
; 2.288 ns                                ; 61.52 MHz ( period = 16.256 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.961 ns                ;
; 2.321 ns                                ; 61.77 MHz ( period = 16.190 ns )                    ; CCcount[5]                                                                          ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.514 ns                  ; 4.193 ns                ;
; 2.322 ns                                ; 61.77 MHz ( period = 16.188 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.043 ns                  ; 2.721 ns                ;
; 2.368 ns                                ; 62.13 MHz ( period = 16.096 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.514 ns                  ; 4.146 ns                ;
; 2.376 ns                                ; 62.19 MHz ( period = 16.080 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.237 ns                  ; 4.861 ns                ;
; 2.380 ns                                ; 62.21 MHz ( period = 16.074 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.484 ns                  ; 4.104 ns                ;
; 2.388 ns                                ; 62.28 MHz ( period = 16.056 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.514 ns                  ; 4.126 ns                ;
; 2.396 ns                                ; 62.34 MHz ( period = 16.040 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.853 ns                ;
; 2.408 ns                                ; 62.44 MHz ( period = 16.016 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.043 ns                  ; 2.635 ns                ;
; 2.410 ns                                ; 62.45 MHz ( period = 16.012 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.839 ns                ;
; 2.416 ns                                ; 54.30 MHz ( period = 18.417 ns )                    ; AD_state[1]                                                                         ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.468 ns                 ; 13.052 ns               ;
; 2.458 ns                                ; 62.83 MHz ( period = 15.916 ns )                    ; CCcount[4]                                                                          ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.514 ns                  ; 4.056 ns                ;
; 2.484 ns                                ; 63.04 MHz ( period = 15.864 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.237 ns                  ; 4.753 ns                ;
; 2.494 ns                                ; 63.12 MHz ( period = 15.844 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.043 ns                  ; 2.549 ns                ;
; 2.498 ns                                ; 63.15 MHz ( period = 15.836 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.237 ns                  ; 4.739 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.098 ns                  ; 2.589 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.098 ns                  ; 2.589 ns                ;
; 2.509 ns                                ; 63.24 MHz ( period = 15.814 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.609 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.093 ns                  ; 2.582 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.093 ns                  ; 2.582 ns                ;
; 2.511 ns                                ; 63.25 MHz ( period = 15.810 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.602 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.088 ns                  ; 2.570 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.088 ns                  ; 2.570 ns                ;
; 2.518 ns                                ; 63.31 MHz ( period = 15.796 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 2.590 ns                ;
; 2.525 ns                                ; 63.36 MHz ( period = 15.782 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.724 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.080 ns                  ; 2.544 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.080 ns                  ; 2.544 ns                ;
; 2.536 ns                                ; 63.45 MHz ( period = 15.760 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.100 ns                  ; 2.564 ns                ;
; 2.556 ns                                ; 63.61 MHz ( period = 15.720 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.514 ns                  ; 3.958 ns                ;
; 2.569 ns                                ; 54.75 MHz ( period = 18.264 ns )                    ; loop_counter[1]                                                                     ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.450 ns                 ; 12.881 ns               ;
; 2.571 ns                                ; 63.73 MHz ( period = 15.690 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17 ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.249 ns                  ; 4.678 ns                ;
; 2.580 ns                                ; 63.81 MHz ( period = 15.672 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.043 ns                  ; 2.463 ns                ;
; 2.593 ns                                ; 63.91 MHz ( period = 15.646 ns )                    ; CCcount[4]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.502 ns                  ; 3.909 ns                ;
; 2.603 ns                                ; 54.85 MHz ( period = 18.230 ns )                    ; loop_counter[0]                                                                     ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.450 ns                 ; 12.847 ns               ;
; 2.613 ns                                ; 64.08 MHz ( period = 15.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.237 ns                  ; 4.624 ns                ;
; 2.629 ns                                ; 64.21 MHz ( period = 15.574 ns )                    ; OC[3]                                                                               ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 8.408 ns                  ; 5.779 ns                ;
; 2.630 ns                                ; 54.94 MHz ( period = 18.203 ns )                    ; loop_counter[4]                                                                     ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.449 ns                 ; 12.819 ns               ;
; 2.659 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17 ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.237 ns                  ; 4.578 ns                ;
; 2.664 ns                                ; 64.50 MHz ( period = 15.504 ns )                    ; I2SAudioOut:I2SAO|data[0]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.514 ns                  ; 3.850 ns                ;
; 2.666 ns                                ; 64.52 MHz ( period = 15.500 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.043 ns                  ; 2.377 ns                ;
; 2.671 ns                                ; 64.56 MHz ( period = 15.490 ns )                    ; CCcount[5]                                                                          ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 6.502 ns                  ; 3.831 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.714 ns                                ; 64.91 MHz ( period = 15.406 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.476 ns                  ; 3.762 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.725 ns                                ; 65.00 MHz ( period = 15.384 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.526 ns                  ; 3.801 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.522 ns                  ; 3.796 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.726 ns                                ; 65.01 MHz ( period = 15.382 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.497 ns                  ; 3.771 ns                ;
; 2.742 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.517 ns                  ; 3.775 ns                ;
; 2.742 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.517 ns                  ; 3.775 ns                ;
; 2.742 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.517 ns                  ; 3.775 ns                ;
; 2.742 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.517 ns                  ; 3.775 ns                ;
; 2.742 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.517 ns                  ; 3.775 ns                ;
; 2.742 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.517 ns                  ; 3.775 ns                ;
; 2.742 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.517 ns                  ; 3.775 ns                ;
; 2.742 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.517 ns                  ; 3.775 ns                ;
; 2.742 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.517 ns                  ; 3.775 ns                ;
; 2.742 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 6.517 ns                  ; 3.775 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 31.427 ns                               ; 53.98 MHz ( period = 18.526 ns )                    ; CCcount[3]                                                                          ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.538 ns                 ; 6.111 ns                ;
; 31.637 ns                               ; 55.23 MHz ( period = 18.106 ns )                    ; CCcount[2]                                                                          ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.538 ns                 ; 5.901 ns                ;
; 32.160 ns                               ; 58.62 MHz ( period = 17.060 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.540 ns                 ; 5.380 ns                ;
; 32.594 ns                               ; 61.76 MHz ( period = 16.192 ns )                    ; CCcount[1]                                                                          ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.552 ns                 ; 4.958 ns                ;
; 32.640 ns                               ; 62.11 MHz ( period = 16.100 ns )                    ; Left_Data[0]                                                                        ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.298 ns                 ; 5.658 ns                ;
; 32.730 ns                               ; 62.81 MHz ( period = 15.920 ns )                    ; CCcount[0]                                                                          ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.552 ns                 ; 4.822 ns                ;
; 32.803 ns                               ; 63.40 MHz ( period = 15.774 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 5.491 ns                ;
; 32.811 ns                               ; 63.46 MHz ( period = 15.758 ns )                    ; Left_Data[1]                                                                        ; I2SAudioOut:I2SIQO|data[1]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.295 ns                 ; 5.484 ns                ;
; 32.814 ns                               ; 63.48 MHz ( period = 15.752 ns )                    ; Left_Data[9]                                                                        ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 5.480 ns                ;
; 32.855 ns                               ; 63.82 MHz ( period = 15.670 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.540 ns                 ; 4.685 ns                ;
; 32.860 ns                               ; 63.86 MHz ( period = 15.660 ns )                    ; Left_Data[12]                                                                       ; I2SAudioOut:I2SIQO|data[12]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.298 ns                 ; 5.438 ns                ;
; 32.891 ns                               ; 64.11 MHz ( period = 15.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 5.391 ns                ;
; 32.981 ns                               ; 64.86 MHz ( period = 15.418 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.500 ns                 ; 4.519 ns                ;
; 32.990 ns                               ; 64.94 MHz ( period = 15.400 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 5.304 ns                ;
; 32.996 ns                               ; 64.99 MHz ( period = 15.388 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.502 ns                 ; 4.506 ns                ;
; 33.012 ns                               ; 65.12 MHz ( period = 15.356 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.546 ns                 ; 4.534 ns                ;
; 33.014 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.519 ns                 ; 4.505 ns                ;
; 33.017 ns                               ; 65.16 MHz ( period = 15.346 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.521 ns                 ; 4.504 ns                ;
; 33.022 ns                               ; 65.21 MHz ( period = 15.336 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.550 ns                 ; 4.528 ns                ;
; 33.023 ns                               ; 65.21 MHz ( period = 15.334 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.536 ns                 ; 4.513 ns                ;
; 33.029 ns                               ; 65.27 MHz ( period = 15.322 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 4.512 ns                ;
; 33.041 ns                               ; 65.37 MHz ( period = 15.298 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 5.253 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 5.204 ns                ;
; 33.089 ns                               ; 65.78 MHz ( period = 15.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 5.205 ns                ;
; 33.129 ns                               ; 66.13 MHz ( period = 15.122 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 5.153 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.147 ns                 ; 3.009 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.147 ns                 ; 3.009 ns                ;
; 33.138 ns                               ; 66.21 MHz ( period = 15.104 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.167 ns                 ; 3.029 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.146 ns                 ; 2.994 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.146 ns                 ; 2.994 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.166 ns                 ; 3.014 ns                ;
; 33.177 ns                               ; 66.55 MHz ( period = 15.026 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 5.105 ns                ;
; 33.209 ns                               ; 66.84 MHz ( period = 14.962 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 5.085 ns                ;
; 33.297 ns                               ; 67.63 MHz ( period = 14.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 4.985 ns                ;
; 33.333 ns                               ; 67.96 MHz ( period = 14.714 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 4.961 ns                ;
; 33.366 ns                               ; 68.27 MHz ( period = 14.648 ns )                    ; CCcount[5]                                                                          ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.559 ns                 ; 4.193 ns                ;
; 33.367 ns                               ; 68.28 MHz ( period = 14.646 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.088 ns                 ; 2.721 ns                ;
; 33.413 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.559 ns                 ; 4.146 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 4.861 ns                ;
; 33.424 ns                               ; 68.81 MHz ( period = 14.532 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.528 ns                 ; 4.104 ns                ;
; 33.433 ns                               ; 68.90 MHz ( period = 14.514 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.559 ns                 ; 4.126 ns                ;
; 33.441 ns                               ; 68.98 MHz ( period = 14.498 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 4.853 ns                ;
; 33.453 ns                               ; 69.09 MHz ( period = 14.474 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.088 ns                 ; 2.635 ns                ;
; 33.455 ns                               ; 69.11 MHz ( period = 14.470 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 4.839 ns                ;
; 33.503 ns                               ; 69.57 MHz ( period = 14.374 ns )                    ; CCcount[4]                                                                          ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.559 ns                 ; 4.056 ns                ;
; 33.529 ns                               ; 69.82 MHz ( period = 14.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 4.753 ns                ;
; 33.539 ns                               ; 69.92 MHz ( period = 14.302 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.088 ns                 ; 2.549 ns                ;
; 33.543 ns                               ; 69.96 MHz ( period = 14.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 4.739 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.143 ns                 ; 2.589 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.143 ns                 ; 2.589 ns                ;
; 33.554 ns                               ; 70.07 MHz ( period = 14.272 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.163 ns                 ; 2.609 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.138 ns                 ; 2.582 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.138 ns                 ; 2.582 ns                ;
; 33.556 ns                               ; 70.09 MHz ( period = 14.268 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.158 ns                 ; 2.602 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.133 ns                 ; 2.570 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.133 ns                 ; 2.570 ns                ;
; 33.563 ns                               ; 70.16 MHz ( period = 14.254 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.153 ns                 ; 2.590 ns                ;
; 33.570 ns                               ; 70.22 MHz ( period = 14.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 4.724 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.125 ns                 ; 2.544 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.125 ns                 ; 2.544 ns                ;
; 33.581 ns                               ; 70.33 MHz ( period = 14.218 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.145 ns                 ; 2.564 ns                ;
; 33.601 ns                               ; 70.53 MHz ( period = 14.178 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.559 ns                 ; 3.958 ns                ;
; 33.616 ns                               ; 70.68 MHz ( period = 14.148 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17 ; PCC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.294 ns                 ; 4.678 ns                ;
; 33.625 ns                               ; 70.77 MHz ( period = 14.130 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.088 ns                 ; 2.463 ns                ;
; 33.638 ns                               ; 70.90 MHz ( period = 14.104 ns )                    ; CCcount[4]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.547 ns                 ; 3.909 ns                ;
; 33.658 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 4.624 ns                ;
; 33.704 ns                               ; 71.57 MHz ( period = 13.972 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17 ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.282 ns                 ; 4.578 ns                ;
; 33.709 ns                               ; 71.62 MHz ( period = 13.962 ns )                    ; I2SAudioOut:I2SAO|data[0]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.559 ns                 ; 3.850 ns                ;
; 33.711 ns                               ; 71.64 MHz ( period = 13.958 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 36.088 ns                 ; 2.377 ns                ;
; 33.716 ns                               ; 71.69 MHz ( period = 13.948 ns )                    ; CCcount[5]                                                                          ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.547 ns                 ; 3.831 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.758 ns                               ; 72.13 MHz ( period = 13.864 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.520 ns                 ; 3.762 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.769 ns                               ; 72.24 MHz ( period = 13.842 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.570 ns                 ; 3.801 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.566 ns                 ; 3.796 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.770 ns                               ; 72.25 MHz ( period = 13.840 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.541 ns                 ; 3.771 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.786 ns                               ; 72.42 MHz ( period = 13.808 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.561 ns                 ; 3.775 ns                ;
; 33.788 ns                               ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.522 ns                 ; 3.734 ns                ;
; 33.788 ns                               ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.522 ns                 ; 3.734 ns                ;
; 33.788 ns                               ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.522 ns                 ; 3.734 ns                ;
; 33.788 ns                               ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.522 ns                 ; 3.734 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 31.683 ns                               ; 60.12 MHz ( period = 16.634 ns )                    ; CCcount[3]                                                                          ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.794 ns                 ; 6.111 ns                ;
; 31.893 ns                               ; 61.68 MHz ( period = 16.214 ns )                    ; CCcount[2]                                                                          ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.794 ns                 ; 5.901 ns                ;
; 32.416 ns                               ; 65.93 MHz ( period = 15.168 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.796 ns                 ; 5.380 ns                ;
; 32.850 ns                               ; 69.93 MHz ( period = 14.300 ns )                    ; CCcount[1]                                                                          ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.808 ns                 ; 4.958 ns                ;
; 32.896 ns                               ; 70.38 MHz ( period = 14.208 ns )                    ; Left_Data[0]                                                                        ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.554 ns                 ; 5.658 ns                ;
; 32.986 ns                               ; 71.29 MHz ( period = 14.028 ns )                    ; CCcount[0]                                                                          ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.808 ns                 ; 4.822 ns                ;
; 33.059 ns                               ; 72.04 MHz ( period = 13.882 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 5.491 ns                ;
; 33.067 ns                               ; 72.12 MHz ( period = 13.866 ns )                    ; Left_Data[1]                                                                        ; I2SAudioOut:I2SIQO|data[1]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.551 ns                 ; 5.484 ns                ;
; 33.070 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; Left_Data[9]                                                                        ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 5.480 ns                ;
; 33.111 ns                               ; 72.58 MHz ( period = 13.778 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.796 ns                 ; 4.685 ns                ;
; 33.116 ns                               ; 72.63 MHz ( period = 13.768 ns )                    ; Left_Data[12]                                                                       ; I2SAudioOut:I2SIQO|data[12]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.554 ns                 ; 5.438 ns                ;
; 33.147 ns                               ; 72.96 MHz ( period = 13.706 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.538 ns                 ; 5.391 ns                ;
; 33.237 ns                               ; 73.93 MHz ( period = 13.526 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.756 ns                 ; 4.519 ns                ;
; 33.246 ns                               ; 74.03 MHz ( period = 13.508 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 5.304 ns                ;
; 33.252 ns                               ; 74.10 MHz ( period = 13.496 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.758 ns                 ; 4.506 ns                ;
; 33.268 ns                               ; 74.27 MHz ( period = 13.464 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.802 ns                 ; 4.534 ns                ;
; 33.270 ns                               ; 74.29 MHz ( period = 13.460 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.775 ns                 ; 4.505 ns                ;
; 33.273 ns                               ; 74.33 MHz ( period = 13.454 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.777 ns                 ; 4.504 ns                ;
; 33.278 ns                               ; 74.38 MHz ( period = 13.444 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.806 ns                 ; 4.528 ns                ;
; 33.279 ns                               ; 74.39 MHz ( period = 13.442 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.792 ns                 ; 4.513 ns                ;
; 33.285 ns                               ; 74.46 MHz ( period = 13.430 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 4.512 ns                ;
; 33.297 ns                               ; 74.59 MHz ( period = 13.406 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 5.253 ns                ;
; 33.334 ns                               ; 75.01 MHz ( period = 13.332 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.538 ns                 ; 5.204 ns                ;
; 33.345 ns                               ; 75.13 MHz ( period = 13.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 5.205 ns                ;
; 33.385 ns                               ; 75.59 MHz ( period = 13.230 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.538 ns                 ; 5.153 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.403 ns                 ; 3.009 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.403 ns                 ; 3.009 ns                ;
; 33.394 ns                               ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.423 ns                 ; 3.029 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.402 ns                 ; 2.994 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.402 ns                 ; 2.994 ns                ;
; 33.408 ns                               ; 75.85 MHz ( period = 13.184 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.422 ns                 ; 3.014 ns                ;
; 33.433 ns                               ; 76.14 MHz ( period = 13.134 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.538 ns                 ; 5.105 ns                ;
; 33.465 ns                               ; 76.51 MHz ( period = 13.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 5.085 ns                ;
; 33.553 ns                               ; 77.56 MHz ( period = 12.894 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.538 ns                 ; 4.985 ns                ;
; 33.589 ns                               ; 77.99 MHz ( period = 12.822 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 4.961 ns                ;
; 33.622 ns                               ; 78.39 MHz ( period = 12.756 ns )                    ; CCcount[5]                                                                          ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.815 ns                 ; 4.193 ns                ;
; 33.623 ns                               ; 78.41 MHz ( period = 12.754 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.344 ns                 ; 2.721 ns                ;
; 33.669 ns                               ; 78.98 MHz ( period = 12.662 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.815 ns                 ; 4.146 ns                ;
; 33.677 ns                               ; 79.08 MHz ( period = 12.646 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.538 ns                 ; 4.861 ns                ;
; 33.680 ns                               ; 79.11 MHz ( period = 12.640 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.784 ns                 ; 4.104 ns                ;
; 33.689 ns                               ; 79.23 MHz ( period = 12.622 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.815 ns                 ; 4.126 ns                ;
; 33.697 ns                               ; 79.33 MHz ( period = 12.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 4.853 ns                ;
; 33.709 ns                               ; 79.48 MHz ( period = 12.582 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.344 ns                 ; 2.635 ns                ;
; 33.711 ns                               ; 79.50 MHz ( period = 12.578 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 4.839 ns                ;
; 33.759 ns                               ; 80.12 MHz ( period = 12.482 ns )                    ; CCcount[4]                                                                          ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.815 ns                 ; 4.056 ns                ;
; 33.785 ns                               ; 80.45 MHz ( period = 12.430 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.538 ns                 ; 4.753 ns                ;
; 33.795 ns                               ; 80.58 MHz ( period = 12.410 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.344 ns                 ; 2.549 ns                ;
; 33.799 ns                               ; 80.63 MHz ( period = 12.402 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.538 ns                 ; 4.739 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.589 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.399 ns                 ; 2.589 ns                ;
; 33.810 ns                               ; 80.78 MHz ( period = 12.380 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.419 ns                 ; 2.609 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.582 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 2.582 ns                ;
; 33.812 ns                               ; 80.80 MHz ( period = 12.376 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.414 ns                 ; 2.602 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 2.570 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 2.570 ns                ;
; 33.819 ns                               ; 80.89 MHz ( period = 12.362 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.409 ns                 ; 2.590 ns                ;
; 33.826 ns                               ; 80.98 MHz ( period = 12.348 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 4.724 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 2.544 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 2.544 ns                ;
; 33.837 ns                               ; 81.13 MHz ( period = 12.326 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.401 ns                 ; 2.564 ns                ;
; 33.857 ns                               ; 81.39 MHz ( period = 12.286 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.815 ns                 ; 3.958 ns                ;
; 33.872 ns                               ; 81.59 MHz ( period = 12.256 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17 ; PCC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.550 ns                 ; 4.678 ns                ;
; 33.881 ns                               ; 81.71 MHz ( period = 12.238 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.344 ns                 ; 2.463 ns                ;
; 33.894 ns                               ; 81.89 MHz ( period = 12.212 ns )                    ; CCcount[4]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.803 ns                 ; 3.909 ns                ;
; 33.914 ns                               ; 82.16 MHz ( period = 12.172 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.538 ns                 ; 4.624 ns                ;
; 33.960 ns                               ; 82.78 MHz ( period = 12.080 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17 ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 38.538 ns                 ; 4.578 ns                ;
; 33.965 ns                               ; 82.85 MHz ( period = 12.070 ns )                    ; I2SAudioOut:I2SAO|data[0]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.815 ns                 ; 3.850 ns                ;
; 33.967 ns                               ; 82.88 MHz ( period = 12.066 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.344 ns                 ; 2.377 ns                ;
; 33.972 ns                               ; 82.95 MHz ( period = 12.056 ns )                    ; CCcount[5]                                                                          ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.803 ns                 ; 3.831 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.014 ns                               ; 83.53 MHz ( period = 11.972 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.776 ns                 ; 3.762 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.025 ns                               ; 83.68 MHz ( period = 11.950 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.826 ns                 ; 3.801 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.822 ns                 ; 3.796 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.026 ns                               ; 83.70 MHz ( period = 11.948 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.797 ns                 ; 3.771 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.042 ns                               ; 83.92 MHz ( period = 11.916 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.817 ns                 ; 3.775 ns                ;
; 34.044 ns                               ; 83.95 MHz ( period = 11.912 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.778 ns                 ; 3.734 ns                ;
; 34.044 ns                               ; 83.95 MHz ( period = 11.912 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.778 ns                 ; 3.734 ns                ;
; 34.044 ns                               ; 83.95 MHz ( period = 11.912 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.778 ns                 ; 3.734 ns                ;
; 34.044 ns                               ; 83.95 MHz ( period = 11.912 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.778 ns                 ; 3.734 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 1.698 ns                                ; 57.35 MHz ( period = 17.436 ns )                    ; CCcount[3]                                                                          ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.809 ns                  ; 6.111 ns                ;
; 1.908 ns                                ; 58.77 MHz ( period = 17.016 ns )                    ; CCcount[2]                                                                          ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.809 ns                  ; 5.901 ns                ;
; 2.431 ns                                ; 62.62 MHz ( period = 15.970 ns )                    ; CCcount[0]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.811 ns                  ; 5.380 ns                ;
; 2.865 ns                                ; 66.22 MHz ( period = 15.102 ns )                    ; CCcount[1]                                                                          ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.823 ns                  ; 4.958 ns                ;
; 2.912 ns                                ; 66.62 MHz ( period = 15.010 ns )                    ; Left_Data[0]                                                                        ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.570 ns                  ; 5.658 ns                ;
; 3.001 ns                                ; 67.43 MHz ( period = 14.830 ns )                    ; CCcount[0]                                                                          ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.823 ns                  ; 4.822 ns                ;
; 3.074 ns                                ; 68.10 MHz ( period = 14.684 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.565 ns                  ; 5.491 ns                ;
; 3.083 ns                                ; 68.18 MHz ( period = 14.668 ns )                    ; Left_Data[1]                                                                        ; I2SAudioOut:I2SIQO|data[1]                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.567 ns                  ; 5.484 ns                ;
; 3.086 ns                                ; 68.20 MHz ( period = 14.662 ns )                    ; Left_Data[9]                                                                        ; I2SAudioOut:I2SIQO|data[9]                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.566 ns                  ; 5.480 ns                ;
; 3.126 ns                                ; 68.59 MHz ( period = 14.580 ns )                    ; CCcount[1]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.811 ns                  ; 4.685 ns                ;
; 3.132 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; Left_Data[12]                                                                       ; I2SAudioOut:I2SIQO|data[12]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 8.570 ns                  ; 5.438 ns                ;
; 3.162 ns                                ; 68.93 MHz ( period = 14.508 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.553 ns                  ; 5.391 ns                ;
; 3.253 ns                                ; 69.79 MHz ( period = 14.328 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.772 ns                  ; 4.519 ns                ;
; 3.261 ns                                ; 69.88 MHz ( period = 14.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.565 ns                  ; 5.304 ns                ;
; 3.268 ns                                ; 69.94 MHz ( period = 14.298 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.774 ns                  ; 4.506 ns                ;
; 3.284 ns                                ; 70.10 MHz ( period = 14.266 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.818 ns                  ; 4.534 ns                ;
; 3.286 ns                                ; 70.12 MHz ( period = 14.262 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.791 ns                  ; 4.505 ns                ;
; 3.289 ns                                ; 70.15 MHz ( period = 14.256 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.793 ns                  ; 4.504 ns                ;
; 3.294 ns                                ; 70.20 MHz ( period = 14.246 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.822 ns                  ; 4.528 ns                ;
; 3.295 ns                                ; 70.20 MHz ( period = 14.244 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.808 ns                  ; 4.513 ns                ;
; 3.301 ns                                ; 70.26 MHz ( period = 14.232 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 4.512 ns                ;
; 3.312 ns                                ; 70.38 MHz ( period = 14.208 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.565 ns                  ; 5.253 ns                ;
; 3.349 ns                                ; 70.75 MHz ( period = 14.134 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.553 ns                  ; 5.204 ns                ;
; 3.360 ns                                ; 70.86 MHz ( period = 14.112 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.565 ns                  ; 5.205 ns                ;
; 3.400 ns                                ; 71.27 MHz ( period = 14.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.553 ns                  ; 5.153 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.418 ns                  ; 3.009 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.418 ns                  ; 3.009 ns                ;
; 3.409 ns                                ; 71.36 MHz ( period = 14.014 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.438 ns                  ; 3.029 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.417 ns                  ; 2.994 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.417 ns                  ; 2.994 ns                ;
; 3.423 ns                                ; 71.50 MHz ( period = 13.986 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.437 ns                  ; 3.014 ns                ;
; 3.448 ns                                ; 71.76 MHz ( period = 13.936 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.553 ns                  ; 5.105 ns                ;
; 3.480 ns                                ; 72.09 MHz ( period = 13.872 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.565 ns                  ; 5.085 ns                ;
; 3.568 ns                                ; 73.01 MHz ( period = 13.696 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.553 ns                  ; 4.985 ns                ;
; 3.604 ns                                ; 73.40 MHz ( period = 13.624 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.565 ns                  ; 4.961 ns                ;
; 3.637 ns                                ; 73.76 MHz ( period = 13.558 ns )                    ; CCcount[5]                                                                          ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.830 ns                  ; 4.193 ns                ;
; 3.638 ns                                ; 73.77 MHz ( period = 13.556 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[11]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.359 ns                  ; 2.721 ns                ;
; 3.684 ns                                ; 74.27 MHz ( period = 13.464 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.830 ns                  ; 4.146 ns                ;
; 3.692 ns                                ; 74.36 MHz ( period = 13.448 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.553 ns                  ; 4.861 ns                ;
; 3.696 ns                                ; 74.39 MHz ( period = 13.442 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.800 ns                  ; 4.104 ns                ;
; 3.704 ns                                ; 74.49 MHz ( period = 13.424 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.830 ns                  ; 4.126 ns                ;
; 3.712 ns                                ; 74.58 MHz ( period = 13.408 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.565 ns                  ; 4.853 ns                ;
; 3.724 ns                                ; 74.72 MHz ( period = 13.384 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[10]                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.359 ns                  ; 2.635 ns                ;
; 3.726 ns                                ; 74.74 MHz ( period = 13.380 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.565 ns                  ; 4.839 ns                ;
; 3.732 ns                                ; 58.48 MHz ( period = 17.101 ns )                    ; AD_state[1]                                                                         ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.784 ns                 ; 13.052 ns               ;
; 3.774 ns                                ; 75.28 MHz ( period = 13.284 ns )                    ; CCcount[4]                                                                          ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.830 ns                  ; 4.056 ns                ;
; 3.800 ns                                ; 75.57 MHz ( period = 13.232 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.553 ns                  ; 4.753 ns                ;
; 3.810 ns                                ; 75.69 MHz ( period = 13.212 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.359 ns                  ; 2.549 ns                ;
; 3.814 ns                                ; 75.73 MHz ( period = 13.204 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.553 ns                  ; 4.739 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.414 ns                  ; 2.589 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.414 ns                  ; 2.589 ns                ;
; 3.825 ns                                ; 75.86 MHz ( period = 13.182 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.434 ns                  ; 2.609 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.409 ns                  ; 2.582 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.409 ns                  ; 2.582 ns                ;
; 3.827 ns                                ; 75.88 MHz ( period = 13.178 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.429 ns                  ; 2.602 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.404 ns                  ; 2.570 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.404 ns                  ; 2.570 ns                ;
; 3.834 ns                                ; 75.96 MHz ( period = 13.164 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.424 ns                  ; 2.590 ns                ;
; 3.841 ns                                ; 76.05 MHz ( period = 13.150 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.565 ns                  ; 4.724 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.396 ns                  ; 2.544 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.396 ns                  ; 2.544 ns                ;
; 3.852 ns                                ; 76.17 MHz ( period = 13.128 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.416 ns                  ; 2.564 ns                ;
; 3.872 ns                                ; 76.41 MHz ( period = 13.088 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.830 ns                  ; 3.958 ns                ;
; 3.885 ns                                ; 59.00 MHz ( period = 16.948 ns )                    ; loop_counter[1]                                                                     ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.766 ns                 ; 12.881 ns               ;
; 3.887 ns                                ; 76.58 MHz ( period = 13.058 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17 ; PCC~reg0                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.565 ns                  ; 4.678 ns                ;
; 3.896 ns                                ; 76.69 MHz ( period = 13.040 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.359 ns                  ; 2.463 ns                ;
; 3.909 ns                                ; 76.84 MHz ( period = 13.014 ns )                    ; CCcount[4]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.818 ns                  ; 3.909 ns                ;
; 3.919 ns                                ; 59.12 MHz ( period = 16.914 ns )                    ; loop_counter[0]                                                                     ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.766 ns                 ; 12.847 ns               ;
; 3.929 ns                                ; 77.08 MHz ( period = 12.974 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.553 ns                  ; 4.624 ns                ;
; 3.946 ns                                ; 59.22 MHz ( period = 16.887 ns )                    ; loop_counter[4]                                                                     ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 16.765 ns                 ; 12.819 ns               ;
; 3.975 ns                                ; 77.63 MHz ( period = 12.882 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17 ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.553 ns                  ; 4.578 ns                ;
; 3.980 ns                                ; 77.69 MHz ( period = 12.872 ns )                    ; I2SAudioOut:I2SAO|data[0]                                                           ; I2SAudioOut:I2SAO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.830 ns                  ; 3.850 ns                ;
; 3.982 ns                                ; 77.71 MHz ( period = 12.868 ns )                    ; Tx_fifo_enable                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[7]                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 6.359 ns                  ; 2.377 ns                ;
; 3.987 ns                                ; 77.77 MHz ( period = 12.858 ns )                    ; CCcount[5]                                                                          ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.818 ns                  ; 3.831 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.030 ns                                ; 78.28 MHz ( period = 12.774 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.792 ns                  ; 3.762 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.041 ns                                ; 78.42 MHz ( period = 12.752 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.842 ns                  ; 3.801 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.838 ns                  ; 3.796 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.042 ns                                ; 78.43 MHz ( period = 12.750 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.813 ns                  ; 3.771 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; 4.058 ns                                ; 78.63 MHz ( period = 12.718 ns )                    ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.833 ns                  ; 3.775 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 15.580 ns                               ; 190.37 MHz ( period = 5.253 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.974 ns                ;
; 15.654 ns                               ; 193.09 MHz ( period = 5.179 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.900 ns                ;
; 15.972 ns                               ; 205.72 MHz ( period = 4.861 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.582 ns                ;
; 16.003 ns                               ; 207.04 MHz ( period = 4.830 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.551 ns                ;
; 16.078 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.476 ns                ;
; 16.196 ns                               ; 215.66 MHz ( period = 4.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.373 ns                ;
; 16.196 ns                               ; 215.66 MHz ( period = 4.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.373 ns                ;
; 16.196 ns                               ; 215.66 MHz ( period = 4.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.373 ns                ;
; 16.196 ns                               ; 215.66 MHz ( period = 4.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.373 ns                ;
; 16.196 ns                               ; 215.66 MHz ( period = 4.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.373 ns                ;
; 16.196 ns                               ; 215.66 MHz ( period = 4.637 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.373 ns                ;
; 16.277 ns                               ; 219.49 MHz ( period = 4.556 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.277 ns                ;
; 16.282 ns                               ; 219.73 MHz ( period = 4.551 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.272 ns                ;
; 16.304 ns                               ; 220.80 MHz ( period = 4.529 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.250 ns                ;
; 16.328 ns                               ; 221.98 MHz ( period = 4.505 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.241 ns                ;
; 16.328 ns                               ; 221.98 MHz ( period = 4.505 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.241 ns                ;
; 16.328 ns                               ; 221.98 MHz ( period = 4.505 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.241 ns                ;
; 16.328 ns                               ; 221.98 MHz ( period = 4.505 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.241 ns                ;
; 16.328 ns                               ; 221.98 MHz ( period = 4.505 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.241 ns                ;
; 16.328 ns                               ; 221.98 MHz ( period = 4.505 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.241 ns                ;
; 16.386 ns                               ; 224.87 MHz ( period = 4.447 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.168 ns                ;
; 16.400 ns                               ; 225.58 MHz ( period = 4.433 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.154 ns                ;
; 16.407 ns                               ; 225.94 MHz ( period = 4.426 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.147 ns                ;
; 16.437 ns                               ; 227.48 MHz ( period = 4.396 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.117 ns                ;
; 16.447 ns                               ; 228.00 MHz ( period = 4.386 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 4.107 ns                ;
; 16.449 ns                               ; 228.10 MHz ( period = 4.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.120 ns                ;
; 16.449 ns                               ; 228.10 MHz ( period = 4.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.120 ns                ;
; 16.449 ns                               ; 228.10 MHz ( period = 4.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.120 ns                ;
; 16.449 ns                               ; 228.10 MHz ( period = 4.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.120 ns                ;
; 16.449 ns                               ; 228.10 MHz ( period = 4.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.120 ns                ;
; 16.449 ns                               ; 228.10 MHz ( period = 4.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.120 ns                ;
; 16.458 ns                               ; 228.57 MHz ( period = 4.375 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.111 ns                ;
; 16.458 ns                               ; 228.57 MHz ( period = 4.375 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.111 ns                ;
; 16.458 ns                               ; 228.57 MHz ( period = 4.375 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.111 ns                ;
; 16.458 ns                               ; 228.57 MHz ( period = 4.375 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.111 ns                ;
; 16.458 ns                               ; 228.57 MHz ( period = 4.375 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.111 ns                ;
; 16.458 ns                               ; 228.57 MHz ( period = 4.375 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.111 ns                ;
; 16.488 ns                               ; 230.15 MHz ( period = 4.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 4.096 ns                ;
; 16.488 ns                               ; 230.15 MHz ( period = 4.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 4.096 ns                ;
; 16.488 ns                               ; 230.15 MHz ( period = 4.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 4.096 ns                ;
; 16.488 ns                               ; 230.15 MHz ( period = 4.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 4.096 ns                ;
; 16.488 ns                               ; 230.15 MHz ( period = 4.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 4.096 ns                ;
; 16.488 ns                               ; 230.15 MHz ( period = 4.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 4.096 ns                ;
; 16.488 ns                               ; 230.15 MHz ( period = 4.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 4.096 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.964 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.964 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.964 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.964 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.964 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.964 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.964 ns                ;
; 16.632 ns                               ; 238.04 MHz ( period = 4.201 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.937 ns                ;
; 16.640 ns                               ; 238.49 MHz ( period = 4.193 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.929 ns                ;
; 16.640 ns                               ; 238.49 MHz ( period = 4.193 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.929 ns                ;
; 16.640 ns                               ; 238.49 MHz ( period = 4.193 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.929 ns                ;
; 16.640 ns                               ; 238.49 MHz ( period = 4.193 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.929 ns                ;
; 16.640 ns                               ; 238.49 MHz ( period = 4.193 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.929 ns                ;
; 16.640 ns                               ; 238.49 MHz ( period = 4.193 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.929 ns                ;
; 16.642 ns                               ; 238.61 MHz ( period = 4.191 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.927 ns                ;
; 16.642 ns                               ; 238.61 MHz ( period = 4.191 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.927 ns                ;
; 16.642 ns                               ; 238.61 MHz ( period = 4.191 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.927 ns                ;
; 16.642 ns                               ; 238.61 MHz ( period = 4.191 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.927 ns                ;
; 16.642 ns                               ; 238.61 MHz ( period = 4.191 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.927 ns                ;
; 16.642 ns                               ; 238.61 MHz ( period = 4.191 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.927 ns                ;
; 16.693 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.876 ns                ;
; 16.693 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.876 ns                ;
; 16.693 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.876 ns                ;
; 16.693 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.876 ns                ;
; 16.693 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.876 ns                ;
; 16.693 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.876 ns                ;
; 16.695 ns                               ; 241.66 MHz ( period = 4.138 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.859 ns                ;
; 16.697 ns                               ; 241.78 MHz ( period = 4.136 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.857 ns                ;
; 16.697 ns                               ; 241.78 MHz ( period = 4.136 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.857 ns                ;
; 16.726 ns                               ; 243.49 MHz ( period = 4.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.828 ns                ;
; 16.728 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.826 ns                ;
; 16.728 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.826 ns                ;
; 16.750 ns                               ; 244.92 MHz ( period = 4.083 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.834 ns                ;
; 16.750 ns                               ; 244.92 MHz ( period = 4.083 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.834 ns                ;
; 16.750 ns                               ; 244.92 MHz ( period = 4.083 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.834 ns                ;
; 16.750 ns                               ; 244.92 MHz ( period = 4.083 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.834 ns                ;
; 16.750 ns                               ; 244.92 MHz ( period = 4.083 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.834 ns                ;
; 16.750 ns                               ; 244.92 MHz ( period = 4.083 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.834 ns                ;
; 16.750 ns                               ; 244.92 MHz ( period = 4.083 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.834 ns                ;
; 16.757 ns                               ; 245.34 MHz ( period = 4.076 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.827 ns                ;
; 16.757 ns                               ; 245.34 MHz ( period = 4.076 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.827 ns                ;
; 16.757 ns                               ; 245.34 MHz ( period = 4.076 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.827 ns                ;
; 16.757 ns                               ; 245.34 MHz ( period = 4.076 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.827 ns                ;
; 16.757 ns                               ; 245.34 MHz ( period = 4.076 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.827 ns                ;
; 16.757 ns                               ; 245.34 MHz ( period = 4.076 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.827 ns                ;
; 16.757 ns                               ; 245.34 MHz ( period = 4.076 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.827 ns                ;
; 16.769 ns                               ; 246.06 MHz ( period = 4.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.785 ns                ;
; 16.807 ns                               ; 248.39 MHz ( period = 4.026 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.747 ns                ;
; 16.812 ns                               ; 248.69 MHz ( period = 4.021 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.742 ns                ;
; 16.821 ns                               ; 249.25 MHz ( period = 4.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.748 ns                ;
; 16.821 ns                               ; 249.25 MHz ( period = 4.012 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.748 ns                ;
; 16.823 ns                               ; 249.38 MHz ( period = 4.010 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.746 ns                ;
; 16.876 ns                               ; 252.72 MHz ( period = 3.957 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.693 ns                ;
; 16.934 ns                               ; 256.48 MHz ( period = 3.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.650 ns                ;
; 16.934 ns                               ; 256.48 MHz ( period = 3.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.650 ns                ;
; 16.934 ns                               ; 256.48 MHz ( period = 3.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.650 ns                ;
; 16.934 ns                               ; 256.48 MHz ( period = 3.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.650 ns                ;
; 16.934 ns                               ; 256.48 MHz ( period = 3.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.650 ns                ;
; 16.934 ns                               ; 256.48 MHz ( period = 3.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.650 ns                ;
; 16.934 ns                               ; 256.48 MHz ( period = 3.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.650 ns                ;
; 16.948 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.636 ns                ;
; 16.948 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.636 ns                ;
; 16.948 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.636 ns                ;
; 16.948 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.636 ns                ;
; 16.948 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.636 ns                ;
; 16.948 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.636 ns                ;
; 16.948 ns                               ; 257.40 MHz ( period = 3.885 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.636 ns                ;
; 16.953 ns                               ; 257.73 MHz ( period = 3.880 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.616 ns                ;
; 16.953 ns                               ; 257.73 MHz ( period = 3.880 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.616 ns                ;
; 16.968 ns                               ; 258.73 MHz ( period = 3.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.601 ns                ;
; 16.968 ns                               ; 258.73 MHz ( period = 3.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.601 ns                ;
; 16.968 ns                               ; 258.73 MHz ( period = 3.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.601 ns                ;
; 16.968 ns                               ; 258.73 MHz ( period = 3.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.601 ns                ;
; 16.968 ns                               ; 258.73 MHz ( period = 3.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.601 ns                ;
; 16.968 ns                               ; 258.73 MHz ( period = 3.865 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.601 ns                ;
; 17.001 ns                               ; 260.96 MHz ( period = 3.832 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.583 ns                ;
; 17.001 ns                               ; 260.96 MHz ( period = 3.832 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.583 ns                ;
; 17.001 ns                               ; 260.96 MHz ( period = 3.832 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.583 ns                ;
; 17.001 ns                               ; 260.96 MHz ( period = 3.832 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.583 ns                ;
; 17.001 ns                               ; 260.96 MHz ( period = 3.832 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.583 ns                ;
; 17.001 ns                               ; 260.96 MHz ( period = 3.832 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.583 ns                ;
; 17.001 ns                               ; 260.96 MHz ( period = 3.832 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.583 ns                ;
; 17.049 ns                               ; 264.27 MHz ( period = 3.784 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.505 ns                ;
; 17.051 ns                               ; 264.41 MHz ( period = 3.782 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.503 ns                ;
; 17.051 ns                               ; 264.41 MHz ( period = 3.782 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.503 ns                ;
; 17.060 ns                               ; 265.04 MHz ( period = 3.773 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.509 ns                ;
; 17.064 ns                               ; 265.32 MHz ( period = 3.769 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.505 ns                ;
; 17.083 ns                               ; 266.67 MHz ( period = 3.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.486 ns                ;
; 17.083 ns                               ; 266.67 MHz ( period = 3.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.486 ns                ;
; 17.108 ns                               ; 268.46 MHz ( period = 3.725 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.461 ns                ;
; 17.112 ns                               ; 268.74 MHz ( period = 3.721 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.442 ns                ;
; 17.114 ns                               ; 268.89 MHz ( period = 3.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.440 ns                ;
; 17.115 ns                               ; 268.96 MHz ( period = 3.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.439 ns                ;
; 17.117 ns                               ; 269.11 MHz ( period = 3.716 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.437 ns                ;
; 17.139 ns                               ; 270.71 MHz ( period = 3.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.415 ns                ;
; 17.143 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.411 ns                ;
; 17.145 ns                               ; 271.15 MHz ( period = 3.688 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.409 ns                ;
; 17.146 ns                               ; 271.22 MHz ( period = 3.687 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.408 ns                ;
; 17.148 ns                               ; 271.37 MHz ( period = 3.685 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.406 ns                ;
; 17.151 ns                               ; 271.59 MHz ( period = 3.682 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.418 ns                ;
; 17.170 ns                               ; 273.00 MHz ( period = 3.663 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.384 ns                ;
; 17.251 ns                               ; 279.17 MHz ( period = 3.582 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.318 ns                ;
; 17.253 ns                               ; 279.33 MHz ( period = 3.580 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.316 ns                ;
; 17.255 ns                               ; 279.49 MHz ( period = 3.578 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.314 ns                ;
; 17.267 ns                               ; 280.43 MHz ( period = 3.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.302 ns                ;
; 17.267 ns                               ; 280.43 MHz ( period = 3.566 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.302 ns                ;
; 17.276 ns                               ; 281.14 MHz ( period = 3.557 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.308 ns                ;
; 17.276 ns                               ; 281.14 MHz ( period = 3.557 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.308 ns                ;
; 17.276 ns                               ; 281.14 MHz ( period = 3.557 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.308 ns                ;
; 17.276 ns                               ; 281.14 MHz ( period = 3.557 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.308 ns                ;
; 17.276 ns                               ; 281.14 MHz ( period = 3.557 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.308 ns                ;
; 17.276 ns                               ; 281.14 MHz ( period = 3.557 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.308 ns                ;
; 17.276 ns                               ; 281.14 MHz ( period = 3.557 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 3.308 ns                ;
; 17.299 ns                               ; 282.97 MHz ( period = 3.534 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.270 ns                ;
; 17.300 ns                               ; 283.05 MHz ( period = 3.533 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.254 ns                ;
; 17.302 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.252 ns                ;
; 17.302 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.252 ns                ;
; 17.304 ns                               ; 283.37 MHz ( period = 3.529 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.265 ns                ;
; 17.308 ns                               ; 283.69 MHz ( period = 3.525 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.261 ns                ;
; 17.312 ns                               ; 284.01 MHz ( period = 3.521 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.257 ns                ;
; 17.312 ns                               ; 284.01 MHz ( period = 3.521 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.257 ns                ;
; 17.312 ns                               ; 284.01 MHz ( period = 3.521 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.257 ns                ;
; 17.312 ns                               ; 284.01 MHz ( period = 3.521 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.257 ns                ;
; 17.312 ns                               ; 284.01 MHz ( period = 3.521 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.257 ns                ;
; 17.312 ns                               ; 284.01 MHz ( period = 3.521 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.257 ns                ;
; 17.352 ns                               ; 287.27 MHz ( period = 3.481 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.217 ns                ;
; 17.466 ns                               ; 297.00 MHz ( period = 3.367 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.088 ns                ;
; 17.468 ns                               ; 297.18 MHz ( period = 3.365 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.086 ns                ;
; 17.469 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.085 ns                ;
; 17.471 ns                               ; 297.44 MHz ( period = 3.362 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.083 ns                ;
; 17.493 ns                               ; 299.40 MHz ( period = 3.340 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 3.061 ns                ;
; 17.579 ns                               ; 307.31 MHz ( period = 3.254 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.990 ns                ;
; 17.583 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.986 ns                ;
; 17.613 ns                               ; 310.56 MHz ( period = 3.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 2.971 ns                ;
; 17.613 ns                               ; 310.56 MHz ( period = 3.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 2.971 ns                ;
; 17.613 ns                               ; 310.56 MHz ( period = 3.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 2.971 ns                ;
; 17.613 ns                               ; 310.56 MHz ( period = 3.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 2.971 ns                ;
; 17.613 ns                               ; 310.56 MHz ( period = 3.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 2.971 ns                ;
; 17.613 ns                               ; 310.56 MHz ( period = 3.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 2.971 ns                ;
; 17.613 ns                               ; 310.56 MHz ( period = 3.220 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.584 ns                 ; 2.971 ns                ;
; 17.627 ns                               ; 311.92 MHz ( period = 3.206 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.942 ns                ;
; 17.683 ns                               ; 317.46 MHz ( period = 3.150 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.886 ns                ;
; 17.717 ns                               ; 320.92 MHz ( period = 3.116 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 2.837 ns                ;
; 17.719 ns                               ; 321.13 MHz ( period = 3.114 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 2.835 ns                ;
; 17.720 ns                               ; 321.23 MHz ( period = 3.113 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 2.834 ns                ;
; 17.722 ns                               ; 321.44 MHz ( period = 3.111 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 2.832 ns                ;
; 17.728 ns                               ; 322.06 MHz ( period = 3.105 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.841 ns                ;
; 17.744 ns                               ; 323.73 MHz ( period = 3.089 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.554 ns                 ; 2.810 ns                ;
; 17.757 ns                               ; 325.10 MHz ( period = 3.076 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.812 ns                ;
; 17.847 ns                               ; 334.90 MHz ( period = 2.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.722 ns                ;
; 17.937 ns                               ; 345.30 MHz ( period = 2.896 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.632 ns                ;
; 17.937 ns                               ; 345.30 MHz ( period = 2.896 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.632 ns                ;
; 17.939 ns                               ; 345.54 MHz ( period = 2.894 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.630 ns                ;
; 17.979 ns                               ; 350.39 MHz ( period = 2.854 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.590 ns                ;
; 18.129 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.440 ns                ;
; 18.148 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.421 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.457 ns ; 296.21 MHz ( period = 3.376 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.111 ns                ;
; 17.457 ns ; 296.21 MHz ( period = 3.376 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.111 ns                ;
; 17.457 ns ; 296.21 MHz ( period = 3.376 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.111 ns                ;
; 17.457 ns ; 296.21 MHz ( period = 3.376 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.111 ns                ;
; 17.457 ns ; 296.21 MHz ( period = 3.376 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.111 ns                ;
; 17.457 ns ; 296.21 MHz ( period = 3.376 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.111 ns                ;
; 17.457 ns ; 296.21 MHz ( period = 3.376 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.111 ns                ;
; 17.457 ns ; 296.21 MHz ( period = 3.376 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.111 ns                ;
; 17.697 ns ; 318.88 MHz ( period = 3.136 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.871 ns                ;
; 17.697 ns ; 318.88 MHz ( period = 3.136 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.871 ns                ;
; 17.697 ns ; 318.88 MHz ( period = 3.136 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.871 ns                ;
; 17.697 ns ; 318.88 MHz ( period = 3.136 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.871 ns                ;
; 17.697 ns ; 318.88 MHz ( period = 3.136 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.871 ns                ;
; 17.697 ns ; 318.88 MHz ( period = 3.136 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.871 ns                ;
; 17.697 ns ; 318.88 MHz ( period = 3.136 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.871 ns                ;
; 17.697 ns ; 318.88 MHz ( period = 3.136 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.871 ns                ;
; 17.814 ns ; 331.24 MHz ( period = 3.019 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.755 ns                ;
; 17.814 ns ; 331.24 MHz ( period = 3.019 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.755 ns                ;
; 17.814 ns ; 331.24 MHz ( period = 3.019 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.755 ns                ;
; 17.814 ns ; 331.24 MHz ( period = 3.019 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.755 ns                ;
; 17.814 ns ; 331.24 MHz ( period = 3.019 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.755 ns                ;
; 17.814 ns ; 331.24 MHz ( period = 3.019 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.755 ns                ;
; 17.814 ns ; 331.24 MHz ( period = 3.019 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.755 ns                ;
; 17.814 ns ; 331.24 MHz ( period = 3.019 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.755 ns                ;
; 18.054 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.515 ns                ;
; 18.054 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.515 ns                ;
; 18.054 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.515 ns                ;
; 18.054 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.515 ns                ;
; 18.054 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.515 ns                ;
; 18.054 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.515 ns                ;
; 18.054 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.515 ns                ;
; 18.054 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.515 ns                ;
; 19.433 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.136 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -4.610 ns                               ; AD_state[2]                                                                                                                                              ; AD_state[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.111 ns                   ; 0.501 ns                 ;
; -4.610 ns                               ; AD_state[3]                                                                                                                                              ; AD_state[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.111 ns                   ; 0.501 ns                 ;
; -4.610 ns                               ; AD_state[4]                                                                                                                                              ; AD_state[4]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.111 ns                   ; 0.501 ns                 ;
; -4.610 ns                               ; AD_state[6]                                                                                                                                              ; AD_state[6]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.111 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; CCcount[6]                                                                                                                                               ; CCcount[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; CCstate.10                                                                                                                                               ; CCstate.10                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; CCstate.00                                                                                                                                               ; CCstate.00                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                           ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; ad_count[0]                                                                                                                                              ; ad_count[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; state_PWM.00000_OTERM7                                                                                                                                   ; state_PWM.00000_OTERM7                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; fifo_enable                                                                                                                                              ; fifo_enable                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; TX_state[3]                                                                                                                                              ; TX_state[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; TX_state[0]                                                                                                                                              ; TX_state[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -3.160 ns                               ; ad_count[25]                                                                                                                                             ; ad_count[25]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.661 ns                   ; 0.501 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -2.166 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.079 ns                   ; 2.913 ns                 ;
; -1.027 ns                               ; q[14]                                                                                                                                                    ; q[15]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.111 ns                   ; 4.084 ns                 ;
; -0.380 ns                               ; q[7]                                                                                                                                                     ; q[8]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.094 ns                   ; 4.714 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; -0.005 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 3.646 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -3.839 ns                               ; AD_state[2]                                                                                                                                              ; AD_state[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; AD_state[3]                                                                                                                                              ; AD_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; AD_state[4]                                                                                                                                              ; AD_state[4]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -3.839 ns                               ; AD_state[6]                                                                                                                                              ; AD_state[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.340 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; CCcount[6]                                                                                                                                               ; CCcount[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; CCstate.10                                                                                                                                               ; CCstate.10                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; CCstate.00                                                                                                                                               ; CCstate.00                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                           ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; ad_count[0]                                                                                                                                              ; ad_count[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; state_PWM.00000_OTERM7                                                                                                                                   ; state_PWM.00000_OTERM7                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; fifo_enable                                                                                                                                              ; fifo_enable                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; TX_state[3]                                                                                                                                              ; TX_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; TX_state[0]                                                                                                                                              ; TX_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -2.389 ns                               ; ad_count[25]                                                                                                                                             ; ad_count[25]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.890 ns                   ; 0.501 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -1.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.308 ns                   ; 2.913 ns                 ;
; -0.256 ns                               ; q[14]                                                                                                                                                    ; q[15]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.340 ns                   ; 4.084 ns                 ;
; 0.391 ns                                ; q[7]                                                                                                                                                     ; q[8]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.323 ns                   ; 4.714 ns                 ;
; 0.499 ns                                ; clock_det:janus_clock|clock_check[0]                                                                                                                     ; clock_det:janus_clock|clock_check[0]                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_det:janus_clock|flag                                                                                                                               ; clock_det:janus_clock|flag                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.875 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -2.893 ns                               ; AD_state[2]                                                                                                                                              ; AD_state[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.394 ns                   ; 0.501 ns                 ;
; -2.893 ns                               ; AD_state[3]                                                                                                                                              ; AD_state[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.394 ns                   ; 0.501 ns                 ;
; -2.893 ns                               ; AD_state[4]                                                                                                                                              ; AD_state[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.394 ns                   ; 0.501 ns                 ;
; -2.893 ns                               ; AD_state[6]                                                                                                                                              ; AD_state[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.394 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; CCcount[6]                                                                                                                                               ; CCcount[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; CCstate.10                                                                                                                                               ; CCstate.10                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; CCstate.00                                                                                                                                               ; CCstate.00                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                           ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; ad_count[0]                                                                                                                                              ; ad_count[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; state_PWM.00000_OTERM7                                                                                                                                   ; state_PWM.00000_OTERM7                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; fifo_enable                                                                                                                                              ; fifo_enable                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; TX_state[3]                                                                                                                                              ; TX_state[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; TX_state[0]                                                                                                                                              ; TX_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -1.443 ns                               ; ad_count[25]                                                                                                                                             ; ad_count[25]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.944 ns                   ; 0.501 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; -0.449 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.362 ns                   ; 2.913 ns                 ;
; 0.499 ns                                ; clock_det:penny_clock|flag                                                                                                                               ; clock_det:penny_clock|flag                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.690 ns                                ; q[14]                                                                                                                                                    ; q[15]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.394 ns                   ; 4.084 ns                 ;
; 1.337 ns                                ; q[7]                                                                                                                                                     ; q[8]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.377 ns                   ; 4.714 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; 1.712 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 1.929 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                     ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -3.294 ns                               ; AD_state[2]                                                                                                                                              ; AD_state[2]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.795 ns                   ; 0.501 ns                 ;
; -3.294 ns                               ; AD_state[3]                                                                                                                                              ; AD_state[3]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.795 ns                   ; 0.501 ns                 ;
; -3.294 ns                               ; AD_state[4]                                                                                                                                              ; AD_state[4]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.795 ns                   ; 0.501 ns                 ;
; -3.294 ns                               ; AD_state[6]                                                                                                                                              ; AD_state[6]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.795 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; CCcount[6]                                                                                                                                               ; CCcount[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; CCstate.10                                                                                                                                               ; CCstate.10                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; CCstate.00                                                                                                                                               ; CCstate.00                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.100                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                                                ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                                                ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                                                ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                                                ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                           ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; ad_count[0]                                                                                                                                              ; ad_count[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; state_PWM.00000_OTERM7                                                                                                                                   ; state_PWM.00000_OTERM7                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; fifo_enable                                                                                                                                              ; fifo_enable                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; TX_state[3]                                                                                                                                              ; TX_state[3]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; TX_state[0]                                                                                                                                              ; TX_state[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -1.844 ns                               ; ad_count[25]                                                                                                                                             ; ad_count[25]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.345 ns                   ; 0.501 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a5~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a9~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a3~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a7~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a11~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a15~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg1    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a1~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a13~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; -0.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_memory_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.763 ns                   ; 2.913 ns                 ;
; 0.289 ns                                ; q[14]                                                                                                                                                    ; q[15]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.795 ns                   ; 4.084 ns                 ;
; 0.499 ns                                ; clock_det:mercury_clock|clock_check[0]                                                                                                                   ; clock_det:mercury_clock|clock_check[0]                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock_det:mercury_clock|flag                                                                                                                             ; clock_det:mercury_clock|flag                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.936 ns                                ; q[7]                                                                                                                                                     ; q[8]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.778 ns                   ; 4.714 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; 1.311 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.330 ns                   ; 3.641 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                      ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.747 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.898 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.947 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.949 ns                 ;
; 1.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.174 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.185 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.219 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.225 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.392 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 1.379 ns                 ;
; 1.411 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.413 ns                 ;
; 1.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.534 ns                 ;
; 1.556 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.558 ns                 ;
; 1.653 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.655 ns                 ;
; 1.664 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.705 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.706 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.739 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.741 ns                 ;
; 1.750 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.752 ns                 ;
; 1.758 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.775 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.777 ns                 ;
; 1.799 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.801 ns                 ;
; 1.818 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.820 ns                 ;
; 1.844 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.846 ns                 ;
; 1.865 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.867 ns                 ;
; 1.877 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.896 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.898 ns                 ;
; 1.922 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.924 ns                 ;
; 1.929 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.931 ns                 ;
; 1.943 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.945 ns                 ;
; 1.963 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 2.008 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.010 ns                 ;
; 2.008 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.010 ns                 ;
; 2.034 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.036 ns                 ;
; 2.094 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.096 ns                 ;
; 2.112 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.114 ns                 ;
; 2.153 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.180 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.182 ns                 ;
; 2.198 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.200 ns                 ;
; 2.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.224 ns                 ;
; 2.334 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.336 ns                 ;
; 2.352 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.354 ns                 ;
; 2.419 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.421 ns                 ;
; 2.438 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.440 ns                 ;
; 2.575 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.577 ns                 ;
; 2.579 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.581 ns                 ;
; 2.588 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.590 ns                 ;
; 2.628 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.630 ns                 ;
; 2.630 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.632 ns                 ;
; 2.630 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.632 ns                 ;
; 2.652 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 2.639 ns                 ;
; 2.772 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.774 ns                 ;
; 2.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.775 ns                 ;
; 2.775 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.777 ns                 ;
; 2.776 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.778 ns                 ;
; 2.777 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.779 ns                 ;
; 2.779 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.781 ns                 ;
; 2.810 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.812 ns                 ;
; 2.823 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 2.810 ns                 ;
; 2.845 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 2.832 ns                 ;
; 2.847 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 2.834 ns                 ;
; 2.848 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 2.835 ns                 ;
; 2.850 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 2.837 ns                 ;
; 2.854 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 2.841 ns                 ;
; 2.872 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 2.859 ns                 ;
; 2.875 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 2.862 ns                 ;
; 2.877 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 2.864 ns                 ;
; 2.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 2.971 ns                 ;
; 2.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 2.971 ns                 ;
; 2.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 2.971 ns                 ;
; 2.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 2.971 ns                 ;
; 2.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 2.971 ns                 ;
; 2.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 2.971 ns                 ;
; 2.954 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 2.971 ns                 ;
; 2.974 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.976 ns                 ;
; 2.974 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.976 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.085 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.085 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.085 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.085 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.085 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.085 ns                 ;
; 3.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.085 ns                 ;
; 3.074 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.061 ns                 ;
; 3.096 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.083 ns                 ;
; 3.098 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.085 ns                 ;
; 3.099 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.086 ns                 ;
; 3.101 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.088 ns                 ;
; 3.181 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.183 ns                 ;
; 3.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.184 ns                 ;
; 3.184 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.186 ns                 ;
; 3.185 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.187 ns                 ;
; 3.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.188 ns                 ;
; 3.188 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.190 ns                 ;
; 3.199 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.186 ns                 ;
; 3.215 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.217 ns                 ;
; 3.249 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.251 ns                 ;
; 3.249 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.251 ns                 ;
; 3.255 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.257 ns                 ;
; 3.255 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.257 ns                 ;
; 3.255 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.257 ns                 ;
; 3.255 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.257 ns                 ;
; 3.255 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.257 ns                 ;
; 3.255 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.257 ns                 ;
; 3.265 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.252 ns                 ;
; 3.265 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.252 ns                 ;
; 3.267 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.254 ns                 ;
; 3.268 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.270 ns                 ;
; 3.291 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.308 ns                 ;
; 3.291 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.308 ns                 ;
; 3.291 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.308 ns                 ;
; 3.291 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.308 ns                 ;
; 3.291 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.308 ns                 ;
; 3.291 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.308 ns                 ;
; 3.291 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.308 ns                 ;
; 3.300 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.302 ns                 ;
; 3.300 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.302 ns                 ;
; 3.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.304 ns                 ;
; 3.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.304 ns                 ;
; 3.397 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.384 ns                 ;
; 3.416 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.418 ns                 ;
; 3.419 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.406 ns                 ;
; 3.421 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.408 ns                 ;
; 3.422 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.409 ns                 ;
; 3.424 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.411 ns                 ;
; 3.428 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.415 ns                 ;
; 3.450 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.437 ns                 ;
; 3.452 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.439 ns                 ;
; 3.453 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.440 ns                 ;
; 3.455 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.442 ns                 ;
; 3.456 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.458 ns                 ;
; 3.457 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.459 ns                 ;
; 3.459 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.461 ns                 ;
; 3.459 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.461 ns                 ;
; 3.460 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.462 ns                 ;
; 3.461 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.463 ns                 ;
; 3.463 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.465 ns                 ;
; 3.484 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.486 ns                 ;
; 3.484 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.486 ns                 ;
; 3.493 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.495 ns                 ;
; 3.493 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.495 ns                 ;
; 3.509 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.511 ns                 ;
; 3.510 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.512 ns                 ;
; 3.512 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.514 ns                 ;
; 3.513 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.515 ns                 ;
; 3.514 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.516 ns                 ;
; 3.516 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.518 ns                 ;
; 3.516 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.503 ns                 ;
; 3.516 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.503 ns                 ;
; 3.518 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.505 ns                 ;
; 3.566 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.583 ns                 ;
; 3.566 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.583 ns                 ;
; 3.566 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.583 ns                 ;
; 3.566 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.583 ns                 ;
; 3.566 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.583 ns                 ;
; 3.566 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.583 ns                 ;
; 3.566 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.583 ns                 ;
; 3.580 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.567 ns                 ;
; 3.614 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.616 ns                 ;
; 3.614 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.616 ns                 ;
; 3.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.636 ns                 ;
; 3.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.636 ns                 ;
; 3.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.636 ns                 ;
; 3.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.636 ns                 ;
; 3.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.636 ns                 ;
; 3.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.636 ns                 ;
; 3.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.636 ns                 ;
; 3.633 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.650 ns                 ;
; 3.633 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.650 ns                 ;
; 3.633 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.650 ns                 ;
; 3.633 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.650 ns                 ;
; 3.633 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.650 ns                 ;
; 3.633 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.650 ns                 ;
; 3.633 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.017 ns                   ; 3.650 ns                 ;
; 3.636 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.623 ns                 ;
; 3.667 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.013 ns                  ; 3.654 ns                 ;
; 3.691 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.693 ns                 ;
; 3.700 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.702 ns                 ;
; 3.701 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.703 ns                 ;
; 3.703 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.705 ns                 ;
; 3.704 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.706 ns                 ;
; 3.705 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.707 ns                 ;
; 3.707 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.709 ns                 ;
; 3.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.746 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.134 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.136 ns                 ;
; 2.513 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.513 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.513 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.513 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.513 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.513 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.513 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.513 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.753 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.755 ns                 ;
; 2.753 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.755 ns                 ;
; 2.753 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.755 ns                 ;
; 2.753 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.755 ns                 ;
; 2.753 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.755 ns                 ;
; 2.753 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.755 ns                 ;
; 2.753 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.755 ns                 ;
; 2.753 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.755 ns                 ;
; 2.870 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.871 ns                 ;
; 2.870 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.871 ns                 ;
; 2.870 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.871 ns                 ;
; 2.870 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.871 ns                 ;
; 2.870 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.871 ns                 ;
; 2.870 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.871 ns                 ;
; 2.870 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.871 ns                 ;
; 2.870 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.871 ns                 ;
; 3.110 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.111 ns                 ;
; 3.110 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.111 ns                 ;
; 3.110 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.111 ns                 ;
; 3.110 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.111 ns                 ;
; 3.110 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.111 ns                 ;
; 3.110 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.111 ns                 ;
; 3.110 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.111 ns                 ;
; 3.110 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.111 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 8.887 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 8.864 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 8.793 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 8.746 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 8.710 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 8.412 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 8.318 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 8.268 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 8.095 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 8.070 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 7.325 ns   ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 7.042 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 6.346 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 6.344 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 6.341 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 6.227 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 6.134 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.130 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.007 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.961 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.951 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 5.937 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.780 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.464 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.448 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 5.418 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.417 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.403 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.401 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.356 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.248 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.248 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.233 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.207 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.206 ns   ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 5.205 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.192 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.030 ns   ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 4.896 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 4.466 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 4.464 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 4.353 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 4.285 ns   ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 4.249 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 4.249 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 4.249 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 4.249 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 4.249 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 4.249 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 4.249 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 4.249 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 4.249 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 4.249 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 4.007 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 3.933 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 3.933 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 3.933 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 3.933 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 3.933 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 3.933 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 3.933 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 3.933 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 3.933 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 3.933 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 3.915 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 3.476 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 3.328 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 3.328 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 3.328 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 3.328 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 3.328 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 3.328 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 3.328 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 3.328 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 3.328 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 3.328 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 3.181 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.080 ns   ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 3.012 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 3.012 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 3.012 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 3.012 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 3.012 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 3.012 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 3.012 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 3.012 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 3.012 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 3.012 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 2.731 ns   ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; 2.234 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 2.159 ns   ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 1.313 ns   ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; 1.209 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 1.209 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 1.209 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 1.209 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 1.209 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 1.209 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 1.209 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 1.209 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 1.209 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 1.209 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 1.062 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 0.893 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 0.893 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 0.893 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 0.893 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 0.893 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 0.893 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 0.893 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 0.893 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 0.893 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 0.893 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 0.141 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; 0.040 ns   ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; -0.241 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; -1.413 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 25.082 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 25.031 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.906 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.739 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.660 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 24.620 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.617 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.609 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 24.484 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 24.317 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 24.268 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.198 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 24.195 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 24.139 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 24.055 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 23.997 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 23.846 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.717 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.633 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.575 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.212 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 22.161 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 22.036 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.869 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.790 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.750 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.747 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.739 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.614 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.580 ns  ; got_sync                                                                                                                       ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 21.548 ns  ; got_sync                                                                                                                       ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.522 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 21.458 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 21.448 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 21.447 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.398 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.328 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.325 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.269 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.185 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.127 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.976 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.890 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.847 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.839 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.763 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.761 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 20.738 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 20.714 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.705 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.642 ns  ; PCC~reg0                                                                                                                       ; PCC         ; IFCLK      ;
; N/A   ; None         ; 20.547 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.468 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.428 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.425 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.417 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.306 ns  ; CC~reg0                                                                                                                        ; CC          ; IFCLK      ;
; N/A   ; None         ; 20.292 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.125 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.076 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.006 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.003 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.947 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.863 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.805 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.717 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.666 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.654 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.541 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.525 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.457 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 19.441 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.383 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.374 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.295 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.255 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.252 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.244 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~245_OTERM27                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.119 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~249_OTERM23                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.952 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~251_OTERM21                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.903 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.833 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~261_OTERM11                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.830 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~259_OTERM13                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.774 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.690 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.652 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 18.632 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.588 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.578 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.481 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~257_OTERM15                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.352 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~247_OTERM25                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.268 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~253_OTERM19                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.210 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~255_OTERM17                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.891 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.772 ns  ; PCC~reg0                                                                                                                       ; PCC         ; MCLK_12MHZ ;
; N/A   ; None         ; 17.436 ns  ; CC~reg0                                                                                                                        ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 17.330 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 17.266 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.256 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.055 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 16.587 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 16.569 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 16.450 ns  ; PCC~reg0                                                                                                                       ; PCC         ; PCLK_12MHZ ;
; N/A   ; None         ; 16.157 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 16.114 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 16.093 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.083 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.396 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.306 ns  ; conf[0]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.277 ns  ; PCC~reg0                                                                                                                       ; PCC         ; CLK_12MHZ  ;
; N/A   ; None         ; 15.265 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 15.123 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.941 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 14.888 ns  ; conf[1]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.185 ns  ; clock_det:mercury_clock|flag                                                                                                   ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 14.092 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 13.666 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 12.863 ns  ; clock_det:penny_clock|flag                                                                                                     ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 12.436 ns  ; conf[1]                                                                                                                        ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 11.910 ns  ; flash:flash_LED|LED                                                                                                            ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 11.690 ns  ; clock_det:janus_clock|flag                                                                                                     ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 11.583 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.554 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.540 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.496 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.429 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.378 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.119 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.071 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.054 ns  ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 10.998 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.972 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.832 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 10.686 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.656 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.456 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 10.274 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 10.262 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 10.254 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 10.254 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 10.242 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 10.236 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 10.184 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 10.176 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 10.158 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 10.110 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 9.888 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 9.873 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 9.791 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 9.782 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 9.779 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 9.497 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 9.418 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 9.161 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 8.880 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.565 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.565 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.565 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.488 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.488 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.488 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.468 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.466 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.446 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.174 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.174 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.164 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.154 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.089 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.069 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.009 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.996 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.792 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.663 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.392 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 11.842 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.685 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.162 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 11.131 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 11.123 ns       ; FX2_PE0    ; TDO       ;
; N/A   ; None              ; 10.921 ns       ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 8.802 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.084 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 5.338 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 4.166 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 2.644 ns  ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 2.468 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 1.899 ns  ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 1.296 ns  ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 1.146 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 0.226 ns  ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -0.026 ns ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -0.027 ns ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -0.226 ns ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -0.627 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -0.627 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -0.627 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -0.627 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -0.627 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -0.627 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -0.627 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -0.627 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -0.627 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -0.627 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -0.943 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -0.943 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -0.943 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -0.943 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -0.943 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -0.943 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -0.943 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -0.943 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -0.943 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -0.943 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -0.971 ns ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; -1.199 ns ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -1.548 ns ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -1.893 ns ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -2.293 ns ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -2.721 ns ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -2.746 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -2.746 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -2.746 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -2.746 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -2.746 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -2.746 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -2.746 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -2.746 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -2.746 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -2.746 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -2.814 ns ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -3.062 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -3.062 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -3.062 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -3.062 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -3.062 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -3.062 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -3.062 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -3.062 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -3.062 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -3.062 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -3.466 ns ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -3.649 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -3.667 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -3.667 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -3.667 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -3.667 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -3.667 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -3.667 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -3.667 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -3.667 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -3.667 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -3.667 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -3.741 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -3.983 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -3.983 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -3.983 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -3.983 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -3.983 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -3.983 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -3.983 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -3.983 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -3.983 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -3.983 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -4.198 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -4.200 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -4.630 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -4.926 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -4.939 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -4.941 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -4.967 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -4.982 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -4.982 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.090 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.135 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.137 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.151 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.152 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.182 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -5.198 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -5.514 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.671 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.695 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.741 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.864 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -5.868 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -5.961 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -6.075 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -6.078 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -6.080 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -6.776 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -7.829 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -8.002 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -8.052 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -8.146 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -8.444 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -8.480 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -8.527 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -8.598 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -8.621 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Fri Nov 28 20:09:06 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "division:division_phoenix|bits[4]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[5]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[6]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[7]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[0]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[1]" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0~41" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0~40" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[2]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[3]" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected gated clock "Equal0~66" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 382 ps for clock "IFCLK" between source register "CCcount[3]" and destination register "PCC~reg0"
    Info: Fmax is 49.83 MHz (period= 20.068 ns)
    Info: + Largest register to register requirement is 6.493 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.659 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 11.315 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.111 ns) + CELL(0.970 ns) = 4.211 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 26; REG Node = 'IFCLK_4'
                Info: 3: + IC(1.139 ns) + CELL(0.589 ns) = 5.939 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.092 ns) + CELL(0.589 ns) = 7.620 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.330 ns) + CELL(0.970 ns) = 8.920 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.821 ns) + CELL(0.000 ns) = 9.741 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.908 ns) + CELL(0.666 ns) = 11.315 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 4.914 ns ( 43.43 % )
                Info: Total interconnect delay = 6.401 ns ( 56.57 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 14.974 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.014 ns) + CELL(0.970 ns) = 4.114 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(1.129 ns) + CELL(0.970 ns) = 6.213 ns; Loc. = LCFF_X32_Y13_N19; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.446 ns) + CELL(0.206 ns) = 6.865 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.387 ns) + CELL(0.651 ns) = 7.903 ns; Loc. = LCCOMB_X32_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.371 ns) + CELL(0.577 ns) = 8.851 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.381 ns) + CELL(0.366 ns) = 9.598 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.092 ns) + CELL(0.589 ns) = 11.279 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.330 ns) + CELL(0.970 ns) = 12.579 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 10: + IC(0.821 ns) + CELL(0.000 ns) = 13.400 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 11: + IC(0.908 ns) + CELL(0.666 ns) = 14.974 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 15; REG Node = 'CCcount[3]'
                Info: Total cell delay = 7.095 ns ( 47.38 % )
                Info: Total interconnect delay = 7.879 ns ( 52.62 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 15; REG Node = 'CCcount[3]'
        Info: 2: + IC(0.794 ns) + CELL(0.206 ns) = 1.000 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'Mux7~365_RESYN94_BDD95'
        Info: 3: + IC(0.358 ns) + CELL(0.616 ns) = 1.974 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 1; COMB Node = 'Mux7~365'
        Info: 4: + IC(1.043 ns) + CELL(0.370 ns) = 3.387 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 1; COMB Node = 'Mux7~366'
        Info: 5: + IC(0.374 ns) + CELL(0.624 ns) = 4.385 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'Mux7~369'
        Info: 6: + IC(0.399 ns) + CELL(0.651 ns) = 5.435 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 1; COMB Node = 'PCC~644'
        Info: 7: + IC(0.362 ns) + CELL(0.206 ns) = 6.003 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'PCC~642'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.111 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.781 ns ( 45.51 % )
        Info: Total interconnect delay = 3.330 ns ( 54.49 % )
Info: Slack time is 31.427 ns for clock "CLK_12MHZ" between source register "CCcount[3]" and destination register "PCC~reg0"
    Info: Fmax is 53.98 MHz (period= 18.526 ns)
    Info: + Largest register to register requirement is 37.538 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.888 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 6.721 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.835 ns) + CELL(0.206 ns) = 3.026 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.330 ns) + CELL(0.970 ns) = 4.326 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(0.821 ns) + CELL(0.000 ns) = 5.147 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 6.721 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 2.827 ns ( 42.06 % )
                Info: Total interconnect delay = 3.894 ns ( 57.94 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 9.609 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.942 ns) + CELL(0.970 ns) = 2.897 ns; Loc. = LCFF_X33_Y17_N29; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.179 ns) + CELL(0.370 ns) = 4.446 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.102 ns) + CELL(0.366 ns) = 5.914 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.330 ns) + CELL(0.970 ns) = 7.214 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.821 ns) + CELL(0.000 ns) = 8.035 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.908 ns) + CELL(0.666 ns) = 9.609 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 15; REG Node = 'CCcount[3]'
                Info: Total cell delay = 4.327 ns ( 45.03 % )
                Info: Total interconnect delay = 5.282 ns ( 54.97 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 15; REG Node = 'CCcount[3]'
        Info: 2: + IC(0.794 ns) + CELL(0.206 ns) = 1.000 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'Mux7~365_RESYN94_BDD95'
        Info: 3: + IC(0.358 ns) + CELL(0.616 ns) = 1.974 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 1; COMB Node = 'Mux7~365'
        Info: 4: + IC(1.043 ns) + CELL(0.370 ns) = 3.387 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 1; COMB Node = 'Mux7~366'
        Info: 5: + IC(0.374 ns) + CELL(0.624 ns) = 4.385 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'Mux7~369'
        Info: 6: + IC(0.399 ns) + CELL(0.651 ns) = 5.435 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 1; COMB Node = 'PCC~644'
        Info: 7: + IC(0.362 ns) + CELL(0.206 ns) = 6.003 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'PCC~642'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.111 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.781 ns ( 45.51 % )
        Info: Total interconnect delay = 3.330 ns ( 54.49 % )
Info: Slack time is 31.683 ns for clock "PCLK_12MHZ" between source register "CCcount[3]" and destination register "PCC~reg0"
    Info: Fmax is 60.12 MHz (period= 16.634 ns)
    Info: + Largest register to register requirement is 37.794 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.942 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 8.840 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.352 ns) + CELL(0.370 ns) = 2.717 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.381 ns) + CELL(0.366 ns) = 3.464 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.092 ns) + CELL(0.589 ns) = 5.145 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.330 ns) + CELL(0.970 ns) = 6.445 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.821 ns) + CELL(0.000 ns) = 7.266 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.908 ns) + CELL(0.666 ns) = 8.840 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 3.956 ns ( 44.75 % )
                Info: Total interconnect delay = 4.884 ns ( 55.25 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 10.782 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.300 ns) + CELL(0.970 ns) = 3.265 ns; Loc. = LCFF_X32_Y13_N5; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.452 ns) + CELL(0.370 ns) = 4.087 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 4.659 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.381 ns) + CELL(0.366 ns) = 5.406 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.092 ns) + CELL(0.589 ns) = 7.087 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.330 ns) + CELL(0.970 ns) = 8.387 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 8: + IC(0.821 ns) + CELL(0.000 ns) = 9.208 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 9: + IC(0.908 ns) + CELL(0.666 ns) = 10.782 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 15; REG Node = 'CCcount[3]'
                Info: Total cell delay = 5.132 ns ( 47.60 % )
                Info: Total interconnect delay = 5.650 ns ( 52.40 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 15; REG Node = 'CCcount[3]'
        Info: 2: + IC(0.794 ns) + CELL(0.206 ns) = 1.000 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'Mux7~365_RESYN94_BDD95'
        Info: 3: + IC(0.358 ns) + CELL(0.616 ns) = 1.974 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 1; COMB Node = 'Mux7~365'
        Info: 4: + IC(1.043 ns) + CELL(0.370 ns) = 3.387 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 1; COMB Node = 'Mux7~366'
        Info: 5: + IC(0.374 ns) + CELL(0.624 ns) = 4.385 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'Mux7~369'
        Info: 6: + IC(0.399 ns) + CELL(0.651 ns) = 5.435 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 1; COMB Node = 'PCC~644'
        Info: 7: + IC(0.362 ns) + CELL(0.206 ns) = 6.003 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'PCC~642'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.111 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.781 ns ( 45.51 % )
        Info: Total interconnect delay = 3.330 ns ( 54.49 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 1.698 ns for clock "MCLK_12MHZ" between source register "CCcount[3]" and destination register "PCC~reg0"
    Info: Fmax is 57.35 MHz (period= 17.436 ns)
    Info: + Largest register to register requirement is 7.809 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.343 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 9.761 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.325 ns) + CELL(0.370 ns) = 2.690 ns; Loc. = LCCOMB_X32_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.371 ns) + CELL(0.577 ns) = 3.638 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.381 ns) + CELL(0.366 ns) = 4.385 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.092 ns) + CELL(0.589 ns) = 6.066 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.330 ns) + CELL(0.970 ns) = 7.366 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 7: + IC(0.821 ns) + CELL(0.000 ns) = 8.187 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 8: + IC(0.908 ns) + CELL(0.666 ns) = 9.761 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 4.533 ns ( 46.44 % )
                Info: Total interconnect delay = 5.228 ns ( 53.56 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 12.104 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.924 ns) + CELL(0.970 ns) = 2.889 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.740 ns) + CELL(0.366 ns) = 3.995 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.387 ns) + CELL(0.651 ns) = 5.033 ns; Loc. = LCCOMB_X32_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.371 ns) + CELL(0.577 ns) = 5.981 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.381 ns) + CELL(0.366 ns) = 6.728 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.092 ns) + CELL(0.589 ns) = 8.409 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.330 ns) + CELL(0.970 ns) = 9.709 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 9: + IC(0.821 ns) + CELL(0.000 ns) = 10.530 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 10: + IC(0.908 ns) + CELL(0.666 ns) = 12.104 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 15; REG Node = 'CCcount[3]'
                Info: Total cell delay = 6.150 ns ( 50.81 % )
                Info: Total interconnect delay = 5.954 ns ( 49.19 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 15; REG Node = 'CCcount[3]'
        Info: 2: + IC(0.794 ns) + CELL(0.206 ns) = 1.000 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'Mux7~365_RESYN94_BDD95'
        Info: 3: + IC(0.358 ns) + CELL(0.616 ns) = 1.974 ns; Loc. = LCCOMB_X21_Y14_N30; Fanout = 1; COMB Node = 'Mux7~365'
        Info: 4: + IC(1.043 ns) + CELL(0.370 ns) = 3.387 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 1; COMB Node = 'Mux7~366'
        Info: 5: + IC(0.374 ns) + CELL(0.624 ns) = 4.385 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'Mux7~369'
        Info: 6: + IC(0.399 ns) + CELL(0.651 ns) = 5.435 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 1; COMB Node = 'PCC~644'
        Info: 7: + IC(0.362 ns) + CELL(0.206 ns) = 6.003 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'PCC~642'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.111 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.781 ns ( 45.51 % )
        Info: Total interconnect delay = 3.330 ns ( 54.49 % )
Info: Slack time is 15.58 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]"
    Info: Fmax is 190.37 MHz (period= 5.253 ns)
    Info: + Largest register to register requirement is 20.554 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.015 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.948 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.287 ns) + CELL(0.666 ns) = 2.948 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
                Info: Total cell delay = 1.661 ns ( 56.34 % )
                Info: Total interconnect delay = 1.287 ns ( 43.66 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.963 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.302 ns) + CELL(0.666 ns) = 2.963 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
                Info: Total cell delay = 1.661 ns ( 56.06 % )
                Info: Total interconnect delay = 1.302 ns ( 43.94 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.974 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y14_N29; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
        Info: 2: + IC(0.852 ns) + CELL(0.616 ns) = 1.468 ns; Loc. = LCCOMB_X5_Y14_N24; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector3~224'
        Info: 3: + IC(1.377 ns) + CELL(0.650 ns) = 3.495 ns; Loc. = LCCOMB_X4_Y14_N22; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector3~225'
        Info: 4: + IC(1.019 ns) + CELL(0.460 ns) = 4.974 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
        Info: Total cell delay = 1.726 ns ( 34.70 % )
        Info: Total interconnect delay = 3.248 ns ( 65.30 % )
Info: Slack time is 17.457 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]"
    Info: Fmax is 296.21 MHz (period= 3.376 ns)
    Info: + Largest register to register requirement is 20.568 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.856 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.856 ns; Loc. = LCFF_X4_Y14_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.24 % )
                Info: Total interconnect delay = 1.050 ns ( 36.76 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X5_Y14_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.431 ns) + CELL(0.202 ns) = 0.633 ns; Loc. = LCCOMB_X5_Y14_N22; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.369 ns) + CELL(0.624 ns) = 1.626 ns; Loc. = LCCOMB_X5_Y14_N28; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~32'
        Info: 4: + IC(0.630 ns) + CELL(0.855 ns) = 3.111 ns; Loc. = LCFF_X4_Y14_N25; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]'
        Info: Total cell delay = 1.681 ns ( 54.03 % )
        Info: Total interconnect delay = 1.430 ns ( 45.97 % )
Info: Minimum slack time is -4.61 ns for clock "IFCLK" between source register "AD_state[2]" and destination register "AD_state[2]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y4_N4; Fanout = 1; COMB Node = 'AD_state[2]~233'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 5.111 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 5.109 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 16.133 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.014 ns) + CELL(0.970 ns) = 4.114 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(1.129 ns) + CELL(0.970 ns) = 6.213 ns; Loc. = LCFF_X32_Y13_N19; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.446 ns) + CELL(0.206 ns) = 6.865 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.387 ns) + CELL(0.651 ns) = 7.903 ns; Loc. = LCCOMB_X32_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.371 ns) + CELL(0.577 ns) = 8.851 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.381 ns) + CELL(0.366 ns) = 9.598 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.092 ns) + CELL(0.589 ns) = 11.279 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.330 ns) + CELL(0.970 ns) = 12.579 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 10: + IC(0.439 ns) + CELL(0.206 ns) = 13.224 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 11: + IC(0.352 ns) + CELL(0.206 ns) = 13.782 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 12: + IC(0.752 ns) + CELL(0.000 ns) = 14.534 ns; Loc. = CLKCTRL_G7; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 13: + IC(0.933 ns) + CELL(0.666 ns) = 16.133 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 7.507 ns ( 46.53 % )
                Info: Total interconnect delay = 8.626 ns ( 53.47 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 11.024 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.111 ns) + CELL(0.970 ns) = 4.211 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 26; REG Node = 'IFCLK_4'
                Info: 3: + IC(1.139 ns) + CELL(0.589 ns) = 5.939 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.092 ns) + CELL(0.589 ns) = 7.620 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.687 ns) + CELL(0.366 ns) = 8.673 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.752 ns) + CELL(0.000 ns) = 9.425 ns; Loc. = CLKCTRL_G7; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.933 ns) + CELL(0.666 ns) = 11.024 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 4.310 ns ( 39.10 % )
                Info: Total interconnect delay = 6.714 ns ( 60.90 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 233 path(s). See Report window for details.
Info: Minimum slack time is -3.839 ns for clock "CLK_12MHZ" between source register "AD_state[2]" and destination register "AD_state[2]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y4_N4; Fanout = 1; COMB Node = 'AD_state[2]~233'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 4.340 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.338 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 10.768 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.942 ns) + CELL(0.970 ns) = 2.897 ns; Loc. = LCFF_X33_Y17_N29; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.179 ns) + CELL(0.370 ns) = 4.446 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.102 ns) + CELL(0.366 ns) = 5.914 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.330 ns) + CELL(0.970 ns) = 7.214 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.439 ns) + CELL(0.206 ns) = 7.859 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 7: + IC(0.352 ns) + CELL(0.206 ns) = 8.417 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 8: + IC(0.752 ns) + CELL(0.000 ns) = 9.169 ns; Loc. = CLKCTRL_G7; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.933 ns) + CELL(0.666 ns) = 10.768 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 4.739 ns ( 44.01 % )
                Info: Total interconnect delay = 6.029 ns ( 55.99 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 6.430 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.835 ns) + CELL(0.206 ns) = 3.026 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.687 ns) + CELL(0.366 ns) = 4.079 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 4: + IC(0.752 ns) + CELL(0.000 ns) = 4.831 ns; Loc. = CLKCTRL_G7; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.933 ns) + CELL(0.666 ns) = 6.430 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 2.223 ns ( 34.57 % )
                Info: Total interconnect delay = 4.207 ns ( 65.43 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 40 path(s). See Report window for details.
Info: Minimum slack time is -2.893 ns for clock "PCLK_12MHZ" between source register "AD_state[2]" and destination register "AD_state[2]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y4_N4; Fanout = 1; COMB Node = 'AD_state[2]~233'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 3.394 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.392 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 11.941 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.300 ns) + CELL(0.970 ns) = 3.265 ns; Loc. = LCFF_X32_Y13_N5; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.452 ns) + CELL(0.370 ns) = 4.087 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 4.659 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.381 ns) + CELL(0.366 ns) = 5.406 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.092 ns) + CELL(0.589 ns) = 7.087 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.330 ns) + CELL(0.970 ns) = 8.387 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.439 ns) + CELL(0.206 ns) = 9.032 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 9: + IC(0.352 ns) + CELL(0.206 ns) = 9.590 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 10: + IC(0.752 ns) + CELL(0.000 ns) = 10.342 ns; Loc. = CLKCTRL_G7; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.933 ns) + CELL(0.666 ns) = 11.941 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 5.544 ns ( 46.43 % )
                Info: Total interconnect delay = 6.397 ns ( 53.57 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 8.549 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.352 ns) + CELL(0.370 ns) = 2.717 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.381 ns) + CELL(0.366 ns) = 3.464 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.092 ns) + CELL(0.589 ns) = 5.145 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.687 ns) + CELL(0.366 ns) = 6.198 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.752 ns) + CELL(0.000 ns) = 6.950 ns; Loc. = CLKCTRL_G7; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.933 ns) + CELL(0.666 ns) = 8.549 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 3.352 ns ( 39.21 % )
                Info: Total interconnect delay = 5.197 ns ( 60.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 39 path(s). See Report window for details.
Info: Minimum slack time is -3.294 ns for clock "MCLK_12MHZ" between source register "AD_state[2]" and destination register "AD_state[2]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y4_N4; Fanout = 1; COMB Node = 'AD_state[2]~233'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 3.795 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.793 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 13.263 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.924 ns) + CELL(0.970 ns) = 2.889 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(0.740 ns) + CELL(0.366 ns) = 3.995 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.387 ns) + CELL(0.651 ns) = 5.033 ns; Loc. = LCCOMB_X32_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.371 ns) + CELL(0.577 ns) = 5.981 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.381 ns) + CELL(0.366 ns) = 6.728 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.092 ns) + CELL(0.589 ns) = 8.409 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.330 ns) + CELL(0.970 ns) = 9.709 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.439 ns) + CELL(0.206 ns) = 10.354 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 10: + IC(0.352 ns) + CELL(0.206 ns) = 10.912 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 11: + IC(0.752 ns) + CELL(0.000 ns) = 11.664 ns; Loc. = CLKCTRL_G7; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.933 ns) + CELL(0.666 ns) = 13.263 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 6.562 ns ( 49.48 % )
                Info: Total interconnect delay = 6.701 ns ( 50.52 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 9.470 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.325 ns) + CELL(0.370 ns) = 2.690 ns; Loc. = LCCOMB_X32_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.371 ns) + CELL(0.577 ns) = 3.638 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.381 ns) + CELL(0.366 ns) = 4.385 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.092 ns) + CELL(0.589 ns) = 6.066 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.687 ns) + CELL(0.366 ns) = 7.119 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.752 ns) + CELL(0.000 ns) = 7.871 ns; Loc. = CLKCTRL_G7; Fanout = 252; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.933 ns) + CELL(0.666 ns) = 9.470 ns; Loc. = LCFF_X13_Y4_N5; Fanout = 35; REG Node = 'AD_state[2]'
                Info: Total cell delay = 3.929 ns ( 41.49 % )
                Info: Total interconnect delay = 5.541 ns ( 58.51 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 39 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.948 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.287 ns) + CELL(0.666 ns) = 2.948 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.34 % )
                Info: Total interconnect delay = 1.287 ns ( 43.66 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.948 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.287 ns) + CELL(0.666 ns) = 2.948 ns; Loc. = LCFF_X1_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 56.34 % )
                Info: Total interconnect delay = 1.287 ns ( 43.66 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.134 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.136 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y14_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.676 ns) + CELL(0.460 ns) = 1.136 ns; Loc. = LCFF_X5_Y14_N23; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 40.49 % )
        Info: Total interconnect delay = 0.676 ns ( 59.51 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X5_Y14_N23; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.857 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X5_Y14_N31; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.21 % )
                Info: Total interconnect delay = 1.051 ns ( 36.79 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]" (data pin = "GPIO[22]", clock pin = "SPI_SCK") is 8.887 ns
    Info: + Longest pin to register delay is 11.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'GPIO[22]'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X30_Y0_N1; Fanout = 2; COMB Node = 'GPIO[22]~1'
        Info: 3: + IC(7.206 ns) + CELL(0.589 ns) = 8.789 ns; Loc. = LCCOMB_X5_Y14_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~224'
        Info: 4: + IC(0.996 ns) + CELL(0.615 ns) = 10.400 ns; Loc. = LCCOMB_X4_Y14_N2; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector1~225'
        Info: 5: + IC(1.015 ns) + CELL(0.460 ns) = 11.875 ns; Loc. = LCFF_X1_Y14_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 2.658 ns ( 22.38 % )
        Info: Total interconnect delay = 9.217 ns ( 77.62 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.948 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.287 ns) + CELL(0.666 ns) = 2.948 ns; Loc. = LCFF_X1_Y14_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.661 ns ( 56.34 % )
        Info: Total interconnect delay = 1.287 ns ( 43.66 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED2" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29" is 25.082 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 14.218 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(2.014 ns) + CELL(0.970 ns) = 4.114 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(1.129 ns) + CELL(0.970 ns) = 6.213 ns; Loc. = LCFF_X32_Y13_N19; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.446 ns) + CELL(0.206 ns) = 6.865 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.387 ns) + CELL(0.651 ns) = 7.903 ns; Loc. = LCCOMB_X32_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.371 ns) + CELL(0.577 ns) = 8.851 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.381 ns) + CELL(0.366 ns) = 9.598 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.092 ns) + CELL(0.589 ns) = 11.279 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(1.366 ns) + CELL(0.000 ns) = 12.645 ns; Loc. = CLKCTRL_G5; Fanout = 380; COMB Node = 'CLK_MCLK~6clkctrl'
        Info: 10: + IC(0.907 ns) + CELL(0.666 ns) = 14.218 ns; Loc. = LCFF_X17_Y12_N7; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29'
        Info: Total cell delay = 6.125 ns ( 43.08 % )
        Info: Total interconnect delay = 8.093 ns ( 56.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 10.560 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N7; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~243_OTERM29'
        Info: 2: + IC(0.460 ns) + CELL(0.651 ns) = 1.111 ns; Loc. = LCCOMB_X17_Y12_N0; Fanout = 2; COMB Node = 'LessThan0~161'
        Info: 3: + IC(0.723 ns) + CELL(0.319 ns) = 2.153 ns; Loc. = LCCOMB_X17_Y12_N28; Fanout = 3; COMB Node = 'LessThan0~163'
        Info: 4: + IC(1.820 ns) + CELL(0.589 ns) = 4.562 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 1; COMB Node = 'PTT_out~0'
        Info: 5: + IC(2.902 ns) + CELL(3.096 ns) = 10.560 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 4.655 ns ( 44.08 % )
        Info: Total interconnect delay = 5.905 ns ( 55.92 % )
Info: Longest tpd from source pin "MCLK_12MHZ" to destination pin "CLK_MCLK" is 11.842 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
    Info: 2: + IC(1.325 ns) + CELL(0.370 ns) = 2.690 ns; Loc. = LCCOMB_X32_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~3'
    Info: 3: + IC(0.371 ns) + CELL(0.577 ns) = 3.638 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
    Info: 4: + IC(0.381 ns) + CELL(0.366 ns) = 4.385 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
    Info: 5: + IC(1.092 ns) + CELL(0.589 ns) = 6.066 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
    Info: 6: + IC(2.520 ns) + CELL(3.256 ns) = 11.842 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 6.153 ns ( 51.96 % )
    Info: Total interconnect delay = 5.689 ns ( 48.04 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT_P", clock pin = "IFCLK") is 5.338 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 14.973 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(2.014 ns) + CELL(0.970 ns) = 4.114 ns; Loc. = LCFF_X31_Y9_N21; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(1.129 ns) + CELL(0.970 ns) = 6.213 ns; Loc. = LCFF_X32_Y13_N19; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.446 ns) + CELL(0.206 ns) = 6.865 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.387 ns) + CELL(0.651 ns) = 7.903 ns; Loc. = LCCOMB_X32_Y13_N2; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.371 ns) + CELL(0.577 ns) = 8.851 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.381 ns) + CELL(0.366 ns) = 9.598 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.092 ns) + CELL(0.589 ns) = 11.279 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.330 ns) + CELL(0.970 ns) = 12.579 ns; Loc. = LCFF_X33_Y10_N5; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 10: + IC(0.821 ns) + CELL(0.000 ns) = 13.400 ns; Loc. = CLKCTRL_G4; Fanout = 125; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 11: + IC(0.907 ns) + CELL(0.666 ns) = 14.973 ns; Loc. = LCFF_X10_Y7_N9; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 7.095 ns ( 47.39 % )
        Info: Total interconnect delay = 7.878 ns ( 52.61 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 9.941 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'CDOUT_P'
        Info: 2: + IC(6.162 ns) + CELL(0.206 ns) = 7.353 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 1; COMB Node = 'Tx_q~40'
        Info: 3: + IC(1.856 ns) + CELL(0.624 ns) = 9.833 ns; Loc. = LCCOMB_X10_Y7_N8; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.941 ns; Loc. = LCFF_X10_Y7_N9; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.923 ns ( 19.34 % )
        Info: Total interconnect delay = 8.018 ns ( 80.66 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 137 megabytes
    Info: Processing ended: Fri Nov 28 20:09:08 2008
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


