{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533303909783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533303909786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  3 10:45:09 2018 " "Processing started: Fri Aug  3 10:45:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533303909786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533303909786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DMA_Project -c DMA_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off DMA_Project -c DMA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533303909787 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533303910135 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "dma_controller.qsys " "Elaborating Qsys system entity \"dma_controller.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303910259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:13 Progress: Loading DMA_Controller/dma_controller.qsys " "2018.08.03.10:45:13 Progress: Loading DMA_Controller/dma_controller.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303913496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:13 Progress: Reading input file " "2018.08.03.10:45:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303913772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:13 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.08.03.10:45:13 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303913838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:14 Progress: Parameterizing module clk_0 " "2018.08.03.10:45:14 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303914389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:14 Progress: Adding dma_0 \[altera_avalon_dma 13.1\] " "2018.08.03.10:45:14 Progress: Adding dma_0 \[altera_avalon_dma 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303914396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:14 Progress: Parameterizing module dma_0 " "2018.08.03.10:45:14 Progress: Parameterizing module dma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303914540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:14 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2018.08.03.10:45:14 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303914543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:14 Progress: Parameterizing module onchip_memory2_0 " "2018.08.03.10:45:14 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303914582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:14 Progress: Building connections " "2018.08.03.10:45:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303914584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:15 Progress: Parameterizing connections " "2018.08.03.10:45:15 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303915072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:15 Progress: Validating " "2018.08.03.10:45:15 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303915073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.10:45:15 Progress: Done reading input file " "2018.08.03.10:45:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303915887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Dma_controller.onchip_memory2_0: onchip_memory2_0.s2 must be connected to an Avalon-MM master " "Dma_controller.onchip_memory2_0: onchip_memory2_0.s2 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533303916151 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Dma_controller.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver " "Dma_controller.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533303916152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_controller: Generating dma_controller \"dma_controller\" for QUARTUS_SYNTH " "Dma_controller: Generating dma_controller \"dma_controller\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303918026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 3 modules, 8 connections " "Pipeline_bridge_swap_transform: After transform: 3 modules, 8 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303918205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303918216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 3 modules, 6 connections " "Merlin_initial_interconnect_transform: After transform: 3 modules, 6 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303918266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 6 modules, 15 connections " "Merlin_translator_transform: After transform: 6 modules, 15 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303918629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 11 modules, 39 connections " "Merlin_domain_transform: After transform: 11 modules, 39 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303919191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 14 modules, 48 connections " "Merlin_router_transform: After transform: 14 modules, 48 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303919334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 19 modules, 58 connections " "Merlin_network_to_switch_transform: After transform: 19 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303919481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 21 modules, 64 connections " "Merlin_width_transform: After transform: 21 modules, 64 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303919648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 86 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 86 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303919744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 4 modules, 11 connections " "Merlin_hierarchy_transform: After transform: 4 modules, 11 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303920592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 4 modules, 11 connections " "Merlin_mm_transform: After transform: 4 modules, 11 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303920593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 6 modules, 16 connections " "Reset_adaptation_transform: After transform: 6 modules, 16 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303920768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: Starting RTL generation for module 'dma_controller_dma_0' " "Dma_0: Starting RTL generation for module 'dma_controller_dma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303921676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux//perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux//perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=dma_controller_dma_0 --dir=/tmp/alt7746_4698902074209793624.dir/0001_dma_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_4698902074209793624.dir/0001_dma_0_gen//dma_controller_dma_0_component_configuration.pl  --do_build_sim=0  \] " "Dma_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux//perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux//perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=dma_controller_dma_0 --dir=/tmp/alt7746_4698902074209793624.dir/0001_dma_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_4698902074209793624.dir/0001_dma_0_gen//dma_controller_dma_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303921677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: # 2018.08.03 10:45:21 (*)   dma_controller_dma_0: allowing these transactions: byte_access " "Dma_0: # 2018.08.03 10:45:21 (*)   dma_controller_dma_0: allowing these transactions: byte_access" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: Done RTL generation for module 'dma_controller_dma_0' " "Dma_0: Done RTL generation for module 'dma_controller_dma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0: \"dma_controller\" instantiated altera_avalon_dma \"dma_0\" " "Dma_0: \"dma_controller\" instantiated altera_avalon_dma \"dma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'dma_controller_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'dma_controller_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dma_controller_onchip_memory2_0 --dir=/tmp/alt7746_4698902074209793624.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_4698902074209793624.dir/0002_onchip_memory2_0_gen//dma_controller_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dma_controller_onchip_memory2_0 --dir=/tmp/alt7746_4698902074209793624.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_4698902074209793624.dir/0002_onchip_memory2_0_gen//dma_controller_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'dma_controller_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'dma_controller_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"dma_controller\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"dma_controller\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 20 modules, 58 connections " "Pipeline_bridge_swap_transform: After transform: 20 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections " "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections " "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections " "Merlin_hierarchy_transform: After transform: 20 modules, 58 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303922960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"dma_controller\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"dma_controller\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"dma_controller\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"dma_controller\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0_write_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"dma_0_write_master_translator\" " "Dma_0_write_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"dma_0_write_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\" " "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_0_write_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"dma_0_write_master_translator_avalon_universal_master_0_agent\" " "Dma_0_write_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"dma_0_write_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\" " "Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"width_adapter\" " "Width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_controller: Done \"dma_controller\" with 17 modules, 22 files, 391938 bytes " "Dma_controller: Done \"dma_controller\" with 17 modules, 22 files, 391938 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533303923784 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "dma_controller.qsys " "Finished elaborating Qsys system entity \"dma_controller.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533303924642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMA_Project.v 1 1 " "Found 1 design units, including 1 entities, in source file DMA_Project.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMA_Project " "Found entity 1: DMA_Project" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/dma_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/dma_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller " "Found entity 1: dma_controller" {  } { { "db/ip/dma_controller/dma_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924690 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/dma_controller/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/dma_controller/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/dma_controller/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/dma_controller/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_dma_0.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/dma_controller/submodules/dma_controller_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_dma_0_read_data_mux " "Found entity 1: dma_controller_dma_0_read_data_mux" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924720 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_controller_dma_0_fifo_module_fifo_ram_module " "Found entity 2: dma_controller_dma_0_fifo_module_fifo_ram_module" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924720 ""} { "Info" "ISGN_ENTITY_NAME" "3 dma_controller_dma_0_fifo_module " "Found entity 3: dma_controller_dma_0_fifo_module" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924720 ""} { "Info" "ISGN_ENTITY_NAME" "4 dma_controller_dma_0_mem_read " "Found entity 4: dma_controller_dma_0_mem_read" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924720 ""} { "Info" "ISGN_ENTITY_NAME" "5 dma_controller_dma_0_mem_write " "Found entity 5: dma_controller_dma_0_mem_write" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924720 ""} { "Info" "ISGN_ENTITY_NAME" "6 dma_controller_dma_0 " "Found entity 6: dma_controller_dma_0" {  } { { "db/ip/dma_controller/submodules/dma_controller_dma_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0 " "Found entity 1: dma_controller_mm_interconnect_0" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_controller_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at dma_controller_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533303924729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_controller_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at dma_controller_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533303924729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_addr_router_default_decode " "Found entity 1: dma_controller_mm_interconnect_0_addr_router_default_decode" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924730 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_controller_mm_interconnect_0_addr_router " "Found entity 2: dma_controller_mm_interconnect_0_addr_router" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: dma_controller_mm_interconnect_0_cmd_xbar_demux" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: dma_controller_mm_interconnect_0_cmd_xbar_mux" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_controller_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at dma_controller_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533303924736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_controller_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at dma_controller_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533303924736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_id_router_default_decode " "Found entity 1: dma_controller_mm_interconnect_0_id_router_default_decode" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924737 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_controller_mm_interconnect_0_id_router " "Found entity 2: dma_controller_mm_interconnect_0_id_router" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: dma_controller_mm_interconnect_0_rsp_xbar_demux" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: dma_controller_mm_interconnect_0_rsp_xbar_mux" {  } { { "db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_onchip_memory2_0 " "Found entity 1: dma_controller_onchip_memory2_0" {  } { { "db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533303924743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533303924743 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "led DMA_Project.v(45) " "Verilog HDL Procedural Assignment error at DMA_Project.v(45): object \"led\" on left-hand side of assignment must have a variable data type" {  } { { "DMA_Project.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.v" 45 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1533303924743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/output_files/DMA_Project.map.smsg " "Generated suppressed messages file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/output_files/DMA_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533303924793 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533303924880 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug  3 10:45:24 2018 " "Processing ended: Fri Aug  3 10:45:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533303924880 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533303924880 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533303924880 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533303924880 ""}
