# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1traffic.srcs/sources_1/new/clock_enable.vhd" \
"../../../../project_1traffic.srcs/sources_1/new/tlc.vhd" \
"../../../../project_1traffic.srcs/sim_1/new/tb_tlc.vhd" \

# Do not sort compile order
nosort
