// Seed: 379653749
module module_0 (
    input  supply0 id_0,
    output supply0 id_1
    , id_4,
    input  supply1 id_2
);
  wire id_5;
  always_ff @(*) begin : LABEL_0
    `define pp_6 0
  end
  assign id_4 = 1'b0;
  wire id_7;
  wire id_8;
  wire id_9;
  wand id_10 = 1;
  assign module_1.type_23 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output wand id_2,
    input wor id_3,
    output wand id_4,
    input supply0 id_5
    , id_15,
    output wor id_6,
    output wor id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    input wand id_11,
    input supply0 id_12,
    output wor id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_9,
      id_2,
      id_10
  );
  wire id_17 = id_16;
  wor  id_18 = id_12;
endmodule
