/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [14:0] _04_;
  wire [6:0] _05_;
  reg [7:0] _06_;
  reg [2:0] _07_;
  wire [11:0] _08_;
  reg [7:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire [28:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [12:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [5:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [12:0] celloutsig_0_52z;
  wire [23:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [10:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [5:0] celloutsig_0_72z;
  wire [10:0] celloutsig_0_73z;
  wire [3:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [20:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_1z | celloutsig_1_16z[0]);
  assign celloutsig_0_15z = ~celloutsig_0_10z;
  assign celloutsig_0_32z = ~celloutsig_0_11z;
  assign celloutsig_0_42z = ~((celloutsig_0_41z[3] | celloutsig_0_33z) & _00_);
  assign celloutsig_0_51z = ~((_01_ | celloutsig_0_26z[7]) & celloutsig_0_50z);
  assign celloutsig_0_18z = ~((celloutsig_0_8z[0] | celloutsig_0_17z[0]) & celloutsig_0_5z);
  assign celloutsig_1_0z = ~((in_data[165] | in_data[128]) & (in_data[159] | in_data[124]));
  assign celloutsig_1_10z = ~((celloutsig_1_3z | celloutsig_1_7z) & (celloutsig_1_3z | celloutsig_1_2z[1]));
  assign celloutsig_0_13z = ~((celloutsig_0_4z | celloutsig_0_4z) & (celloutsig_0_5z | celloutsig_0_10z));
  assign celloutsig_0_45z = celloutsig_0_32z | ~(in_data[87]);
  assign celloutsig_0_50z = celloutsig_0_5z | ~(celloutsig_0_21z[3]);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_2z[1]);
  assign celloutsig_0_14z = celloutsig_0_13z | ~(celloutsig_0_4z);
  assign celloutsig_0_30z = celloutsig_0_14z | ~(celloutsig_0_18z);
  assign celloutsig_1_7z = celloutsig_1_6z | in_data[150];
  assign celloutsig_1_12z = celloutsig_1_7z | celloutsig_1_8z;
  assign celloutsig_0_12z = celloutsig_0_11z | celloutsig_0_10z;
  assign celloutsig_0_46z = { celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_15z } + { celloutsig_0_43z, celloutsig_0_32z, celloutsig_0_45z };
  assign celloutsig_0_53z = { celloutsig_0_26z[7:1], celloutsig_0_43z, celloutsig_0_43z, celloutsig_0_19z, celloutsig_0_45z, celloutsig_0_46z, celloutsig_0_11z } + { celloutsig_0_22z[21:0], celloutsig_0_13z, celloutsig_0_28z };
  assign celloutsig_0_55z = { celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_0z } + { celloutsig_0_52z[12:3], celloutsig_0_40z };
  assign celloutsig_0_69z = celloutsig_0_17z[5:3] + { celloutsig_0_8z[3:2], celloutsig_0_10z };
  assign celloutsig_0_7z = celloutsig_0_2z[3:0] + celloutsig_0_2z[6:3];
  assign celloutsig_1_5z = celloutsig_1_4z[8:2] + { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[67:61], celloutsig_0_6z } + { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z } + in_data[176:174];
  assign celloutsig_0_17z = { celloutsig_0_8z[2:0], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z } + { in_data[69:66], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_21z = { in_data[65:62], celloutsig_0_4z, celloutsig_0_9z, _04_[8], _00_, _04_[6], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_14z } + { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_25z = celloutsig_0_21z[11:8] + celloutsig_0_2z[3:0];
  assign celloutsig_0_29z = { _04_[8], _00_, _04_[6], celloutsig_0_9z, celloutsig_0_11z, _04_[8], _00_, _04_[6] } + { celloutsig_0_22z[21:18], celloutsig_0_25z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 8'h00;
    else _06_ <= { in_data[35], celloutsig_0_1z, celloutsig_0_0z };
  reg [6:0] _40_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _40_ <= 7'h00;
    else _40_ <= { celloutsig_0_35z[9:4], celloutsig_0_15z };
  assign { _05_[6:1], _01_ } = _40_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 3'h0;
    else _07_ <= celloutsig_0_20z[3:1];
  reg [11:0] _42_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _42_ <= 12'h000;
    else _42_ <= { celloutsig_1_4z[8:1], celloutsig_1_1z, celloutsig_1_2z };
  assign { _08_[11:7], _03_, _08_[5], _02_, _08_[3:0] } = _42_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _09_ <= 8'h00;
    else _09_ <= { celloutsig_1_4z[7:4], celloutsig_1_11z, celloutsig_1_6z };
  reg [2:0] _44_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _44_ <= 3'h0;
    else _44_ <= { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_5z };
  assign { _04_[8], _00_, _04_[6] } = _44_;
  assign celloutsig_0_37z = { celloutsig_0_21z[14:5], _04_[8], _00_, _04_[6] } == { celloutsig_0_22z[15], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_31z };
  assign celloutsig_0_4z = _06_[7:1] == { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[158:150], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z } == { in_data[159:144], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_57z = ! celloutsig_0_17z[5:0];
  assign celloutsig_0_5z = ! { _06_[7:1], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_1z = ! in_data[118:105];
  assign celloutsig_0_9z = ! { _06_[2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_19z = ! { in_data[12:3], _04_[8], _00_, _04_[6], celloutsig_0_17z };
  assign celloutsig_0_24z = ! celloutsig_0_2z;
  assign celloutsig_0_54z = { celloutsig_0_22z[24:6], celloutsig_0_21z } < { celloutsig_0_29z[5:0], celloutsig_0_53z, celloutsig_0_43z };
  assign celloutsig_0_34z = celloutsig_0_26z[1] & ~(celloutsig_0_15z);
  assign celloutsig_0_11z = _06_[4] & ~(celloutsig_0_9z);
  assign celloutsig_0_23z = celloutsig_0_1z[4] & ~(_00_);
  assign celloutsig_0_28z = celloutsig_0_14z & ~(_00_);
  assign celloutsig_0_31z = celloutsig_0_1z[1] & ~(celloutsig_0_11z);
  assign celloutsig_0_33z = in_data[24] & ~(celloutsig_0_0z);
  assign celloutsig_0_27z = { celloutsig_0_22z[18:16], celloutsig_0_7z } % { 1'h1, celloutsig_0_10z, celloutsig_0_14z, _04_[8], _00_, _04_[6], celloutsig_0_23z };
  assign celloutsig_0_0z = in_data[88:83] != in_data[87:82];
  assign celloutsig_0_40z = { celloutsig_0_29z[7:2], celloutsig_0_14z } != { celloutsig_0_35z[9:5], celloutsig_0_37z, celloutsig_0_37z };
  assign celloutsig_0_6z = { in_data[63], celloutsig_0_4z, celloutsig_0_0z } != in_data[79:77];
  assign celloutsig_0_71z = { celloutsig_0_20z[0], celloutsig_0_38z } != { celloutsig_0_25z[2:1], celloutsig_0_57z, celloutsig_0_30z, celloutsig_0_10z };
  assign celloutsig_1_8z = { celloutsig_1_5z[5:3], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z } != { in_data[152:147], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_10z = { _06_[6:2], celloutsig_0_7z } != { celloutsig_0_7z[2], celloutsig_0_8z };
  assign celloutsig_0_20z = - { celloutsig_0_7z[1], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_26z = - { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_14z };
  assign celloutsig_0_38z = celloutsig_0_8z[7:4] <<< { celloutsig_0_8z[5:4], celloutsig_0_37z, celloutsig_0_33z };
  assign celloutsig_1_4z = { in_data[119:117], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } <<< { in_data[105:98], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_22z = { celloutsig_0_21z[10:6], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_20z, _06_ } - { celloutsig_0_17z[5:3], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_41z = celloutsig_0_26z[4:1] ~^ { celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_4z };
  assign celloutsig_0_43z = { celloutsig_0_8z[5:4], celloutsig_0_12z, celloutsig_0_33z } ~^ { celloutsig_0_7z[3:1], celloutsig_0_28z };
  assign celloutsig_0_52z = { celloutsig_0_21z[9:1], celloutsig_0_7z } ~^ { celloutsig_0_27z[6:2], celloutsig_0_2z };
  assign celloutsig_0_72z = { celloutsig_0_51z, celloutsig_0_42z, celloutsig_0_71z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_10z } ~^ { celloutsig_0_69z, _07_ };
  assign celloutsig_1_19z = { in_data[181:168], celloutsig_1_5z } ~^ { _08_[2:1], _08_[11:7], _03_, _08_[5], _02_, _08_[3:0], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[8:3] ~^ { in_data[60:59], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[91:84] ~^ { celloutsig_0_1z[5], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_2z[6], celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_34z, celloutsig_0_29z } ^ { celloutsig_0_7z, celloutsig_0_12z, _06_ };
  assign celloutsig_0_73z = { celloutsig_0_55z[5:4], celloutsig_0_54z, celloutsig_0_26z } ^ celloutsig_0_35z[10:0];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } ^ { in_data[117:116], celloutsig_1_1z };
  assign celloutsig_1_16z = _09_[4:2] ^ { _08_[0], celloutsig_1_6z, celloutsig_1_8z };
  assign { _04_[14:9], _04_[7], _04_[5:0] } = { in_data[65:62], celloutsig_0_4z, celloutsig_0_9z, _00_, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_14z };
  assign _05_[0] = _01_;
  assign { _08_[6], _08_[4] } = { _03_, _02_ };
  assign { out_data[128], out_data[116:96], out_data[37:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
