//File Automatically generated by SystemC Netlister Time
#ifndef BD_5DCA_SCI_H
#define BD_5DCA_SCI_H
#include "systemc.h"
#include "xtlm.h"
#include "utils/xtlm_aximm_transview.h"
#include "utils/xtlm_aximm_transaction_logger.h"
#include "utils/xtlm_axis_transaction_logger.h"
#include "bd_5dca_interconnect1_0_0_sc.h"
#include "bd_5dca_slice1_0_0_sc.h"
#include "bd_5dca_interconnect2_1_0_sc.h"
#include "bd_5dca_slice2_1_0_sc.h"
#include "bd_5dca_interconnect0_2_0_sc.h"
#include "bd_5dca_slice0_2_0_sc.h"
#include "bd_5dca_vip_S01_0_sc.h"
#include "bd_5dca_hbm_inst_0_sc.h"
#include "bd_5dca_vip_S02_0_sc.h"
#include "bd_5dca_vip_S00_0_sc.h"
#if (defined MTI_SYSTEMC || defined XM_SYSTEMC) && defined XSC_ENABLE_TLM_WAVEFORM 
#include "scv.h"
#endif
#if defined XM_SYSTEMC && defined XSC_ENABLE_TLM_WAVEFORM 
#include "cve.h"
#endif


class bd_5dca_sci : public xsc::utils::xsc_sim_conn_base {

public:
	//Exported sockets declaration
		xtlm::xtlm_aximm_target_socket* S01_AXI_tlm_aximm_read_socket;;
		xtlm::xtlm_aximm_target_socket* S01_AXI_tlm_aximm_write_socket;;
		xtlm::xtlm_aximm_target_socket* S02_AXI_tlm_aximm_read_socket;;
		xtlm::xtlm_aximm_target_socket* S02_AXI_tlm_aximm_write_socket;;
		xtlm::xtlm_aximm_target_socket* S00_AXI_tlm_aximm_read_socket;;
		xtlm::xtlm_aximm_target_socket* S00_AXI_tlm_aximm_write_socket;;
	
	//Constructor for the module
	bd_5dca_sci(const sc_module_name& module_name);
	SC_HAS_PROCESS(bd_5dca_sci);
	//Destructor for the module
	~bd_5dca_sci();
	
	void initConnModule();

protected:
void before_end_of_elaboration();

private:
	bd_5dca_sci(const bd_5dca_sci&);
	const bd_5dca_sci& operator=(const bd_5dca_sci&);
};
#endif
