{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685699384297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685699384297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 11:49:44 2023 " "Processing started: Fri Jun 02 11:49:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685699384297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699384297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dh -c dh " "Command: quartus_map --read_settings_files=on --write_settings_files=off dh -c dh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699384297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685699384581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685699384581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc.v 1 1 " "Found 1 design units, including 1 entities, in source file cc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cc " "Found entity 1: cc" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699390872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390872 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drone.v(46) " "Verilog HDL information at drone.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "drone.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/drone.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685699390872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drone.v 1 1 " "Found 1 design units, including 1 entities, in source file drone.v" { { "Info" "ISGN_ENTITY_NAME" "1 drone " "Found entity 1: drone" {  } { { "drone.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/drone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699390872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_generator " "Found entity 1: random_generator" {  } { { "random_generator.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/random_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699390872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularpowering.v 1 1 " "Found 1 design units, including 1 entities, in source file modularpowering.v" { { "Info" "ISGN_ENTITY_NAME" "1 modularPowering " "Found entity 1: modularPowering" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699390888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cc " "Elaborating entity \"cc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "privateKey_reg cc.v(60) " "Verilog HDL Always Construct warning at cc.v(60): inferring latch(es) for variable \"privateKey_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "received_first_stage cc.v(60) " "Verilog HDL Always Construct warning at cc.v(60): inferring latch(es) for variable \"received_first_stage\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "id cc.v(60) " "Verilog HDL Always Construct warning at cc.v(60): inferring latch(es) for variable \"id\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modPower_base cc.v(60) " "Verilog HDL Always Construct warning at cc.v(60): inferring latch(es) for variable \"modPower_base\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cc.v(92) " "Verilog HDL Case Statement warning at cc.v(92): incomplete case statement has no default case item" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cc.v(92) " "Verilog HDL Case Statement information at cc.v(92): all case item expressions in this case statement are onehot" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G cc.v(92) " "Verilog HDL Always Construct warning at cc.v(92): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modPower_base1 cc.v(92) " "Verilog HDL Always Construct warning at cc.v(92): inferring latch(es) for variable \"modPower_base1\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start1 cc.v(92) " "Verilog HDL Always Construct warning at cc.v(92): inferring latch(es) for variable \"start1\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modPower_base2 cc.v(92) " "Verilog HDL Always Construct warning at cc.v(92): inferring latch(es) for variable \"modPower_base2\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start2 cc.v(92) " "Verilog HDL Always Construct warning at cc.v(92): inferring latch(es) for variable \"start2\", which holds its previous value in one or more paths through the always construct" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start2 cc.v(92) " "Inferred latch for \"start2\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[0\] cc.v(92) " "Inferred latch for \"modPower_base2\[0\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[1\] cc.v(92) " "Inferred latch for \"modPower_base2\[1\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[2\] cc.v(92) " "Inferred latch for \"modPower_base2\[2\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[3\] cc.v(92) " "Inferred latch for \"modPower_base2\[3\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[4\] cc.v(92) " "Inferred latch for \"modPower_base2\[4\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[5\] cc.v(92) " "Inferred latch for \"modPower_base2\[5\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[6\] cc.v(92) " "Inferred latch for \"modPower_base2\[6\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base2\[7\] cc.v(92) " "Inferred latch for \"modPower_base2\[7\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start1 cc.v(92) " "Inferred latch for \"start1\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[0\] cc.v(92) " "Inferred latch for \"modPower_base1\[0\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[1\] cc.v(92) " "Inferred latch for \"modPower_base1\[1\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[2\] cc.v(92) " "Inferred latch for \"modPower_base1\[2\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[3\] cc.v(92) " "Inferred latch for \"modPower_base1\[3\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[4\] cc.v(92) " "Inferred latch for \"modPower_base1\[4\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[5\] cc.v(92) " "Inferred latch for \"modPower_base1\[5\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[6\] cc.v(92) " "Inferred latch for \"modPower_base1\[6\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base1\[7\] cc.v(92) " "Inferred latch for \"modPower_base1\[7\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] cc.v(92) " "Inferred latch for \"G\[0\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] cc.v(92) " "Inferred latch for \"G\[1\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] cc.v(92) " "Inferred latch for \"G\[2\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] cc.v(92) " "Inferred latch for \"G\[3\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] cc.v(92) " "Inferred latch for \"G\[4\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] cc.v(92) " "Inferred latch for \"G\[5\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] cc.v(92) " "Inferred latch for \"G\[6\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] cc.v(92) " "Inferred latch for \"G\[7\]\" at cc.v(92)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[0\] cc.v(60) " "Inferred latch for \"modPower_base\[0\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[1\] cc.v(60) " "Inferred latch for \"modPower_base\[1\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[2\] cc.v(60) " "Inferred latch for \"modPower_base\[2\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[3\] cc.v(60) " "Inferred latch for \"modPower_base\[3\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[4\] cc.v(60) " "Inferred latch for \"modPower_base\[4\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[5\] cc.v(60) " "Inferred latch for \"modPower_base\[5\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[6\] cc.v(60) " "Inferred latch for \"modPower_base\[6\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modPower_base\[7\] cc.v(60) " "Inferred latch for \"modPower_base\[7\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[0\] cc.v(60) " "Inferred latch for \"id\[0\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[1\] cc.v(60) " "Inferred latch for \"id\[1\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[2\] cc.v(60) " "Inferred latch for \"id\[2\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[3\] cc.v(60) " "Inferred latch for \"id\[3\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[4\] cc.v(60) " "Inferred latch for \"id\[4\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[5\] cc.v(60) " "Inferred latch for \"id\[5\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[6\] cc.v(60) " "Inferred latch for \"id\[6\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "id\[7\] cc.v(60) " "Inferred latch for \"id\[7\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[0\] cc.v(60) " "Inferred latch for \"received_first_stage\[0\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[1\] cc.v(60) " "Inferred latch for \"received_first_stage\[1\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[2\] cc.v(60) " "Inferred latch for \"received_first_stage\[2\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[3\] cc.v(60) " "Inferred latch for \"received_first_stage\[3\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[4\] cc.v(60) " "Inferred latch for \"received_first_stage\[4\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[5\] cc.v(60) " "Inferred latch for \"received_first_stage\[5\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[6\] cc.v(60) " "Inferred latch for \"received_first_stage\[6\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "received_first_stage\[7\] cc.v(60) " "Inferred latch for \"received_first_stage\[7\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[0\] cc.v(60) " "Inferred latch for \"privateKey_reg\[0\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[1\] cc.v(60) " "Inferred latch for \"privateKey_reg\[1\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[2\] cc.v(60) " "Inferred latch for \"privateKey_reg\[2\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[3\] cc.v(60) " "Inferred latch for \"privateKey_reg\[3\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[4\] cc.v(60) " "Inferred latch for \"privateKey_reg\[4\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[5\] cc.v(60) " "Inferred latch for \"privateKey_reg\[5\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[6\] cc.v(60) " "Inferred latch for \"privateKey_reg\[6\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "privateKey_reg\[7\] cc.v(60) " "Inferred latch for \"privateKey_reg\[7\]\" at cc.v(60)" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699390919 "|cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modularPowering modularPowering:modularPowering_inst_drone1 " "Elaborating entity \"modularPowering\" for hierarchy \"modularPowering:modularPowering_inst_drone1\"" {  } { { "cc.v" "modularPowering_inst_drone1" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(16) " "Verilog HDL assignment warning at modularPowering.v(16): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(17) " "Verilog HDL assignment warning at modularPowering.v(17): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(18) " "Verilog HDL assignment warning at modularPowering.v(18): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(19) " "Verilog HDL assignment warning at modularPowering.v(19): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(73) " "Verilog HDL assignment warning at modularPowering.v(73): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(79) " "Verilog HDL assignment warning at modularPowering.v(79): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(81) " "Verilog HDL assignment warning at modularPowering.v(81): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "modularPowering.v(71) " "Verilog HDL Case Statement warning at modularPowering.v(71): incomplete case statement has no default case item" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "modularPowering.v(71) " "Verilog HDL Case Statement information at modularPowering.v(71): all case item expressions in this case statement are onehot" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modularPowering modularPowering:modularPowering_inst_drone2 " "Elaborating entity \"modularPowering\" for hierarchy \"modularPowering:modularPowering_inst_drone2\"" {  } { { "cc.v" "modularPowering_inst_drone2" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(16) " "Verilog HDL assignment warning at modularPowering.v(16): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(17) " "Verilog HDL assignment warning at modularPowering.v(17): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(18) " "Verilog HDL assignment warning at modularPowering.v(18): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 modularPowering.v(19) " "Verilog HDL assignment warning at modularPowering.v(19): truncated value with size 3 to match size of target (2)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(73) " "Verilog HDL assignment warning at modularPowering.v(73): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(79) " "Verilog HDL assignment warning at modularPowering.v(79): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 modularPowering.v(81) " "Verilog HDL assignment warning at modularPowering.v(81): truncated value with size 32 to match size of target (8)" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "modularPowering.v(71) " "Verilog HDL Case Statement warning at modularPowering.v(71): incomplete case statement has no default case item" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "modularPowering.v(71) " "Verilog HDL Case Statement information at modularPowering.v(71): all case item expressions in this case statement are onehot" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 "|cc|modularPowering:modularPowering_inst_drone2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_generator random_generator:randomGenerator_inst " "Elaborating entity \"random_generator\" for hierarchy \"random_generator:randomGenerator_inst\"" {  } { { "cc.v" "randomGenerator_inst" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699390937 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "modularPowering:modularPowering_inst_drone2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modularPowering:modularPowering_inst_drone2\|Mult0\"" {  } { { "modularPowering.v" "Mult0" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685699391124 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modularPowering:modularPowering_inst_drone2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modularPowering:modularPowering_inst_drone2\|Mod1\"" {  } { { "modularPowering.v" "Mod1" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685699391124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "modularPowering:modularPowering_inst_drone1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modularPowering:modularPowering_inst_drone1\|Mult0\"" {  } { { "modularPowering.v" "Mult0" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685699391124 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modularPowering:modularPowering_inst_drone1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modularPowering:modularPowering_inst_drone1\|Mod1\"" {  } { { "modularPowering.v" "Mod1" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685699391124 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modularPowering:modularPowering_inst_drone2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modularPowering:modularPowering_inst_drone2\|Mod0\"" {  } { { "modularPowering.v" "Mod0" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685699391124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "modularPowering:modularPowering_inst_drone2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modularPowering:modularPowering_inst_drone2\|Mult1\"" {  } { { "modularPowering.v" "Mult1" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685699391124 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modularPowering:modularPowering_inst_drone2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modularPowering:modularPowering_inst_drone2\|Mod2\"" {  } { { "modularPowering.v" "Mod2" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685699391124 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modularPowering:modularPowering_inst_drone1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modularPowering:modularPowering_inst_drone1\|Mod0\"" {  } { { "modularPowering.v" "Mod0" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685699391124 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "modularPowering:modularPowering_inst_drone1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modularPowering:modularPowering_inst_drone1\|Mult1\"" {  } { { "modularPowering.v" "Mult1" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685699391124 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modularPowering:modularPowering_inst_drone1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modularPowering:modularPowering_inst_drone1\|Mod2\"" {  } { { "modularPowering.v" "Mod2" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685699391124 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685699391124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst_drone2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst_drone2\|lpm_mult:Mult0\"" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699391152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst_drone2\|lpm_mult:Mult0 " "Instantiated megafunction \"modularPowering:modularPowering_inst_drone2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391152 ""}  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685699391152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/db/mult_aat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699391187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699391187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod1\"" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699391218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod1 " "Instantiated megafunction \"modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391218 ""}  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685699391218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/db/lpm_divide_9bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699391249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699391249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699391266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699391266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699391281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699391281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699391312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699391312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699391344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699391344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod1\"" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699391344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod1 " "Instantiated megafunction \"modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391344 ""}  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685699391344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod0\"" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699391367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod0 " "Instantiated megafunction \"modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391367 ""}  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685699391367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699391406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699391406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699391406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699391406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685699391422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699391422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst_drone2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst_drone2\|lpm_mult:Mult1\"" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699391422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst_drone2\|lpm_mult:Mult1 " "Instantiated megafunction \"modularPowering:modularPowering_inst_drone2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391422 ""}  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685699391422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod2\"" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699391437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod2 " "Instantiated megafunction \"modularPowering:modularPowering_inst_drone2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391437 ""}  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685699391437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod0\"" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699391453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod0 " "Instantiated megafunction \"modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391453 ""}  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685699391453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod2\"" {  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699391460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod2 " "Instantiated megafunction \"modularPowering:modularPowering_inst_drone1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391460 ""}  } { { "modularPowering.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/modularPowering.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685699391460 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "G\[0\] G\[2\] " "Duplicate LATCH primitive \"G\[0\]\" merged with LATCH primitive \"G\[2\]\"" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1685699391673 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1685699391673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\[2\] " "Latch G\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA id\[0\] " "Ports D and ENA on the latch are fed by the same signal id\[0\]" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685699391673 ""}  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685699391673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\[1\] " "Latch G\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA id\[0\] " "Ports D and ENA on the latch are fed by the same signal id\[0\]" {  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685699391673 ""}  } { { "cc.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/cc.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685699391673 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "random_generator.v" "" { Text "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/random_generator.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685699391673 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685699391673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685699391961 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685699392428 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/output_files/dh.map.smsg " "Generated suppressed messages file C:/Users/kacpe/FPGA/sycy_23l_projekt/dh/output_files/dh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699392462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685699392554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685699392554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1168 " "Implemented 1168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685699392617 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685699392617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1126 " "Implemented 1126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685699392617 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1685699392617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685699392617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685699392650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 11:49:52 2023 " "Processing ended: Fri Jun 02 11:49:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685699392650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685699392650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685699392650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685699392650 ""}
