Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Sun Oct 25 16:40:42 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.923        0.000                      0                52706        0.010        0.000                      0                52706        0.455        0.000                       0                 20945  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                     ------------           ----------      --------------
clk_128_p                 {0.000 3.906}          7.812           128.008         
  user_clk_mmcm           {0.000 1.953}          3.906           256.016         
clk_pl_0                  {0.000 5.000}          10.000          100.000         
ethclk0                   {0.000 3.200}          6.400           156.250         
  qpll0outclk[0]          {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]       {0.000 3.200}          6.400           156.250         
    rxoutclk_out[0]_1     {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]       {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_1     {0.000 3.200}          6.400           156.250         
    txoutclkpcs_out[0]    {0.000 3.103}          6.206           161.133         
    txoutclkpcs_out[0]_1  {0.000 3.103}          6.206           161.133         
  qpll0outrefclk[0]       {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_128_p                       6.309        0.000                      0                  614        0.023        0.000                      0                  614        1.562        0.000                       0                   382  
  user_clk_mmcm                 0.923        0.000                      0                13851        0.014        0.000                      0                13851        0.515        0.000                       0                  6105  
clk_pl_0                        3.692        0.000                      0                16137        0.013        0.000                      0                16137        3.500        0.000                       0                  6290  
    rxoutclk_out[0]             3.367        0.000                      0                 3104        0.019        0.000                      0                 3104        0.455        0.000                       0                  1273  
    rxoutclk_out[0]_1           3.409        0.000                      0                 3104        0.019        0.000                      0                 3104        0.455        0.000                       0                  1273  
    txoutclk_out[0]             2.304        0.000                      0                 5798        0.010        0.000                      0                 5798        0.601        0.000                       0                  2790  
    txoutclk_out[0]_1           2.529        0.000                      0                 5896        0.019        0.000                      0                 5896        0.601        0.000                       0                  2812  
    txoutclkpcs_out[0]          5.159        0.000                      0                    8        0.140        0.000                      0                    8        2.828        0.000                       0                    10  
    txoutclkpcs_out[0]_1        5.029        0.000                      0                    8        0.126        0.000                      0                    8        2.828        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
txoutclk_out[0]    rxoutclk_out[0]          5.023        0.000                      0                    7        0.054        0.000                      0                    7  
txoutclk_out[0]_1  rxoutclk_out[0]_1        4.749        0.000                      0                    7        0.191        0.000                      0                    7  
rxoutclk_out[0]    txoutclk_out[0]          3.414        0.000                      0                  115        0.013        0.000                      0                  115  
rxoutclk_out[0]_1  txoutclk_out[0]_1        3.657        0.000                      0                  115        0.012        0.000                      0                  115  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.859        0.000                      0                 2480        0.201        0.000                      0                 2480  
**async_default**  rxoutclk_out[0]    rxoutclk_out[0]          5.401        0.000                      0                    3        0.415        0.000                      0                    3  
**async_default**  txoutclk_out[0]    rxoutclk_out[0]          5.422        0.000                      0                    3        0.131        0.000                      0                    3  
**async_default**  rxoutclk_out[0]_1  rxoutclk_out[0]_1        5.809        0.000                      0                    3        0.158        0.000                      0                    3  
**async_default**  txoutclk_out[0]_1  rxoutclk_out[0]_1        5.176        0.000                      0                    3        0.269        0.000                      0                    3  
**async_default**  rxoutclk_out[0]    txoutclk_out[0]          5.130        0.000                      0                    6        0.045        0.000                      0                    6  
**async_default**  txoutclk_out[0]    txoutclk_out[0]          4.954        0.000                      0                  615        0.117        0.000                      0                  615  
**async_default**  rxoutclk_out[0]_1  txoutclk_out[0]_1        5.223        0.000                      0                    6        0.030        0.000                      0                    6  
**async_default**  txoutclk_out[0]_1  txoutclk_out[0]_1        4.566        0.000                      0                  615        0.110        0.000                      0                  615  
**async_default**  user_clk_mmcm      user_clk_mmcm            2.635        0.000                      0                  428        0.110        0.000                      0                  428  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_128_p
  To Clock:  clk_128_p

Setup :            0  Failing Endpoints,  Worst Slack        6.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.435ns (32.127%)  route 0.919ns (67.873%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 11.235 - 7.812 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.843ns (routing 1.640ns, distribution 1.203ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.490ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.843     3.900    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y276         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y276         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.978 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.274     4.252    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X1Y275         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.397 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=7, routed)           0.211     4.608    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X0Y276         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.731 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.096     4.827    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X2Y276         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.916 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.338     5.254    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X2Y275         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.526    11.235    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y275         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.424    11.659    
                         clock uncertainty           -0.035    11.624    
    SLICE_X2Y275         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    11.564    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.435ns (32.127%)  route 0.919ns (67.873%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 11.235 - 7.812 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.843ns (routing 1.640ns, distribution 1.203ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.490ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.843     3.900    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y276         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y276         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.978 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.274     4.252    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X1Y275         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.397 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=7, routed)           0.211     4.608    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X0Y276         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.731 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.096     4.827    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X2Y276         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.916 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.338     5.254    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X2Y275         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.526    11.235    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y275         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.424    11.659    
                         clock uncertainty           -0.035    11.624    
    SLICE_X2Y275         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    11.564    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.435ns (32.127%)  route 0.919ns (67.873%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.423ns = ( 11.235 - 7.812 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.843ns (routing 1.640ns, distribution 1.203ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.490ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.843     3.900    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y276         FDSE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y276         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.978 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.274     4.252    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X1Y275         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     4.397 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=7, routed)           0.211     4.608    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X0Y276         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.731 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.096     4.827    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X2Y276         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.916 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.338     5.254    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X2Y275         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.526    11.235    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y275         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.424    11.659    
                         clock uncertainty           -0.035    11.624    
    SLICE_X2Y275         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.564    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.385ns (29.123%)  route 0.937ns (70.877%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.421ns = ( 11.233 - 7.812 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.640ns, distribution 1.192ns)
  Clock Net Delay (Destination): 2.524ns (routing 1.490ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.832     3.889    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y270         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y270         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.965 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/Q
                         net (fo=12, routed)          0.360     4.325    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[2]
    SLICE_X0Y270         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     4.435 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_i_3/O
                         net (fo=2, routed)           0.177     4.612    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X0Y269         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.762 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_5/O
                         net (fo=1, routed)           0.125     4.887    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_1
    SLICE_X0Y270         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     4.936 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.275     5.211    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X1Y270         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.524    11.233    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y270         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.432    11.665    
                         clock uncertainty           -0.035    11.630    
    SLICE_X1Y270         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.569    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.385ns (29.123%)  route 0.937ns (70.877%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.421ns = ( 11.233 - 7.812 ) 
    Source Clock Delay      (SCD):    3.889ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.640ns, distribution 1.192ns)
  Clock Net Delay (Destination): 2.524ns (routing 1.490ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.832     3.889    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y270         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y270         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.965 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/Q
                         net (fo=12, routed)          0.360     4.325    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[2]
    SLICE_X0Y270         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     4.435 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_i_3/O
                         net (fo=2, routed)           0.177     4.612    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X0Y269         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.762 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_5/O
                         net (fo=1, routed)           0.125     4.887    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_1
    SLICE_X0Y270         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     4.936 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.275     5.211    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X1Y270         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.524    11.233    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y270         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.432    11.665    
                         clock uncertainty           -0.035    11.630    
    SLICE_X1Y270         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    11.570    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.452ns (34.796%)  route 0.847ns (65.204%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 11.251 - 7.812 ) 
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.849ns (routing 1.640ns, distribution 1.209ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.490ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.849     3.906    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y241         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y241         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.985 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/Q
                         net (fo=12, routed)          0.315     4.300    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[2]
    SLICE_X2Y241         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.433 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_i_3/O
                         net (fo=2, routed)           0.161     4.594    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X2Y240         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.684 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_5/O
                         net (fo=1, routed)           0.163     4.847    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_1
    SLICE_X2Y241         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.997 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.208     5.205    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X2Y241         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.542    11.251    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y241         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                         clock pessimism              0.458    11.709    
                         clock uncertainty           -0.035    11.674    
    SLICE_X2Y241         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    11.614    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.342ns (28.335%)  route 0.865ns (71.665%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 11.256 - 7.812 ) 
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.838ns (routing 1.640ns, distribution 1.198ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.490ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.838     3.895    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y245         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.976 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/Q
                         net (fo=6, routed)           0.216     4.192    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat
    SLICE_X0Y245         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.325 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=7, routed)           0.284     4.609    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X1Y247         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.648 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.158     4.806    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X1Y246         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     4.895 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.207     5.102    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X1Y246         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.547    11.256    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y246         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.370    11.626    
                         clock uncertainty           -0.035    11.591    
    SLICE_X1Y246         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    11.530    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.342ns (28.335%)  route 0.865ns (71.665%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 11.256 - 7.812 ) 
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.838ns (routing 1.640ns, distribution 1.198ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.490ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.838     3.895    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y245         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.976 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/Q
                         net (fo=6, routed)           0.216     4.192    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat
    SLICE_X0Y245         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.325 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=7, routed)           0.284     4.609    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X1Y247         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.648 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.158     4.806    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X1Y246         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     4.895 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.207     5.102    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X1Y246         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.547    11.256    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y246         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.370    11.626    
                         clock uncertainty           -0.035    11.591    
    SLICE_X1Y246         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    11.530    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.342ns (28.335%)  route 0.865ns (71.665%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 11.256 - 7.812 ) 
    Source Clock Delay      (SCD):    3.895ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.838ns (routing 1.640ns, distribution 1.198ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.490ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.838     3.895    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y245         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y245         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.976 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg/Q
                         net (fo=6, routed)           0.216     4.192    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat
    SLICE_X0Y245         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.325 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=7, routed)           0.284     4.609    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X1Y247         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.648 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_4/O
                         net (fo=1, routed)           0.158     4.806    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_0
    SLICE_X1Y246         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     4.895 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.207     5.102    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X1Y246         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.547    11.256    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y246         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.370    11.626    
                         clock uncertainty           -0.035    11.591    
    SLICE_X1Y246         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.530    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.812ns  (clk_128_p rise@7.812ns - clk_128_p rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.452ns (36.016%)  route 0.803ns (63.984%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 11.253 - 7.812 ) 
    Source Clock Delay      (SCD):    3.906ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.849ns (routing 1.640ns, distribution 1.209ns)
  Clock Net Delay (Destination): 2.544ns (routing 1.490ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.849     3.906    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y241         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y241         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.985 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/Q
                         net (fo=12, routed)          0.315     4.300    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[2]
    SLICE_X2Y241         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.433 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_i_3/O
                         net (fo=2, routed)           0.161     4.594    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]
    SLICE_X2Y240         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.684 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_5/O
                         net (fo=1, routed)           0.163     4.847    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx_reg[0]_1
    SLICE_X2Y241         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     4.997 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.164     5.161    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0
    SLICE_X1Y241         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      7.812     7.812 r  
    AL16                                              0.000     7.812 r  clk_128_p (IN)
                         net (fo=0)                   0.000     7.812    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     8.358 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.398    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.398 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     8.685    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.709 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.544    11.253    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y241         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.435    11.689    
                         clock uncertainty           -0.035    11.653    
    SLICE_X1Y241         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.592    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  6.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.060ns (30.769%)  route 0.135ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.918ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      2.542ns (routing 1.490ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.861ns (routing 1.640ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     0.873    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.542     3.439    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y246         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y246         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.499 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.135     3.634    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3
    SLICE_X1Y246         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.861     3.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y246         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg/C
                         clock pessimism             -0.370     3.549    
    SLICE_X1Y246         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.611    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -3.611    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      1.548ns (routing 0.893ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.996ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.548     2.071    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.110 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.029     2.139    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[1]
    SLICE_X0Y242         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.159 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.006     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]_i_1_n_0
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.740     2.417    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y242         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]/C
                         clock pessimism             -0.340     2.077    
    SLICE_X0Y242         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.124    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.097ns (46.860%)  route 0.110ns (53.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      2.521ns (routing 1.490ns, distribution 1.031ns)
  Clock Net Delay (Destination): 2.834ns (routing 1.640ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     0.873    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.521     3.418    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y270         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y270         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.477 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=3, routed)           0.097     3.574    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_tx_pll_and_datapath_dly
    SLICE_X1Y270         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.038     3.612 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[1]_i_1/O
                         net (fo=1, routed)           0.013     3.625    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1
    SLICE_X1Y270         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.029    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         2.834     3.891    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y270         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism             -0.370     3.522    
    SLICE_X1Y270         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.583    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Net Delay (Source):      1.524ns (routing 0.893ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.996ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.524     2.047    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y237         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y237         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.086 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/Q
                         net (fo=5, routed)           0.027     2.113    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]
    SLICE_X3Y237         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.128 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[7]_i_1/O
                         net (fo=1, routed)           0.015     2.143    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[7]
    SLICE_X3Y237         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.712     2.389    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y237         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/C
                         clock pessimism             -0.336     2.053    
    SLICE_X3Y237         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.099    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      1.550ns (routing 0.893ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.996ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.550     2.073    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y245         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y245         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.112 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/Q
                         net (fo=6, routed)           0.026     2.138    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
    SLICE_X4Y245         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.152 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.017     2.169    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[5]
    SLICE_X4Y245         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.741     2.418    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y245         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.339     2.079    
    SLICE_X4Y245         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.125    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      1.546ns (routing 0.893ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.996ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.546     2.069    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y277         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.108 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/Q
                         net (fo=6, routed)           0.027     2.135    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
    SLICE_X2Y277         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.150 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.015     2.165    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[5]
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.739     2.416    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.341     2.075    
    SLICE_X2Y277         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.121    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Net Delay (Source):      1.549ns (routing 0.893ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.996ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.549     2.072    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y277         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.110 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]/Q
                         net (fo=4, routed)           0.029     2.139    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]
    SLICE_X1Y277         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     2.161 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2/O
                         net (fo=1, routed)           0.008     2.169    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[9]
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.744     2.421    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y277         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]/C
                         clock pessimism             -0.343     2.078    
    SLICE_X1Y277         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.125    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.074ns (51.389%)  route 0.070ns (48.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Net Delay (Source):      1.524ns (routing 0.893ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.996ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.524     2.047    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y237         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y237         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.086 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]/Q
                         net (fo=7, routed)           0.053     2.139    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]
    SLICE_X2Y237         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     2.174 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.017     2.191    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[5]
    SLICE_X2Y237         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.713     2.390    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y237         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.291     2.100    
    SLICE_X2Y237         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.146    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      1.545ns (routing 0.893ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.996ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.545     2.068    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y247         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y247         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.107 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/Q
                         net (fo=2, routed)           0.028     2.135    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gen_gtwizard_gtye4.gtrxreset_int
    SLICE_X0Y247         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.149 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtrxreset_out_i_1/O
                         net (fo=1, routed)           0.017     2.166    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_3
    SLICE_X0Y247         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.735     2.412    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y247         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                         clock pessimism             -0.338     2.074    
    SLICE_X0Y247         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.120    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_128_p  {rise@0.000ns fall@3.906ns period=7.812ns})
  Path Group:             clk_128_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_128_p rise@0.000ns - clk_128_p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      1.550ns (routing 0.893ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.996ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.506    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.550     2.073    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y245         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y245         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.112 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/Q
                         net (fo=5, routed)           0.029     2.141    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]
    SLICE_X4Y245         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.155 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[7]_i_1/O
                         net (fo=1, routed)           0.016     2.171    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1[7]
    SLICE_X4Y245         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_128_p rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.658    zcu111_infr_inst/clk_128_buf
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/bufg_128/O
    X1Y3 (CLOCK_ROOT)    net (fo=384, routed)         1.741     2.418    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y245         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]/C
                         clock pessimism             -0.339     2.079    
    SLICE_X4Y245         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.125    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_128_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_128_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         7.812       3.812      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         7.812       3.812      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.290         7.812       6.522      BUFGCE_X0Y8         zcu111_infr_inst/bufg_128/I
Min Period        n/a     MMCME4_ADV/CLKIN1     n/a            1.071         7.812       6.741      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X10Y233       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X10Y233       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d3_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X8Y254        tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d4_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X22Y172       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X22Y172       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d3_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         7.812       7.262      SLICE_X10Y210       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d4_reg/C
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X1Y271        tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_meta_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X1Y271        tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X1Y271        tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync2_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X1Y271        tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1     n/a            2.344         3.906       1.562      MMCM_X0Y0           zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         3.906       2.106      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X10Y233       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X10Y233       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d3_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X8Y254        tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d4_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         3.906       3.631      SLICE_X10Y210       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d4_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.079ns (3.096%)  route 2.473ns (96.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 7.463 - 3.906 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.955ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.869ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.974     3.209    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X53Y107        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.288 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/Q
                         net (fo=24, routed)          2.473     5.761    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[6]
    RAMB36_X4Y22         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.770     7.463    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y22         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/CLKBWRCLK
                         clock pessimism             -0.414     7.049    
                         clock uncertainty           -0.062     6.987    
    RAMB36_X4Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     6.684    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.079ns (3.189%)  route 2.398ns (96.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 7.464 - 3.906 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.955ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.869ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.974     3.209    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X53Y107        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.288 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/Q
                         net (fo=24, routed)          2.398     5.686    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[6]
    RAMB36_X4Y23         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.771     7.464    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y23         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/CLKBWRCLK
                         clock pessimism             -0.414     7.050    
                         clock uncertainty           -0.062     6.988    
    RAMB36_X4Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     6.685    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21
  -------------------------------------------------------------------
                         required time                          6.685    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.079ns (3.227%)  route 2.369ns (96.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 7.516 - 3.906 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.955ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.869ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.974     3.209    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X53Y107        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.288 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/Q
                         net (fo=24, routed)          2.369     5.657    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[6]
    RAMB36_X4Y25         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.823     7.516    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y25         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/CLKBWRCLK
                         clock pessimism             -0.466     7.050    
                         clock uncertainty           -0.062     6.989    
    RAMB36_X4Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     6.686    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23
  -------------------------------------------------------------------
                         required time                          6.686    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.079ns (3.227%)  route 2.369ns (96.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 7.516 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.869ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X53Y105        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.275 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][1]/Q
                         net (fo=24, routed)          2.369     5.644    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[1]
    RAMB36_X4Y25         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.823     7.516    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y25         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/CLKBWRCLK
                         clock pessimism             -0.466     7.050    
                         clock uncertainty           -0.062     6.989    
    RAMB36_X4Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287     6.702    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.076ns (3.138%)  route 2.346ns (96.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.701 - 3.906 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 0.955ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.869ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        2.200     3.435    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txs/ss/add_del/O[0]
    SLICE_X87Y82         FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.511 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txs/ss/add_del/op_mem_20_24_reg[0][4]/Q
                         net (fo=24, routed)          2.346     5.857    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[4]
    RAMB36_X9Y23         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        2.008     7.701    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X9Y23         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/CLKBWRCLK
                         clock pessimism             -0.395     7.306    
                         clock uncertainty           -0.062     7.244    
    RAMB36_X9Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305     6.939    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.079ns (3.305%)  route 2.311ns (96.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.450 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.869ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X53Y105        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.275 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][1]/Q
                         net (fo=24, routed)          2.311     5.586    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[1]
    RAMB36_X4Y19         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.757     7.450    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y19         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/CLKBWRCLK
                         clock pessimism             -0.414     7.036    
                         clock uncertainty           -0.062     6.974    
    RAMB36_X4Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287     6.687    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.076ns (3.270%)  route 2.248ns (96.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 7.516 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.869ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X53Y105        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.272 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][0]/Q
                         net (fo=24, routed)          2.248     5.520    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[0]
    RAMB36_X4Y25         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.823     7.516    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y25         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/CLKBWRCLK
                         clock pessimism             -0.466     7.050    
                         clock uncertainty           -0.062     6.989    
    RAMB36_X4Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362     6.627    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23
  -------------------------------------------------------------------
                         required time                          6.627    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.079ns (3.343%)  route 2.284ns (96.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 7.509 - 3.906 ) 
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.955ns, distribution 1.019ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.869ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.974     3.209    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X53Y107        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.288 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][6]/Q
                         net (fo=24, routed)          2.284     5.572    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[6]
    RAMB36_X4Y24         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.816     7.509    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y24         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22/CLKBWRCLK
                         clock pessimism             -0.466     7.043    
                         clock uncertainty           -0.062     6.982    
    RAMB36_X4Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     6.679    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22
  -------------------------------------------------------------------
                         required time                          6.679    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.079ns (3.322%)  route 2.299ns (96.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.603ns = ( 7.509 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.869ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X53Y105        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.275 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][1]/Q
                         net (fo=24, routed)          2.299     5.574    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[1]
    RAMB36_X4Y24         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.816     7.509    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X4Y24         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22/CLKBWRCLK
                         clock pessimism             -0.466     7.043    
                         clock uncertainty           -0.062     6.982    
    RAMB36_X4Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287     6.695    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.079ns (3.375%)  route 2.262ns (96.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 7.471 - 3.906 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.955ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.869ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.973     3.208    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/O[0]
    SLICE_X53Y106        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.287 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/rxs/ss/add_del/op_mem_20_24_reg[0][8]/Q
                         net (fo=24, routed)          2.262     5.549    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_0_0[8]
    RAMB36_X5Y21         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.778     7.471    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X5Y21         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKBWRCLK
                         clock pessimism             -0.414     7.057    
                         clock uncertainty           -0.062     6.995    
    RAMB36_X5Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     6.705    axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  1.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txfullctr_ctr/count_reg_20_23_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txfullctr/io_delay/op_mem_20_24_reg[0][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.058ns (36.250%)  route 0.102ns (63.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    3.539ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Net Delay (Source):      1.752ns (routing 0.869ns, distribution 0.883ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.955ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.752     3.539    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txfullctr_ctr/O[0]
    SLICE_X59Y80         FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txfullctr_ctr/count_reg_20_23_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.597 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txfullctr_ctr/count_reg_20_23_reg[7]/Q
                         net (fo=2, routed)           0.102     3.699    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txfullctr/io_delay/count_reg_20_23_reg[7]
    SLICE_X60Y79         SRL16E                                       r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txfullctr/io_delay/op_mem_20_24_reg[0][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        2.001     3.236    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txfullctr/io_delay/O[0]
    SLICE_X60Y79         SRL16E                                       r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txfullctr/io_delay/op_mem_20_24_reg[0][7]_srl3/CLK
                         clock pessimism              0.417     3.653    
    SLICE_X60Y79         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     3.685    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txfullctr/io_delay/op_mem_20_24_reg[0][7]_srl3
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.699    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txfullctr_ctr/count_reg_20_23_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txfullctr/io_delay/op_mem_20_24_reg[0][6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.059ns (42.446%)  route 0.080ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    3.552ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Net Delay (Source):      1.765ns (routing 0.869ns, distribution 0.896ns)
  Clock Net Delay (Destination): 2.004ns (routing 0.955ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.765     3.552    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txfullctr_ctr/O[0]
    SLICE_X55Y112        FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txfullctr_ctr/count_reg_20_23_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.611 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txfullctr_ctr/count_reg_20_23_reg[6]/Q
                         net (fo=2, routed)           0.080     3.691    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txfullctr/io_delay/count_reg_20_23_reg[6]
    SLICE_X56Y112        SRL16E                                       r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txfullctr/io_delay/op_mem_20_24_reg[0][6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        2.004     3.239    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txfullctr/io_delay/O[0]
    SLICE_X56Y112        SRL16E                                       r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txfullctr/io_delay/op_mem_20_24_reg[0][6]_srl3/CLK
                         clock pessimism              0.417     3.656    
    SLICE_X56Y112        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.020     3.676    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe1/txfullctr/io_delay/op_mem_20_24_reg[0][6]_srl3
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    3.562ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      1.775ns (routing 0.869ns, distribution 0.906ns)
  Clock Net Delay (Destination): 2.017ns (routing 0.955ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.775     3.562    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y151        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.620 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.074     3.694    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[1]
    SLICE_X49Y152        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        2.017     3.252    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y152        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.363     3.615    
    SLICE_X49Y152        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.677    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.060ns (39.216%)  route 0.093ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns
    Source Clock Delay      (SCD):    3.524ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Net Delay (Source):      1.737ns (routing 0.869ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.955ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.919    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.737     3.524    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X39Y69         FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     3.584 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.093     3.677    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[5]
    SLICE_X41Y69         FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.947     3.182    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X41Y69         FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                         clock pessimism              0.416     3.599    
    SLICE_X41Y69         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.659    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/rxs/io_delay/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -3.659    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/add_gen/delay6/op_mem_20_24_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Net Delay (Source):      1.134ns (routing 0.520ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.578ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.134     2.084    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/O[0]
    SLICE_X64Y48         FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.123 r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/io_delay/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.033     2.156    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/add_gen/delay6/q[30]
    SLICE_X64Y48         FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/add_gen/delay6/op_mem_20_24_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.276     1.864    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/add_gen/delay6/O[0]
    SLICE_X64Y48         FDRE                                         r  zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/add_gen/delay6/op_mem_20_24_reg[0][30]/C
                         clock pessimism              0.226     2.090    
    SLICE_X64Y48         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.137    zcu111_tengbe_tx_rx_direct_inst/zcu111_tengbe_tx_rx_direct_struct/gbe0/txs/ss/add_gen/delay6/op_mem_20_24_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_dest_port/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/app_tx_dest_portR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Net Delay (Source):      1.121ns (routing 0.520ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.578ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.121     2.071    zcu111_tengbe_tx_rx_direct_dest_port/O[0]
    SLICE_X62Y82         FDRE                                         r  zcu111_tengbe_tx_rx_direct_dest_port/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.110 r  zcu111_tengbe_tx_rx_direct_dest_port/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     2.143    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/app_tx_dest_port[0]
    SLICE_X62Y82         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/app_tx_dest_portR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.261     1.849    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/O[0]
    SLICE_X62Y82         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/app_tx_dest_portR_reg[0]/C
                         clock pessimism              0.228     2.077    
    SLICE_X62Y82         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.124    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/app_tx_dest_portR_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_dest_port/sBus_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/app_tx_dest_portR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Net Delay (Source):      1.120ns (routing 0.520ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.578ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.120     2.070    zcu111_tengbe_tx_rx_direct_dest_port/O[0]
    SLICE_X64Y81         FDRE                                         r  zcu111_tengbe_tx_rx_direct_dest_port/sBus_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.109 r  zcu111_tengbe_tx_rx_direct_dest_port/sBus_reg[10]/Q
                         net (fo=1, routed)           0.033     2.142    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/app_tx_dest_port[10]
    SLICE_X64Y81         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/app_tx_dest_portR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.260     1.848    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/O[0]
    SLICE_X64Y81         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/app_tx_dest_portR_reg[10]/C
                         clock pessimism              0.228     2.076    
    SLICE_X64Y81         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.123    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/app_tx_dest_portR_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Net Delay (Source):      1.072ns (routing 0.520ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.578ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.072     2.022    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y105        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.061 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.033     2.094    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[21]
    SLICE_X44Y105        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.205     1.793    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X44Y105        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                         clock pessimism              0.235     2.028    
    SLICE_X44Y105        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.075    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Net Delay (Source):      1.079ns (routing 0.520ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.578ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.079     2.029    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y106        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.068 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.033     2.101    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[23]
    SLICE_X44Y106        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.214     1.802    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X44Y106        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                         clock pessimism              0.233     2.035    
    SLICE_X44Y106        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.082    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Net Delay (Source):      1.076ns (routing 0.520ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.578ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.076     2.026    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y106        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.065 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.033     2.098    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[24]
    SLICE_X44Y106        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.210     1.798    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X44Y106        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                         clock pessimism              0.234     2.032    
    SLICE_X44Y106        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.079    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_direct_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_direct_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X5Y8           axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X8Y25          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X9Y14          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X3Y10          axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X5Y9           axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X5Y20          axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         3.906       2.337      RAMB36_X9Y12          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_30/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_direct_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_direct_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_direct_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_direct_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X5Y14          zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X8Y29          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y7           axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y14          axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_direct_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_direct_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  zcu111_tengbe_tx_rx_direct_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y15  zcu111_tengbe_tx_rx_direct_led3_gbe1_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X6Y25          axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_31/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X8Y25          axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X9Y14          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X9Y14          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 0.713ns (11.862%)  route 5.298ns (88.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 12.088 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.825ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.745ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.885     2.111    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      0.590     2.701 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WDATA[19]
                         net (fo=1, routed)           0.496     3.197    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[19]
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.320 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[19]_INST_0/O
                         net (fo=49, routed)          4.802     8.122    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[19]
    RAMB36_X9Y29         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.906    12.088    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y29         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/CLKARDCLK
                         clock pessimism              0.124    12.212    
                         clock uncertainty           -0.130    12.082    
    RAMB36_X9Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.814    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23
  -------------------------------------------------------------------
                         required time                         11.814    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 0.713ns (12.068%)  route 5.195ns (87.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 12.095 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.825ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.745ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.885     2.111    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      0.590     2.701 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WDATA[19]
                         net (fo=1, routed)           0.496     3.197    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[19]
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.320 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[19]_INST_0/O
                         net (fo=49, routed)          4.699     8.019    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[19]
    RAMB36_X9Y28         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913    12.095    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y28         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22/CLKARDCLK
                         clock pessimism              0.124    12.219    
                         clock uncertainty           -0.130    12.089    
    RAMB36_X9Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.821    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_22
  -------------------------------------------------------------------
                         required time                         11.821    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.713ns (12.203%)  route 5.130ns (87.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.100 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.825ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.745ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.885     2.111    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      0.590     2.701 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WDATA[19]
                         net (fo=1, routed)           0.496     3.197    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[19]
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.320 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[19]_INST_0/O
                         net (fo=49, routed)          4.634     7.954    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[19]
    RAMB36_X9Y27         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.918    12.100    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y27         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21/CLKARDCLK
                         clock pessimism              0.124    12.224    
                         clock uncertainty           -0.130    12.094    
    RAMB36_X9Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.826    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_21
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.713ns (12.236%)  route 5.114ns (87.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 12.104 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.825ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.745ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.885     2.111    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      0.590     2.701 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WDATA[19]
                         net (fo=1, routed)           0.496     3.197    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[19]
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.320 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[19]_INST_0/O
                         net (fo=49, routed)          4.618     7.938    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[19]
    RAMB36_X9Y26         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.922    12.104    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y26         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20/CLKARDCLK
                         clock pessimism              0.124    12.228    
                         clock uncertainty           -0.130    12.098    
    RAMB36_X9Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.830    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_20
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_19/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.713ns (12.366%)  route 5.053ns (87.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 12.106 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.825ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.745ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.885     2.111    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      0.590     2.701 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WDATA[19]
                         net (fo=1, routed)           0.496     3.197    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[19]
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.320 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[19]_INST_0/O
                         net (fo=49, routed)          4.557     7.877    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[19]
    RAMB36_X9Y25         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_19/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.924    12.106    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y25         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_19/CLKARDCLK
                         clock pessimism              0.124    12.230    
                         clock uncertainty           -0.130    12.100    
    RAMB36_X9Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.832    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_19
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.713ns (12.653%)  route 4.922ns (87.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 12.107 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.825ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.745ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.885     2.111    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      0.590     2.701 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WDATA[19]
                         net (fo=1, routed)           0.496     3.197    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[19]
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.320 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[19]_INST_0/O
                         net (fo=49, routed)          4.426     7.746    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[19]
    RAMB36_X9Y24         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.925    12.107    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y24         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18/CLKARDCLK
                         clock pessimism              0.124    12.231    
                         clock uncertainty           -0.130    12.101    
    RAMB36_X9Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.833    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_18
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 0.713ns (12.912%)  route 4.809ns (87.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 12.062 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.825ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.745ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.885     2.111    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      0.590     2.701 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WDATA[19]
                         net (fo=1, routed)           0.496     3.197    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[19]
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.320 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[19]_INST_0/O
                         net (fo=49, routed)          4.313     7.633    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[19]
    RAMB36_X9Y23         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.880    12.062    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y23         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17/CLKARDCLK
                         clock pessimism              0.128    12.190    
                         clock uncertainty           -0.130    12.060    
    RAMB36_X9Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.792    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_17
  -------------------------------------------------------------------
                         required time                         11.792    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.713ns (13.170%)  route 4.701ns (86.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 12.061 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.825ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.745ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.885     2.111    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      0.590     2.701 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WDATA[19]
                         net (fo=1, routed)           0.496     3.197    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[19]
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.320 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[19]_INST_0/O
                         net (fo=49, routed)          4.205     7.525    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[19]
    RAMB36_X9Y22         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.879    12.061    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y22         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16/CLKARDCLK
                         clock pessimism              0.128    12.189    
                         clock uncertainty           -0.130    12.059    
    RAMB36_X9Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.791    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16
  -------------------------------------------------------------------
                         required time                         11.791    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 0.710ns (13.182%)  route 4.676ns (86.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 12.088 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.825ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.745ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.885     2.111    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[50])
                                                      0.588     2.699 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WDATA[50]
                         net (fo=1, routed)           0.394     3.093    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[50]
    SLICE_X22Y39         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.215 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[18]_INST_0/O
                         net (fo=49, routed)          4.282     7.497    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[18]
    RAMB36_X9Y29         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.906    12.088    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X9Y29         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23/CLKARDCLK
                         clock pessimism              0.124    12.212    
                         clock uncertainty           -0.130    12.082    
    RAMB36_X9Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276    11.806    axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_23
  -------------------------------------------------------------------
                         required time                         11.806    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.713ns (13.365%)  route 4.622ns (86.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 12.042 - 10.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.825ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.745ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.885     2.111    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      0.590     2.701 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0WDATA[19]
                         net (fo=1, routed)           0.496     3.197    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wdata[19]
    SLICE_X22Y43         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.320 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[19]_INST_0/O
                         net (fo=49, routed)          4.126     7.446    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/M_AXI_wdata[19]
    RAMB36_X8Y16         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.860    12.042    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X8Y16         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10/CLKARDCLK
                         clock pessimism              0.128    12.170    
                         clock uncertainty           -0.130    12.040    
    RAMB36_X8Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268    11.772    axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_10
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  4.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0_txfullctr/sBus_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_txfullctr][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.628ns (routing 0.745ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.825ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.628     1.810    zcu111_tengbe_tx_rx_direct_gbe0_txfullctr/axil_clk
    SLICE_X60Y85         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0_txfullctr/sBus_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.870 r  zcu111_tengbe_tx_rx_direct_gbe0_txfullctr/sBus_reg[26]/Q
                         net (fo=1, routed)           0.109     1.979    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_txfullctr][31]_0[26]
    SLICE_X59Y86         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_txfullctr][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.853     2.079    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X59Y86         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_txfullctr][26]/C
                         clock pessimism             -0.173     1.906    
    SLICE_X59Y86         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.966    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_txfullctr][26]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/sBus_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.630ns (routing 0.745ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.825ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.630     1.812    zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/axil_clk
    SLICE_X52Y112        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/sBus_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.870 r  zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/sBus_reg[21]/Q
                         net (fo=1, routed)           0.067     1.937    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][31]_0[21]
    SLICE_X52Y113        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.858     2.084    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X52Y113        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][21]/C
                         clock pessimism             -0.223     1.861    
    SLICE_X52Y113        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.923    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][21]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      1.715ns (routing 0.745ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.825ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.715     1.897    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y14         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.956 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/Q
                         net (fo=3, routed)           0.068     2.024    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[14]
    SLICE_X25Y13         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.955     2.181    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X25Y13         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/C
                         clock pessimism             -0.234     1.947    
    SLICE_X25Y13         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.009    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/sBus_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.631ns (routing 0.745ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.825ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.631     1.813    zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/axil_clk
    SLICE_X52Y114        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/sBus_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.872 r  zcu111_tengbe_tx_rx_direct_gbe1_rxofctr/sBus_reg[27]/Q
                         net (fo=1, routed)           0.110     1.982    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][31]_0[27]
    SLICE_X53Y115        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.852     2.078    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X53Y115        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][27]/C
                         clock pessimism             -0.173     1.905    
    SLICE_X53Y115        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.967    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxofctr][27]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1_rxctr/sBus_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxctr][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.060ns (34.483%)  route 0.114ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.620ns (routing 0.745ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.825ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.620     1.802    zcu111_tengbe_tx_rx_direct_gbe1_rxctr/axil_clk
    SLICE_X49Y113        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1_rxctr/sBus_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.862 r  zcu111_tengbe_tx_rx_direct_gbe1_rxctr/sBus_reg[31]/Q
                         net (fo=1, routed)           0.114     1.976    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxctr][31]_0[31]
    SLICE_X51Y112        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxctr][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.846     2.072    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X51Y112        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxctr][31]/C
                         clock pessimism             -0.173     1.899    
    SLICE_X51Y112        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.961    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe1_rxctr][31]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.058ns (28.431%)  route 0.146ns (71.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.708ns (routing 0.745ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.825ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.708     1.890    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X22Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.948 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[36]/Q
                         net (fo=2, routed)           0.146     2.094    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_araddr[20]
    SLICE_X22Y62         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.917     2.143    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X22Y62         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[20]/C
                         clock pessimism             -0.128     2.015    
    SLICE_X22Y62         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.077    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.058ns (28.571%)  route 0.145ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.706ns (routing 0.745ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.825ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.706     1.888    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X22Y57         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.946 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[37]/Q
                         net (fo=2, routed)           0.145     2.091    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_araddr[21]
    SLICE_X22Y62         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.912     2.138    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X22Y62         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[21]/C
                         clock pessimism             -0.128     2.010    
    SLICE_X22Y62         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.072    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      1.715ns (routing 0.745ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.825ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.715     1.897    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y15         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.955 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/Q
                         net (fo=3, routed)           0.071     2.026    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[14]
    SLICE_X25Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.952     2.178    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X25Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/C
                         clock pessimism             -0.234     1.944    
    SLICE_X25Y16         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.006    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status/sBus_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_txs_ss_status][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.928%)  route 0.134ns (69.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.627ns (routing 0.745ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.825ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.627     1.809    zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status/axil_clk
    SLICE_X55Y71         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status/sBus_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.869 r  zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status/sBus_reg[6]/Q
                         net (fo=1, routed)           0.134     2.003    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_txs_ss_status][31]_0[6]
    SLICE_X56Y73         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_txs_ss_status][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.868     2.094    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X56Y73         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_txs_ss_status][6]/C
                         clock pessimism             -0.173     1.921    
    SLICE_X56Y73         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.983    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[gbe0_txs_ss_status][6]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/cpu_tx_size_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/cpu_tx_size_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.429%)  route 0.082ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      1.721ns (routing 0.745ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.825ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.721     1.903    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/axil_clk
    SLICE_X70Y99         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/cpu_tx_size_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.961 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/cpu_tx_size_reg_reg[0]/Q
                         net (fo=3, routed)           0.082     2.043    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/cpu_tx_size_reg_reg[7]_2[0]
    SLICE_X70Y98         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/cpu_tx_size_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.965     2.191    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/axil_clk
    SLICE_X70Y98         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/cpu_tx_size_reg_reg[0]/C
                         clock pessimism             -0.230     1.961    
    SLICE_X70Y98         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.023    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/cpu_tx_size_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y17  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y8   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y25  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_31/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X8Y25  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y14  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y10  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y9   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y20  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X9Y12  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_30/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y25  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_31/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y25  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y15  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y28  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y6   axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y5   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_11/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y7   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_13/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y12  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_16/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y17  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_7/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y8   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y8   axi4lite_interconnect/axi4lite_gbe0_txs_ss_bram_inst/ipb_gbe0_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y25  axi4lite_interconnect/axi4lite_gbe1_rxs_ss_bram_inst/ipb_gbe1_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_31/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X8Y25  axi4lite_interconnect/axi4lite_gbe1_txs_ss_bram_inst/ipb_gbe1_txs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y14  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X9Y14  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y10  axi4lite_interconnect/axi4lite_gbe0_rxs_ss_bram_inst/ipb_gbe0_rxs_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_b_wider.my_ram_reg_bram_8/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred6to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.752ns (26.039%)  route 2.136ns (73.961%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.301 - 6.400 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.904ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.822ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.918     2.134    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X23Y186        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.210 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/Q
                         net (fo=3, routed)           0.546     2.756    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[48]
    SLICE_X24Y165        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.845 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[9]_i_1/O
                         net (fo=14, routed)          0.589     3.434    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[3]
    SLICE_X27Y149        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     3.577 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4/O
                         net (fo=1, routed)           0.249     3.826    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4_n_0
    SLICE_X27Y149        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.978 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_1/O
                         net (fo=2, routed)           0.416     4.394    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[1]
    SLICE_X25Y156        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     4.541 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.270     4.811    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2_2
    SLICE_X27Y160        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     4.956 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred6to0_i_1/O
                         net (fo=1, routed)           0.066     5.022    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred6to0_reg_0
    SLICE_X27Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred6to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.708     8.301    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X27Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred6to0_reg/C
                         clock pessimism              0.109     8.410    
                         clock uncertainty           -0.046     8.364    
    SLICE_X27Y160        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.389    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred6to0_reg
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.610ns (21.616%)  route 2.212ns (78.384%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 8.291 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.822ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X25Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y160        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.245 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/Q
                         net (fo=30, routed)          0.644     2.889    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_2_in
    SLICE_X27Y152        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.012 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.256     3.268    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X28Y151        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.356 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.274     3.630    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X29Y157        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.729 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3/O
                         net (fo=71, routed)          0.684     4.413    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3_n_0
    SLICE_X29Y146        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     4.511 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[14]_i_4/O
                         net (fo=1, routed)           0.282     4.793    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[14]_i_4_n_0
    SLICE_X31Y146        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     4.915 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[14]_i_1__0/O
                         net (fo=1, routed)           0.072     4.987    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[14]
    SLICE_X31Y146        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.698     8.291    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X31Y146        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]/C
                         clock pessimism              0.158     8.449    
                         clock uncertainty           -0.046     8.403    
    SLICE_X31Y146        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.428    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]
  -------------------------------------------------------------------
                         required time                          8.428    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred2to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.660ns (23.792%)  route 2.114ns (76.208%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 8.312 - 6.400 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.904ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.822ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.918     2.134    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X23Y186        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.210 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/Q
                         net (fo=3, routed)           0.546     2.756    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[48]
    SLICE_X24Y165        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.845 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[9]_i_1/O
                         net (fo=14, routed)          0.589     3.434    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[3]
    SLICE_X27Y149        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     3.577 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4/O
                         net (fo=1, routed)           0.249     3.826    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4_n_0
    SLICE_X27Y149        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.978 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_1/O
                         net (fo=2, routed)           0.416     4.394    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[1]
    SLICE_X25Y156        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     4.541 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.256     4.797    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2_2
    SLICE_X24Y159        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.850 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred2to0_i_1/O
                         net (fo=1, routed)           0.058     4.908    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred2to0_reg_0
    SLICE_X24Y159        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred2to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.719     8.312    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X24Y159        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred2to0_reg/C
                         clock pessimism              0.109     8.421    
                         clock uncertainty           -0.046     8.375    
    SLICE_X24Y159        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.400    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred2to0_reg
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred4to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.657ns (24.040%)  route 2.076ns (75.960%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 8.290 - 6.400 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.904ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.822ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.918     2.134    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X23Y186        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.210 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/Q
                         net (fo=3, routed)           0.546     2.756    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[48]
    SLICE_X24Y165        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.845 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[9]_i_1/O
                         net (fo=14, routed)          0.589     3.434    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[3]
    SLICE_X27Y149        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     3.577 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4/O
                         net (fo=1, routed)           0.249     3.826    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4_n_0
    SLICE_X27Y149        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.978 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_1/O
                         net (fo=2, routed)           0.416     4.394    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[1]
    SLICE_X25Y156        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     4.541 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.227     4.768    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2_2
    SLICE_X26Y160        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     4.818 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred4to0_i_1/O
                         net (fo=1, routed)           0.049     4.867    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred4to0_reg_0
    SLICE_X26Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred4to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.697     8.290    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X26Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred4to0_reg/C
                         clock pessimism              0.109     8.399    
                         clock uncertainty           -0.046     8.353    
    SLICE_X26Y160        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.378    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred4to0_reg
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred3to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.673ns (24.499%)  route 2.074ns (75.501%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 8.312 - 6.400 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.904ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.822ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.918     2.134    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X23Y186        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.210 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/Q
                         net (fo=3, routed)           0.546     2.756    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[48]
    SLICE_X24Y165        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.845 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[9]_i_1/O
                         net (fo=14, routed)          0.589     3.434    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[3]
    SLICE_X27Y149        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     3.577 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4/O
                         net (fo=1, routed)           0.249     3.826    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4_n_0
    SLICE_X27Y149        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.978 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_1/O
                         net (fo=2, routed)           0.416     4.394    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[1]
    SLICE_X25Y156        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     4.541 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.256     4.797    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2_2
    SLICE_X24Y159        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     4.863 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_1/O
                         net (fo=1, routed)           0.018     4.881    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred3to0_reg_0
    SLICE_X24Y159        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred3to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.719     8.312    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X24Y159        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred3to0_reg/C
                         clock pessimism              0.109     8.421    
                         clock uncertainty           -0.046     8.375    
    SLICE_X24Y159        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.400    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred3to0_reg
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred5to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.673ns (24.788%)  route 2.042ns (75.212%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 8.290 - 6.400 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.904ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.822ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.918     2.134    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X23Y186        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.210 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/Q
                         net (fo=3, routed)           0.546     2.756    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[48]
    SLICE_X24Y165        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.845 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[9]_i_1/O
                         net (fo=14, routed)          0.589     3.434    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[3]
    SLICE_X27Y149        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     3.577 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4/O
                         net (fo=1, routed)           0.249     3.826    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4_n_0
    SLICE_X27Y149        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.978 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_1/O
                         net (fo=2, routed)           0.416     4.394    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[1]
    SLICE_X25Y156        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     4.541 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.227     4.768    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2_2
    SLICE_X26Y160        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.834 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred5to0_i_1/O
                         net (fo=1, routed)           0.015     4.849    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred5to0_reg_0
    SLICE_X26Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred5to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.697     8.290    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X26Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred5to0_reg/C
                         clock pessimism              0.109     8.399    
                         clock uncertainty           -0.046     8.353    
    SLICE_X26Y160        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.378    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred5to0_reg
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred1to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.607ns (22.683%)  route 2.069ns (77.317%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 8.308 - 6.400 ) 
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.904ns, distribution 1.014ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.822ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.918     2.134    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X23Y186        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.210 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[48]/Q
                         net (fo=3, routed)           0.546     2.756    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[48]
    SLICE_X24Y165        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.845 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[9]_i_1/O
                         net (fo=14, routed)          0.589     3.434    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[3]
    SLICE_X27Y149        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     3.577 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4/O
                         net (fo=1, routed)           0.249     3.826    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_4_n_0
    SLICE_X27Y149        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.978 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[1]_i_1/O
                         net (fo=2, routed)           0.416     4.394    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[1]
    SLICE_X25Y156        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     4.541 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.269     4.810    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred1to0_reg_0
    SLICE_X25Y159        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred1to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.715     8.308    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X25Y159        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred1to0_reg/C
                         clock pessimism              0.109     8.417    
                         clock uncertainty           -0.046     8.371    
    SLICE_X25Y159        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.396    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred1to0_reg
  -------------------------------------------------------------------
                         required time                          8.396    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[59]/D
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.629ns (23.727%)  route 2.022ns (76.273%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 8.293 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.822ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X25Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y160        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.245 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/Q
                         net (fo=30, routed)          0.644     2.889    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_2_in
    SLICE_X27Y152        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.012 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.256     3.268    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X28Y151        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     3.365 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=15, routed)          0.316     3.681    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X30Y154        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.781 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=110, routed)         0.570     4.351    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X32Y157        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     4.484 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[59]_i_2__0/O
                         net (fo=1, routed)           0.186     4.670    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[59]_i_2__0_n_0
    SLICE_X32Y157        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.766 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[59]_i_1__1/O
                         net (fo=1, routed)           0.050     4.816    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[59]
    SLICE_X32Y157        FDSE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.700     8.293    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X32Y157        FDSE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[59]/C
                         clock pessimism              0.158     8.451    
                         clock uncertainty           -0.046     8.405    
    SLICE_X32Y157        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.430    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[59]
  -------------------------------------------------------------------
                         required time                          8.430    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred7to4_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.691ns (27.183%)  route 1.851ns (72.817%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.301 - 6.400 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.904ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.822ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.979     2.195    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X19Y191        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y191        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.274 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[37]/Q
                         net (fo=2, routed)           0.778     3.052    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[37]
    SLICE_X24Y163        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     3.210 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[37]_i_1/O
                         net (fo=13, routed)          0.509     3.719    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[31]
    SLICE_X28Y162        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.867 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/ctrl_5[4]_i_2/O
                         net (fo=2, routed)           0.095     3.962    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/ctrl_5[4]_i_2_n_0
    SLICE_X28Y162        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.052 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[5]_i_3/O
                         net (fo=1, routed)           0.048     4.100    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[5]_i_3_n_0
    SLICE_X28Y162        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     4.153 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[5]_i_1/O
                         net (fo=2, routed)           0.217     4.370    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[5]
    SLICE_X27Y164        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.423 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred7to4_i_4/O
                         net (fo=3, routed)           0.174     4.597    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/i_DECODER/valid_ctrl_nxt043_out
    SLICE_X27Y160        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     4.707 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred7to4_i_1/O
                         net (fo=1, routed)           0.030     4.737    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred7to4_reg_0
    SLICE_X27Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred7to4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.708     8.301    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X27Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred7to4_reg/C
                         clock pessimism              0.109     8.410    
                         clock uncertainty           -0.046     8.364    
    SLICE_X27Y160        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.389    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred7to4_reg
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.529ns (20.472%)  route 2.055ns (79.528%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 8.295 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.822ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X25Y160        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y160        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.245 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[5]/Q
                         net (fo=30, routed)          0.644     2.889    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_2_in
    SLICE_X27Y152        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.012 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.256     3.268    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X28Y151        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     3.356 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.274     3.630    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X29Y157        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.729 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3/O
                         net (fo=71, routed)          0.553     4.282    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3_n_0
    SLICE_X28Y146        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     4.370 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[22]_i_4/O
                         net (fo=1, routed)           0.256     4.626    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[22]_i_4_n_0
    SLICE_X28Y146        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     4.677 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[22]_i_1__1/O
                         net (fo=1, routed)           0.072     4.749    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[22]
    SLICE_X28Y146        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.702     8.295    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X28Y146        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]/C
                         clock pessimism              0.158     8.453    
                         clock uncertainty           -0.046     8.407    
    SLICE_X28Y146        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.432    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                  3.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.049ns (routing 0.493ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.548ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.049     1.175    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X33Y157        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.214 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[14]/Q
                         net (fo=1, routed)           0.033     1.247    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg_n_0_[14]
    SLICE_X33Y157        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.185     1.325    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X33Y157        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[14]/C
                         clock pessimism             -0.144     1.181    
    SLICE_X33Y157        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.228    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.058ns (42.336%)  route 0.079ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.698ns (routing 0.822ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.904ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.698     1.891    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X31Y146        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y146        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.949 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[14]/Q
                         net (fo=1, routed)           0.079     2.028    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[7]_0[14]
    SLICE_X31Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.938     2.154    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X31Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[54]/C
                         clock pessimism             -0.208     1.946    
    SLICE_X31Y147        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.008    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.056ns (routing 0.493ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.548ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.056     1.182    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X32Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y147        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.221 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[55]/Q
                         net (fo=2, routed)           0.034     1.255    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0[55]
    SLICE_X32Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.194     1.334    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X32Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[55]/C
                         clock pessimism             -0.146     1.188    
    SLICE_X32Y147        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.235    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.044ns (routing 0.493ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.548ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.044     1.170    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X36Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.209 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[62]/Q
                         net (fo=2, routed)           0.034     1.243    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg_n_0_[62]
    SLICE_X36Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.180     1.320    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X36Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[62]/C
                         clock pessimism             -0.144     1.176    
    SLICE_X36Y147        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.223    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d3_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.057ns (42.222%)  route 0.078ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.677ns (routing 0.822ns, distribution 0.855ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.904ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.677     1.870    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X35Y155        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y155        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.927 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[28]/Q
                         net (fo=1, routed)           0.078     2.005    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg_n_0_[28]
    SLICE_X35Y154        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.910     2.126    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X35Y154        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[28]/C
                         clock pessimism             -0.205     1.921    
    SLICE_X35Y154        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.983    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.056ns (routing 0.493ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.548ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.056     1.182    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X32Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.221 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[54]/Q
                         net (fo=2, routed)           0.037     1.258    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg_n_0_[54]
    SLICE_X32Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.194     1.334    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X32Y147        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[54]/C
                         clock pessimism             -0.146     1.188    
    SLICE_X32Y147        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.235    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.048ns (routing 0.493ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.548ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.048     1.174    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X33Y156        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y156        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.213 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[21]/Q
                         net (fo=3, routed)           0.038     1.251    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0[21]
    SLICE_X33Y156        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.184     1.324    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X33Y156        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[21]/C
                         clock pessimism             -0.144     1.180    
    SLICE_X33Y156        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.227    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.063ns (routing 0.493ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.548ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.063     1.189    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X31Y144        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.228 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[6]/Q
                         net (fo=1, routed)           0.038     1.266    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[6]
    SLICE_X31Y144        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.203     1.343    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X31Y144        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[1]/C
                         clock pessimism             -0.148     1.195    
    SLICE_X31Y144        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.242    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.056ns (routing 0.493ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.548ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.056     1.182    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X30Y146        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.221 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[4]/Q
                         net (fo=1, routed)           0.038     1.259    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[4]
    SLICE_X30Y146        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.194     1.334    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X30Y146        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[3]/C
                         clock pessimism             -0.146     1.188    
    SLICE_X30Y146        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.235    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.063ns (routing 0.493ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.548ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.063     1.189    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X31Y159        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y159        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.228 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[41]/Q
                         net (fo=1, routed)           0.038     1.266    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[41]
    SLICE_X31Y159        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.203     1.343    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X31Y159        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[46]/C
                         clock pessimism             -0.148     1.195    
    SLICE_X31Y159        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.242    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.400       5.110      BUFG_GT_X0Y119      tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X37Y145       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X37Y145       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X37Y145       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X37Y145       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X37Y145       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X37Y145       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Min Period        n/a     RAMS32/CLK               n/a                      1.064         6.400       5.336      SLICE_X37Y145       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMD/CLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y144       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y144       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y144       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y144       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y144       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y144       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMC_D1/CLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y142       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y142       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y142       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y142       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y142       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X37Y142       tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMC_D1/CLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.010       0.837      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.022       0.859      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        3.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred4to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.594ns (20.690%)  route 2.277ns (79.310%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 7.922 - 6.400 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.703ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.637ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.529     1.745    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X13Y236        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y236        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.824 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/Q
                         net (fo=2, routed)           0.381     2.205    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[6]
    SLICE_X14Y210        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.362 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[6]_i_1/O
                         net (fo=14, routed)          1.166     3.528    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[0]
    SLICE_X16Y204        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.626 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5/O
                         net (fo=1, routed)           0.171     3.797    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5_n_0
    SLICE_X16Y204        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.847 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2/O
                         net (fo=1, routed)           0.089     3.936    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2_n_0
    SLICE_X17Y204        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.987 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_1/O
                         net (fo=3, routed)           0.089     4.076    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[0]
    SLICE_X16Y204        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.111 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.332     4.443    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2_2
    SLICE_X19Y204        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     4.567 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred4to0_i_1/O
                         net (fo=1, routed)           0.049     4.616    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred4to0_reg_0
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred4to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.329     7.922    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred4to0_reg/C
                         clock pessimism              0.124     8.046    
                         clock uncertainty           -0.046     8.000    
    SLICE_X19Y204        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.025    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred4to0_reg
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred5to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.611ns (21.386%)  route 2.246ns (78.614%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 7.922 - 6.400 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.703ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.637ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.529     1.745    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X13Y236        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y236        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.824 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/Q
                         net (fo=2, routed)           0.381     2.205    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[6]
    SLICE_X14Y210        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.362 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[6]_i_1/O
                         net (fo=14, routed)          1.166     3.528    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[0]
    SLICE_X16Y204        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.626 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5/O
                         net (fo=1, routed)           0.171     3.797    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5_n_0
    SLICE_X16Y204        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.847 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2/O
                         net (fo=1, routed)           0.089     3.936    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2_n_0
    SLICE_X17Y204        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.987 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_1/O
                         net (fo=3, routed)           0.089     4.076    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[0]
    SLICE_X16Y204        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.111 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.332     4.443    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2_2
    SLICE_X19Y204        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     4.584 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred5to0_i_1/O
                         net (fo=1, routed)           0.018     4.602    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred5to0_reg_0
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred5to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.329     7.922    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred5to0_reg/C
                         clock pessimism              0.124     8.046    
                         clock uncertainty           -0.046     8.000    
    SLICE_X19Y204        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     8.025    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred5to0_reg
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred2to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.593ns (21.013%)  route 2.229ns (78.987%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 7.922 - 6.400 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.703ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.637ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.529     1.745    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X13Y236        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y236        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.824 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/Q
                         net (fo=2, routed)           0.381     2.205    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[6]
    SLICE_X14Y210        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.362 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[6]_i_1/O
                         net (fo=14, routed)          1.166     3.528    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[0]
    SLICE_X16Y204        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.626 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5/O
                         net (fo=1, routed)           0.171     3.797    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5_n_0
    SLICE_X16Y204        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.847 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2/O
                         net (fo=1, routed)           0.089     3.936    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2_n_0
    SLICE_X17Y204        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.987 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_1/O
                         net (fo=3, routed)           0.089     4.076    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[0]
    SLICE_X16Y204        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.111 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.283     4.394    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2_2
    SLICE_X19Y204        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     4.517 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred2to0_i_1/O
                         net (fo=1, routed)           0.050     4.567    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred2to0_reg_0
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred2to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.329     7.922    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred2to0_reg/C
                         clock pessimism              0.124     8.046    
                         clock uncertainty           -0.046     8.000    
    SLICE_X19Y204        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.025    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred2to0_reg
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred3to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.606ns (21.635%)  route 2.195ns (78.365%))
  Logic Levels:           6  (LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 7.922 - 6.400 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.703ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.637ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.529     1.745    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X13Y236        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y236        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.824 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/Q
                         net (fo=2, routed)           0.381     2.205    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[6]
    SLICE_X14Y210        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.362 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[6]_i_1/O
                         net (fo=14, routed)          1.166     3.528    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[0]
    SLICE_X16Y204        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.626 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5/O
                         net (fo=1, routed)           0.171     3.797    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5_n_0
    SLICE_X16Y204        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.847 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2/O
                         net (fo=1, routed)           0.089     3.936    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2_n_0
    SLICE_X17Y204        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.987 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_1/O
                         net (fo=3, routed)           0.089     4.076    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[0]
    SLICE_X16Y204        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.111 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.283     4.394    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2_2
    SLICE_X19Y204        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     4.530 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_1/O
                         net (fo=1, routed)           0.016     4.546    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred3to0_reg_0
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred3to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.329     7.922    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred3to0_reg/C
                         clock pessimism              0.124     8.046    
                         clock uncertainty           -0.046     8.000    
    SLICE_X19Y204        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.025    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred3to0_reg
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred6to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.520ns (18.658%)  route 2.267ns (81.342%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 7.922 - 6.400 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.703ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.637ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.529     1.745    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X13Y236        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y236        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.824 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/Q
                         net (fo=2, routed)           0.381     2.205    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[6]
    SLICE_X14Y210        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.362 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[6]_i_1/O
                         net (fo=14, routed)          1.166     3.528    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[0]
    SLICE_X16Y204        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.626 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5/O
                         net (fo=1, routed)           0.171     3.797    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5_n_0
    SLICE_X16Y204        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.847 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2/O
                         net (fo=1, routed)           0.089     3.936    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2_n_0
    SLICE_X17Y204        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.987 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_1/O
                         net (fo=3, routed)           0.089     4.076    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[0]
    SLICE_X16Y204        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.111 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.323     4.434    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2_2
    SLICE_X19Y204        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.484 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred6to0_i_1/O
                         net (fo=1, routed)           0.048     4.532    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred6to0_reg_0
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred6to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.329     7.922    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred6to0_reg/C
                         clock pessimism              0.124     8.046    
                         clock uncertainty           -0.046     8.000    
    SLICE_X19Y204        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.025    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred6to0_reg
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred1to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.470ns (17.427%)  route 2.227ns (82.573%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 7.924 - 6.400 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.703ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.637ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.529     1.745    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X13Y236        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y236        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.824 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/Q
                         net (fo=2, routed)           0.381     2.205    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[6]
    SLICE_X14Y210        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.362 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[6]_i_1/O
                         net (fo=14, routed)          1.166     3.528    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[0]
    SLICE_X16Y204        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.626 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5/O
                         net (fo=1, routed)           0.171     3.797    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5_n_0
    SLICE_X16Y204        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.847 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2/O
                         net (fo=1, routed)           0.089     3.936    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2_n_0
    SLICE_X17Y204        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.987 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_1/O
                         net (fo=3, routed)           0.089     4.076    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[0]
    SLICE_X16Y204        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.111 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred3to0_i_2/O
                         net (fo=6, routed)           0.331     4.442    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred1to0_reg_0
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred1to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.331     7.924    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred1to0_reg/C
                         clock pessimism              0.124     8.048    
                         clock uncertainty           -0.046     8.002    
    SLICE_X19Y204        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.027    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred1to0_reg
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.779ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred0to0_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.557ns (22.218%)  route 1.950ns (77.782%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 7.928 - 6.400 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.703ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.637ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.529     1.745    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X13Y236        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y236        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.824 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/Q
                         net (fo=2, routed)           0.381     2.205    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[6]
    SLICE_X14Y210        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.362 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[6]_i_1/O
                         net (fo=14, routed)          1.166     3.528    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[0]
    SLICE_X16Y204        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.626 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5/O
                         net (fo=1, routed)           0.171     3.797    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5_n_0
    SLICE_X16Y204        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.847 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2/O
                         net (fo=1, routed)           0.089     3.936    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2_n_0
    SLICE_X17Y204        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.987 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_1/O
                         net (fo=3, routed)           0.094     4.081    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[0]
    SLICE_X16Y204        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     4.203 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred0to0_i_1/O
                         net (fo=1, routed)           0.049     4.252    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_nxt_0
    SLICE_X16Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred0to0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.335     7.928    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X16Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred0to0_reg/C
                         clock pessimism              0.124     8.052    
                         clock uncertainty           -0.046     8.006    
    SLICE_X16Y204        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.031    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred0to0_reg
  -------------------------------------------------------------------
                         required time                          8.031    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  3.779    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.606ns (23.617%)  route 1.960ns (76.383%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 7.981 - 6.400 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.521ns (routing 0.703ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.637ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.521     1.737    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X20Y205        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y205        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.817 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[7]/Q
                         net (fo=66, routed)          0.622     2.439    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg_n_0_[7]
    SLICE_X25Y203        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.587 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[4]_i_2/O
                         net (fo=31, routed)          0.330     2.917    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_terminate_d1[4]
    SLICE_X22Y199        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     3.006 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[0]_i_2/O
                         net (fo=29, routed)          0.237     3.243    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt2
    SLICE_X22Y203        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     3.366 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8/O
                         net (fo=53, routed)          0.516     3.882    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_8_n_0
    SLICE_X26Y206        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.068     3.950 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[38]_i_3__0/O
                         net (fo=1, routed)           0.206     4.156    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[38]_i_3__0_n_0
    SLICE_X26Y206        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     4.254 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[38]_i_1__1/O
                         net (fo=1, routed)           0.049     4.303    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[38]
    SLICE_X26Y206        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.388     7.981    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X26Y206        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[38]/C
                         clock pessimism              0.127     8.108    
                         clock uncertainty           -0.046     8.061    
    SLICE_X26Y206        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.086    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[38]
  -------------------------------------------------------------------
                         required time                          8.086    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred7to4_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.598ns (24.132%)  route 1.880ns (75.868%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 7.915 - 6.400 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.703ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.637ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.529     1.745    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X13Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.824 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[46]/Q
                         net (fo=3, routed)           0.403     2.227    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[46]
    SLICE_X14Y211        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.384 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[46]_i_1/O
                         net (fo=12, routed)          0.629     3.013    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[40]
    SLICE_X19Y210        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     3.129 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[6]_i_5/O
                         net (fo=1, routed)           0.200     3.329    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[6]_i_5_n_0
    SLICE_X19Y210        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     3.378 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[6]_i_4/O
                         net (fo=1, routed)           0.039     3.417    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[6]_i_4_n_0
    SLICE_X19Y210        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.453 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[6]_i_1/O
                         net (fo=2, routed)           0.281     3.734    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/D[6]
    SLICE_X18Y210        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     3.785 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred7to4_i_3/O
                         net (fo=2, routed)           0.313     4.098    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/i_DECODER/valid_ctrl_nxt052_out
    SLICE_X19Y209        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     4.208 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_andred7to4_i_1/O
                         net (fo=1, routed)           0.015     4.223    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred7to4_reg_0
    SLICE_X19Y209        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred7to4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.322     7.915    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X19Y209        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred7to4_reg/C
                         clock pessimism              0.125     8.040    
                         clock uncertainty           -0.046     7.993    
    SLICE_X19Y209        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.018    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_andred7to4_reg
  -------------------------------------------------------------------
                         required time                          8.018    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_no_error_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.435ns (17.470%)  route 2.055ns (82.530%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 7.930 - 6.400 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.529ns (routing 0.703ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.637ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.529     1.745    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/rx_clk_out_0
    SLICE_X13Y236        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y236        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     1.824 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[6]/Q
                         net (fo=2, routed)           0.381     2.205    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[6]
    SLICE_X14Y210        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.362 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/data[6]_i_1/O
                         net (fo=14, routed)          1.166     3.528    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[57]_0[0]
    SLICE_X16Y204        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     3.626 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5/O
                         net (fo=1, routed)           0.171     3.797    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_5_n_0
    SLICE_X16Y204        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.847 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2/O
                         net (fo=1, routed)           0.089     3.936    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_2_n_0
    SLICE_X17Y204        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.987 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/valid_ctrl_no_error[0]_i_1/O
                         net (fo=3, routed)           0.248     4.235    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/D[0]
    SLICE_X18Y203        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_no_error_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.337     7.930    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X18Y203        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_no_error_reg[0]/C
                         clock pessimism              0.124     8.054    
                         clock uncertainty           -0.046     8.008    
    SLICE_X18Y203        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.033    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/valid_ctrl_no_error_reg[0]
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                  3.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.430ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.867     0.993    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y210        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y210        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.032 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[40]/Q
                         net (fo=1, routed)           0.033     1.065    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[40]
    SLICE_X22Y210        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.985     1.125    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y210        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[47]/C
                         clock pessimism             -0.126     0.999    
    SLICE_X22Y210        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.046    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.873ns (routing 0.386ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.430ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.873     0.999    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y203        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y203        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.038 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[52]/Q
                         net (fo=1, routed)           0.033     1.071    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[52]
    SLICE_X22Y203        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.992     1.132    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y203        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[51]/C
                         clock pessimism             -0.127     1.005    
    SLICE_X22Y203        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.052    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.875ns (routing 0.386ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.430ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.875     1.001    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y200        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y200        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.040 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[24]/Q
                         net (fo=1, routed)           0.033     1.073    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[24]
    SLICE_X22Y200        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.994     1.134    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y200        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]/C
                         clock pessimism             -0.127     1.007    
    SLICE_X22Y200        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.054    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.058ns (26.364%)  route 0.162ns (73.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.416ns (routing 0.637ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.703ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.416     1.609    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X27Y193        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y193        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.667 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo_reg[48]/Q
                         net (fo=1, routed)           0.162     1.829    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/DIA0
    SLICE_X28Y188        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.648     1.864    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/WCLK
    SLICE_X28Y188        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMA/CLK
                         clock pessimism             -0.131     1.733    
    SLICE_X28Y188        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     1.810    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_7_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.059ns (30.729%)  route 0.133ns (69.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      1.380ns (routing 0.637ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.703ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.380     1.573    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X22Y208        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y208        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.632 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_7_reg[7]/Q
                         net (fo=1, routed)           0.133     1.765    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_7[7]
    SLICE_X24Y208        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_7_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.599     1.815    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X24Y208        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_7_d1_reg[7]/C
                         clock pessimism             -0.132     1.683    
    SLICE_X24Y208        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.743    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrl_7_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.058ns (28.431%)  route 0.146ns (71.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.388ns (routing 0.637ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.615ns (routing 0.703ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.388     1.581    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X23Y199        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y199        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.639 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[16]/Q
                         net (fo=3, routed)           0.146     1.785    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0[16]
    SLICE_X24Y195        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.615     1.831    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X24Y195        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[16]/C
                         clock pessimism             -0.131     1.700    
    SLICE_X24Y195        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.762    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.889ns (routing 0.386ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.430ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.889     1.015    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X24Y193        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y193        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.053 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[22]/Q
                         net (fo=1, routed)           0.039     1.092    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg_n_0_[22]
    SLICE_X24Y193        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.010     1.150    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X24Y193        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[22]/C
                         clock pessimism             -0.129     1.021    
    SLICE_X24Y193        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.068    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.839ns (routing 0.386ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.430ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.839     0.965    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X18Y196        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y196        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.004 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[4]/Q
                         net (fo=1, routed)           0.038     1.042    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[4]
    SLICE_X18Y196        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.953     1.093    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X18Y196        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[3]/C
                         clock pessimism             -0.122     0.971    
    SLICE_X18Y196        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.018    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.878ns (routing 0.386ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.430ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.878     1.004    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X24Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y204        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.043 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[54]/Q
                         net (fo=1, routed)           0.038     1.081    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[54]
    SLICE_X24Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.998     1.138    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X24Y204        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[49]/C
                         clock pessimism             -0.128     1.010    
    SLICE_X24Y204        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.057    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.430ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.867     0.993    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X23Y208        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.032 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[51]/Q
                         net (fo=1, routed)           0.038     1.070    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[51]
    SLICE_X23Y208        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.985     1.125    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X23Y208        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[52]/C
                         clock pessimism             -0.126     0.999    
    SLICE_X23Y208        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.046    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.400       5.110      BUFG_GT_X0Y117      tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X27Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X27Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X27Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X27Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X27Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X27Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Min Period        n/a     RAMS32/CLK               n/a                      1.064         6.400       5.336      SLICE_X27Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMD/CLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y186       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMC_D1/CLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y187       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y187       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y187       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y187       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y187       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X28Y187       tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMC_D1/CLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.010       0.837      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.022       0.859      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.216ns (5.279%)  route 3.876ns (94.721%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 8.711 - 6.400 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 1.120ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.119ns (routing 1.017ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.268     2.483    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X33Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.562 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.634     4.196    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/ADDRC1
    SLICE_X37Y145        RAMD32 (Prop_G5LUT_SLICEM_RADR1_O)
                                                      0.137     4.333 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/O
                         net (fo=1, routed)           2.242     6.575    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[4]
    SLICE_X38Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.119     8.711    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X38Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]/C
                         clock pessimism              0.190     8.901    
                         clock uncertainty           -0.046     8.854    
    SLICE_X38Y143        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.879    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.204ns (6.615%)  route 2.880ns (93.385%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 8.632 - 6.400 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 1.120ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.040ns (routing 1.017ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.268     2.483    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X33Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.562 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.603     4.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/ADDRA1
    SLICE_X37Y142        RAMD32 (Prop_A6LUT_SLICEM_RADR1_O)
                                                      0.125     4.290 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/RAMA_D1/O
                         net (fo=1, routed)           1.277     5.567    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[19]
    SLICE_X37Y137        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.040     8.632    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X37Y137        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[19]/C
                         clock pessimism              0.188     8.820    
                         clock uncertainty           -0.046     8.773    
    SLICE_X37Y137        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.798    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[19]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.222ns (7.215%)  route 2.855ns (92.785%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 8.632 - 6.400 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 1.120ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.040ns (routing 1.017ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.268     2.483    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X33Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.562 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.676     4.238    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_7/ADDRB1
    SLICE_X37Y144        RAMD32 (Prop_B5LUT_SLICEM_RADR1_O)
                                                      0.143     4.381 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_7/RAMB/O
                         net (fo=1, routed)           1.179     5.560    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[44]
    SLICE_X37Y138        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.040     8.632    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X37Y138        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[44]/C
                         clock pessimism              0.188     8.820    
                         clock uncertainty           -0.046     8.773    
    SLICE_X37Y138        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     8.798    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[44]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.193ns (6.278%)  route 2.881ns (93.722%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 8.634 - 6.400 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 1.120ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.042ns (routing 1.017ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.268     2.483    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X33Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y143        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.563 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/Q
                         net (fo=77, routed)          1.458     4.021    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/ADDRA2
    SLICE_X37Y143        RAMD32 (Prop_E5LUT_SLICEM_RADR2_O)
                                                      0.113     4.134 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMA/O
                         net (fo=1, routed)           1.423     5.557    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[24]
    SLICE_X37Y135        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.042     8.634    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X37Y135        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]/C
                         clock pessimism              0.188     8.822    
                         clock uncertainty           -0.046     8.775    
    SLICE_X37Y135        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.800    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.204ns (6.557%)  route 2.907ns (93.443%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 8.715 - 6.400 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 1.120ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.017ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.268     2.483    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X33Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.562 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.356     3.918    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/ADDRA1
    SLICE_X37Y145        RAMD32 (Prop_A6LUT_SLICEM_RADR1_O)
                                                      0.125     4.043 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMA_D1/O
                         net (fo=1, routed)           1.551     5.594    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[7]
    SLICE_X38Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.123     8.715    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X38Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[7]/C
                         clock pessimism              0.190     8.905    
                         clock uncertainty           -0.046     8.858    
    SLICE_X38Y141        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     8.883    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.222ns (7.398%)  route 2.779ns (92.602%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 8.634 - 6.400 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 1.120ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.042ns (routing 1.017ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.268     2.483    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X33Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.562 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.604     4.166    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/ADDRB1
    SLICE_X37Y142        RAMD32 (Prop_B5LUT_SLICEM_RADR1_O)
                                                      0.143     4.309 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/RAMB/O
                         net (fo=1, routed)           1.175     5.484    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[20]
    SLICE_X37Y135        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.042     8.634    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X37Y135        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[20]/C
                         clock pessimism              0.188     8.822    
                         clock uncertainty           -0.046     8.775    
    SLICE_X37Y135        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.800    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[20]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.221ns (7.396%)  route 2.767ns (92.604%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.232ns = ( 8.632 - 6.400 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 1.120ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.040ns (routing 1.017ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.268     2.483    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X33Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.562 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.554     4.116    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/ADDRB1
    SLICE_X37Y144        RAMD32 (Prop_F5LUT_SLICEM_RADR1_O)
                                                      0.142     4.258 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_6/RAMB/O
                         net (fo=1, routed)           1.213     5.471    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[38]
    SLICE_X37Y138        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.040     8.632    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X37Y138        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[38]/C
                         clock pessimism              0.188     8.820    
                         clock uncertainty           -0.046     8.773    
    SLICE_X37Y138        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.798    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[38]
  -------------------------------------------------------------------
                         required time                          8.798    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/mac_rx_data_z_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.718ns (23.541%)  route 2.332ns (76.459%))
  Logic Levels:           7  (CARRY8=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 8.849 - 6.400 ) 
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.416ns (routing 1.120ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.257ns (routing 1.017ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.416     2.631    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X42Y100        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/mac_rx_data_z_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.708 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/mac_rx_data_z_reg[6]/Q
                         net (fo=8, routed)           1.022     3.730    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/FSM_onehot_rx_state[5]_i_28__0_0[6]
    SLICE_X69Y99         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.783 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/FSM_onehot_rx_state[5]_i_52__0/O
                         net (fo=1, routed)           0.179     3.962    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/FSM_onehot_rx_state[5]_i_52__0_n_0
    SLICE_X72Y98         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.091     4.053 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/FSM_onehot_rx_state[5]_i_26__0/O
                         net (fo=1, routed)           0.014     4.067    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/FSM_onehot_rx_state[5]_i_26__0_n_0
    SLICE_X72Y98         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.223 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/FSM_onehot_rx_state_reg[5]_i_7__0/CO[7]
                         net (fo=1, routed)           0.026     4.249    zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/FSM_onehot_rx_state_reg[5]_i_7__0_n_0
    SLICE_X72Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057     4.306 r  zcu111_tengbe_tx_rx_direct_gbe0/wb_attach_inst/FSM_onehot_rx_state_reg[5]_i_2__0/CO[2]
                         net (fo=2, routed)           0.400     4.706    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CO[0]
    SLICE_X66Y95         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.744 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_6__0/O
                         net (fo=2, routed)           0.282     5.026    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_6__0_n_0
    SLICE_X60Y95         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     5.149 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_2__0/O
                         net (fo=1, routed)           0.343     5.492    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_2__0_n_0
    SLICE_X66Y92         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.615 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_1__0/O
                         net (fo=1, routed)           0.066     5.681    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_1__0_n_0
    SLICE_X66Y92         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.257     8.849    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X66Y92         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg/C
                         clock pessimism              0.200     9.049    
                         clock uncertainty           -0.046     9.003    
    SLICE_X66Y92         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     9.028    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg
  -------------------------------------------------------------------
                         required time                          9.028    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.197ns (6.635%)  route 2.772ns (93.365%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 8.634 - 6.400 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 1.120ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.042ns (routing 1.017ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.268     2.483    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X33Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y143        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.563 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[2]/Q
                         net (fo=77, routed)          1.455     4.018    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/ADDRB2
    SLICE_X37Y143        RAMD32 (Prop_F5LUT_SLICEM_RADR2_O)
                                                      0.117     4.135 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_4/RAMB/O
                         net (fo=1, routed)           1.317     5.452    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[26]
    SLICE_X37Y135        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.042     8.634    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X37Y135        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[26]/C
                         clock pessimism              0.188     8.822    
                         clock uncertainty           -0.046     8.775    
    SLICE_X37Y135        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     8.800    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[26]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.202ns (6.866%)  route 2.740ns (93.134%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 8.634 - 6.400 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 1.120ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.042ns (routing 1.017ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.268     2.483    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X33Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y143        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.562 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_reg[1]/Q
                         net (fo=77, routed)          1.635     4.197    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/ADDRC1
    SLICE_X37Y145        RAMD32 (Prop_C6LUT_SLICEM_RADR1_O)
                                                      0.123     4.320 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_1/RAMC_D1/O
                         net (fo=1, routed)           1.105     5.425    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[11]
    SLICE_X37Y136        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.042     8.634    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X37Y136        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[11]/C
                         clock pessimism              0.188     8.822    
                         clock uncertainty           -0.046     8.775    
    SLICE_X37Y136        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.800    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  3.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.327%)  route 0.171ns (74.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      2.340ns (routing 1.017ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.622ns (routing 1.120ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.340     2.532    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X77Y59         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y59         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.590 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.171     2.761    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X76Y60         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.622     2.837    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X76Y60         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.148     2.689    
    SLICE_X76Y60         FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.751    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      2.280ns (routing 1.017ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.120ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     2.472    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y80         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.530 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=92, routed)          0.129     2.659    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH0
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.610     2.825    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMA/CLK
                         clock pessimism             -0.262     2.563    
    SLICE_X67Y84         RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.648    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMA
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      2.280ns (routing 1.017ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.120ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     2.472    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y80         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.530 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=92, routed)          0.129     2.659    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH0
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.610     2.825    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMB/CLK
                         clock pessimism             -0.262     2.563    
    SLICE_X67Y84         RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.648    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMB
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      2.280ns (routing 1.017ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.120ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     2.472    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y80         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.530 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=92, routed)          0.129     2.659    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH0
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.610     2.825    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMC/CLK
                         clock pessimism             -0.262     2.563    
    SLICE_X67Y84         RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.648    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMC
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      2.280ns (routing 1.017ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.120ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     2.472    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y80         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.530 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=92, routed)          0.129     2.659    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH0
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.610     2.825    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMD/CLK
                         clock pessimism             -0.262     2.563    
    SLICE_X67Y84         RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.648    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMD
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAME/WADR0
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      2.280ns (routing 1.017ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.120ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     2.472    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y80         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.530 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=92, routed)          0.129     2.659    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH0
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.610     2.825    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAME/CLK
                         clock pessimism             -0.262     2.563    
    SLICE_X67Y84         RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.648    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAME
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMF/WADR0
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      2.280ns (routing 1.017ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.120ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     2.472    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y80         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.530 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=92, routed)          0.129     2.659    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH0
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMF/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.610     2.825    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMF/CLK
                         clock pessimism             -0.262     2.563    
    SLICE_X67Y84         RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.648    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMF
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMG/WADR0
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      2.280ns (routing 1.017ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.120ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     2.472    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y80         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.530 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=92, routed)          0.129     2.659    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH0
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMG/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.610     2.825    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMG/CLK
                         clock pessimism             -0.262     2.563    
    SLICE_X67Y84         RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.648    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMG
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      2.280ns (routing 1.017ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.120ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     2.472    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X67Y80         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.530 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=92, routed)          0.129     2.659    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH0
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.610     2.825    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X67Y84         RAMD64E                                      r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMH/CLK
                         clock pessimism             -0.262     2.563    
    SLICE_X67Y84         RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.648    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMH
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.059ns (24.895%)  route 0.178ns (75.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      2.149ns (routing 1.017ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.419ns (routing 1.120ns, distribution 1.299ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.149     2.341    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X40Y132        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[43]/Q
                         net (fo=2, routed)           0.178     2.578    zcu111_tengbe_tx_rx_direct_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[43]
    SLICE_X40Y117        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.419     2.634    zcu111_tengbe_tx_rx_direct_gbe0/ten_gig_eth_mac_inst/CLK
    SLICE_X40Y117        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[43]/C
                         clock pessimism             -0.130     2.504    
    SLICE_X40Y117        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.566    zcu111_tengbe_tx_rx_direct_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X5Y14        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB18_X7Y32        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X7Y18        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X7Y17        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X7Y19        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X7Y12        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X7Y11        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X7Y15        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X7Y18        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X7Y19        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X7Y17        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X7Y12        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X7Y11        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X5Y13        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X7Y18        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X7Y17        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X7Y19        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X7Y12        zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X7Y15        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X5Y13        zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.023       0.601      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.011       0.618      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.022       0.731      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.011       0.752      GTYE4_CHANNEL_X0Y4  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        2.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.564ns (15.439%)  route 3.089ns (84.561%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 8.457 - 6.400 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.113ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.865ns (routing 1.010ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.217     2.432    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X39Y148        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.510 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/Q
                         net (fo=8, routed)           0.731     3.241    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_0_in138_in
    SLICE_X36Y156        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     3.276 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106/O
                         net (fo=9, routed)           0.580     3.856    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106_n_0
    SLICE_X38Y157        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.979 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_76/O
                         net (fo=1, routed)           0.520     4.499    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_partial_crc[6]
    SLICE_X37Y157        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.551 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_24/O
                         net (fo=8, routed)           0.569     5.120    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[41]
    SLICE_X38Y161        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.208 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6/O
                         net (fo=1, routed)           0.089     5.297    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6_n_0
    SLICE_X38Y161        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.387 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3/O
                         net (fo=6, routed)           0.551     5.938    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3_n_0
    SLICE_X36Y162        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.036 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[2]_i_1/O
                         net (fo=1, routed)           0.049     6.085    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_nxt[2]
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.865     8.457    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[2]/C
                         clock pessimism              0.178     8.635    
                         clock uncertainty           -0.046     8.589    
    SLICE_X36Y162        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.614    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.564ns (15.444%)  route 3.088ns (84.556%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 8.457 - 6.400 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.113ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.865ns (routing 1.010ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.217     2.432    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X39Y148        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.510 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/Q
                         net (fo=8, routed)           0.731     3.241    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_0_in138_in
    SLICE_X36Y156        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     3.276 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106/O
                         net (fo=9, routed)           0.580     3.856    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106_n_0
    SLICE_X38Y157        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.979 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_76/O
                         net (fo=1, routed)           0.520     4.499    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_partial_crc[6]
    SLICE_X37Y157        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.551 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_24/O
                         net (fo=8, routed)           0.569     5.120    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[41]
    SLICE_X38Y161        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.208 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6/O
                         net (fo=1, routed)           0.089     5.297    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6_n_0
    SLICE_X38Y161        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.387 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3/O
                         net (fo=6, routed)           0.551     5.938    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3_n_0
    SLICE_X36Y162        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     6.036 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[4]_i_1/O
                         net (fo=1, routed)           0.048     6.084    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_nxt[4]
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.865     8.457    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[4]/C
                         clock pessimism              0.178     8.635    
                         clock uncertainty           -0.046     8.589    
    SLICE_X36Y162        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.614    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.582ns (15.989%)  route 3.058ns (84.011%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 8.457 - 6.400 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.113ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.865ns (routing 1.010ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.217     2.432    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X39Y148        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.510 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/Q
                         net (fo=8, routed)           0.731     3.241    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_0_in138_in
    SLICE_X36Y156        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     3.276 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106/O
                         net (fo=9, routed)           0.580     3.856    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106_n_0
    SLICE_X38Y157        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.979 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_76/O
                         net (fo=1, routed)           0.520     4.499    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_partial_crc[6]
    SLICE_X37Y157        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.551 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_24/O
                         net (fo=8, routed)           0.569     5.120    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[41]
    SLICE_X38Y161        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.208 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6/O
                         net (fo=1, routed)           0.089     5.297    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6_n_0
    SLICE_X38Y161        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.387 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3/O
                         net (fo=6, routed)           0.551     5.938    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3_n_0
    SLICE_X36Y162        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.116     6.054 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[5]_i_1/O
                         net (fo=1, routed)           0.018     6.072    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_nxt[5]
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.865     8.457    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[5]/C
                         clock pessimism              0.178     8.635    
                         clock uncertainty           -0.046     8.589    
    SLICE_X36Y162        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     8.614    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.578ns (15.901%)  route 3.057ns (84.099%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 8.457 - 6.400 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.113ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.865ns (routing 1.010ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.217     2.432    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X39Y148        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.510 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/Q
                         net (fo=8, routed)           0.731     3.241    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_0_in138_in
    SLICE_X36Y156        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     3.276 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106/O
                         net (fo=9, routed)           0.580     3.856    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106_n_0
    SLICE_X38Y157        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.979 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_76/O
                         net (fo=1, routed)           0.520     4.499    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_partial_crc[6]
    SLICE_X37Y157        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.551 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_24/O
                         net (fo=8, routed)           0.569     5.120    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[41]
    SLICE_X38Y161        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.208 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6/O
                         net (fo=1, routed)           0.089     5.297    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6_n_0
    SLICE_X38Y161        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.387 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3/O
                         net (fo=6, routed)           0.551     5.938    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3_n_0
    SLICE_X36Y162        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.112     6.050 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_1/O
                         net (fo=1, routed)           0.017     6.067    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_nxt[6]
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.865     8.457    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[6]/C
                         clock pessimism              0.178     8.635    
                         clock uncertainty           -0.046     8.589    
    SLICE_X36Y162        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.614    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.565ns (15.694%)  route 3.035ns (84.306%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 8.457 - 6.400 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.113ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.865ns (routing 1.010ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.217     2.432    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X39Y148        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.510 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/Q
                         net (fo=8, routed)           0.731     3.241    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_0_in138_in
    SLICE_X36Y156        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     3.276 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106/O
                         net (fo=9, routed)           0.580     3.856    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106_n_0
    SLICE_X38Y157        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.979 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_76/O
                         net (fo=1, routed)           0.520     4.499    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_partial_crc[6]
    SLICE_X37Y157        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.551 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_24/O
                         net (fo=8, routed)           0.569     5.120    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[41]
    SLICE_X38Y161        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.208 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6/O
                         net (fo=1, routed)           0.089     5.297    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6_n_0
    SLICE_X38Y161        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.387 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3/O
                         net (fo=6, routed)           0.497     5.884    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3_n_0
    SLICE_X36Y162        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.983 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[0]_i_1/O
                         net (fo=1, routed)           0.049     6.032    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_nxt[0]
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.865     8.457    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[0]/C
                         clock pessimism              0.178     8.635    
                         clock uncertainty           -0.046     8.589    
    SLICE_X36Y162        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.614    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.576ns (16.103%)  route 3.001ns (83.897%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.057ns = ( 8.457 - 6.400 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.113ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.865ns (routing 1.010ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.217     2.432    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X39Y148        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.510 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/Q
                         net (fo=8, routed)           0.731     3.241    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_0_in138_in
    SLICE_X36Y156        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     3.276 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106/O
                         net (fo=9, routed)           0.580     3.856    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106_n_0
    SLICE_X38Y157        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.979 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_76/O
                         net (fo=1, routed)           0.520     4.499    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_partial_crc[6]
    SLICE_X37Y157        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.551 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_24/O
                         net (fo=8, routed)           0.569     5.120    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[41]
    SLICE_X38Y161        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     5.208 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6/O
                         net (fo=1, routed)           0.089     5.297    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6_n_0
    SLICE_X38Y161        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.387 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3/O
                         net (fo=6, routed)           0.497     5.884    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3_n_0
    SLICE_X36Y162        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.110     5.994 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[3]_i_1/O
                         net (fo=1, routed)           0.015     6.009    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_nxt[3]
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.865     8.457    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X36Y162        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[3]/C
                         clock pessimism              0.178     8.635    
                         clock uncertainty           -0.046     8.589    
    SLICE_X36Y162        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.614    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/terminate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.503ns (14.257%)  route 3.025ns (85.743%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 8.446 - 6.400 ) 
    Source Clock Delay      (SCD):    2.432ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.217ns (routing 1.113ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.854ns (routing 1.010ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.217     2.432    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X39Y148        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y148        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.510 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/xgmii_tx0_reg[4]/Q
                         net (fo=8, routed)           0.731     3.241    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/p_0_in138_in
    SLICE_X36Y156        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     3.276 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106/O
                         net (fo=9, routed)           0.580     3.856    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_106_n_0
    SLICE_X38Y157        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.979 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_76/O
                         net (fo=1, routed)           0.520     4.499    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_partial_crc[6]
    SLICE_X37Y157        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.551 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_24/O
                         net (fo=8, routed)           0.608     5.159    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[41]
    SLICE_X38Y160        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.249 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/terminate[2]_i_2/O
                         net (fo=1, routed)           0.527     5.776    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/terminate[2]_i_2_n_0
    SLICE_X37Y160        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     5.901 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/terminate[2]_i_1/O
                         net (fo=1, routed)           0.059     5.960    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/terminate[2]_i_1_n_0
    SLICE_X37Y160        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/terminate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.854     8.446    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X37Y160        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/terminate_reg[2]/C
                         clock pessimism              0.178     8.624    
                         clock uncertainty           -0.046     8.578    
    SLICE_X37Y160        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.603    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/terminate_reg[2]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -5.960    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.499ns (15.535%)  route 2.713ns (84.465%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 8.454 - 6.400 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.233ns (routing 1.113ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.862ns (routing 1.010ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.233     2.448    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X48Y148        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.528 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=106, routed)         1.056     3.584    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_state__0[0]
    SLICE_X36Y156        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     3.741 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_61/O
                         net (fo=12, routed)          1.017     4.758    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[4]
    SLICE_X38Y164        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.847 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_6/O
                         net (fo=1, routed)           0.044     4.891    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_6_n_0
    SLICE_X38Y164        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.942 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_3/O
                         net (fo=6, routed)           0.524     5.466    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_3_n_0
    SLICE_X37Y164        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     5.588 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[5]_i_1/O
                         net (fo=1, routed)           0.072     5.660    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_nxt[5]
    SLICE_X37Y164        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.862     8.454    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X37Y164        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[5]/C
                         clock pessimism              0.178     8.632    
                         clock uncertainty           -0.046     8.586    
    SLICE_X37Y164        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.611    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[5]
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.589ns (18.378%)  route 2.616ns (81.622%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 8.455 - 6.400 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.233ns (routing 1.113ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.863ns (routing 1.010ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.233     2.448    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X48Y148        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.528 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=106, routed)         1.056     3.584    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_state__0[0]
    SLICE_X36Y156        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     3.741 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_61/O
                         net (fo=12, routed)          0.876     4.617    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[4]
    SLICE_X40Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.766 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_5/O
                         net (fo=1, routed)           0.044     4.810    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_5_n_0
    SLICE_X40Y164        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.861 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_2/O
                         net (fo=7, routed)           0.582     5.443    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_2_n_0
    SLICE_X37Y166        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     5.595 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[0]_i_1/O
                         net (fo=1, routed)           0.058     5.653    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_nxt[0]
    SLICE_X37Y166        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.863     8.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X37Y166        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[0]/C
                         clock pessimism              0.178     8.633    
                         clock uncertainty           -0.046     8.587    
    SLICE_X37Y166        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.612    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[0]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.500ns (15.669%)  route 2.691ns (84.331%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 8.455 - 6.400 ) 
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.233ns (routing 1.113ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.863ns (routing 1.010ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.233     2.448    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X48Y148        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.528 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=106, routed)         1.056     3.584    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tx_state__0[0]
    SLICE_X36Y156        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     3.741 f  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/tengbaser_phy3_i_61/O
                         net (fo=12, routed)          1.017     4.758    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[4]
    SLICE_X38Y164        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.847 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_6/O
                         net (fo=1, routed)           0.044     4.891    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_6_n_0
    SLICE_X38Y164        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.942 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_3/O
                         net (fo=6, routed)           0.515     5.457    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[6]_i_3_n_0
    SLICE_X37Y166        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     5.580 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7[2]_i_1/O
                         net (fo=1, routed)           0.059     5.639    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_nxt[2]
    SLICE_X37Y166        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.863     8.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X37Y166        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[2]/C
                         clock pessimism              0.178     8.633    
                         clock uncertainty           -0.046     8.587    
    SLICE_X37Y166        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.612    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_7_reg[2]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  2.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.149ns (routing 0.606ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.678ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.149     1.274    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X32Y163        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y163        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.313 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.033     1.346    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/D[0]
    SLICE_X32Y163        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.297     1.436    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X32Y163        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[0]/C
                         clock pessimism             -0.156     1.280    
    SLICE_X32Y163        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.327    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.151ns (routing 0.606ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.678ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.151     1.276    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X33Y164        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.315 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[12]/Q
                         net (fo=1, routed)           0.033     1.348    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/D[12]
    SLICE_X33Y164        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.298     1.437    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X33Y164        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[12]/C
                         clock pessimism             -0.155     1.282    
    SLICE_X33Y164        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.329    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.149ns (routing 0.606ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.678ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.149     1.274    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X33Y160        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y160        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.313 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[14]/Q
                         net (fo=1, routed)           0.033     1.346    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/D[14]
    SLICE_X33Y160        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.296     1.435    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X33Y160        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[14]/C
                         clock pessimism             -0.155     1.280    
    SLICE_X33Y160        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.327    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.158ns (routing 0.606ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.678ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.158     1.283    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X32Y166        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y166        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.322 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[16]/Q
                         net (fo=1, routed)           0.033     1.355    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/D[16]
    SLICE_X32Y166        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.307     1.446    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X32Y166        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[16]/C
                         clock pessimism             -0.157     1.289    
    SLICE_X32Y166        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.336    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.152ns (routing 0.606ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.678ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.152     1.277    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X33Y168        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y168        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.316 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[25]/Q
                         net (fo=1, routed)           0.033     1.349    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/D[25]
    SLICE_X33Y168        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.299     1.438    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X33Y168        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[25]/C
                         clock pessimism             -0.155     1.283    
    SLICE_X33Y168        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.330    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.154ns (routing 0.606ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.678ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.154     1.279    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X32Y165        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.318 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[32]/Q
                         net (fo=1, routed)           0.033     1.351    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/D[32]
    SLICE_X32Y165        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.302     1.441    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X32Y165        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[32]/C
                         clock pessimism             -0.156     1.285    
    SLICE_X32Y165        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.332    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.163ns (routing 0.606ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.678ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.163     1.288    zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/CLK
    SLICE_X32Y169        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y169        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.327 r  zcu111_tengbe_tx_rx_direct_gbe1/ten_gig_eth_mac_inst/rx_data_reg[36]/Q
                         net (fo=1, routed)           0.033     1.360    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/D[36]
    SLICE_X32Y169        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.313     1.452    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X32Y169        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[36]/C
                         clock pessimism             -0.158     1.294    
    SLICE_X32Y169        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.341    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/mac_rx_data_z_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.210ns (routing 0.606ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.678ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.210     1.335    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y156        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y156        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.374 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.033     1.407    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[28]
    SLICE_X43Y156        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.365     1.504    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X43Y156        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                         clock pessimism             -0.163     1.341    
    SLICE_X43Y156        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.388    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.217ns (routing 0.606ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.678ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.217     1.342    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X44Y155        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y155        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.381 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/Q
                         net (fo=1, routed)           0.033     1.414    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[30]
    SLICE_X44Y155        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.370     1.509    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X44Y155        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]/C
                         clock pessimism             -0.161     1.348    
    SLICE_X44Y155        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.395    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.223ns (routing 0.606ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.678ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.223     1.348    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y154        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y154        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.387 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/Q
                         net (fo=1, routed)           0.033     1.420    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[56]
    SLICE_X47Y154        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.378     1.517    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X47Y154        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/C
                         clock pessimism             -0.163     1.354    
    SLICE_X47Y154        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.401    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y27        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X4Y28        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y29        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y30        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y28        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y29        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y26        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y27        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y29        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y29        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y28        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y28        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y27        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X4Y58        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y30        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y27        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y29        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y26        zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y26        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X4Y27        zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.023       0.601      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.011       0.618      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.022       0.731      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.011       0.752      GTYE4_CHANNEL_X0Y7  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclkpcs_out[0]
  To Clock:  txoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.166ns (16.323%)  route 0.851ns (83.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.379ns = ( 6.585 - 6.206 ) 
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.174ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.379ns (routing 0.128ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.591     0.591    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y243         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.669 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.779     1.448    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X1Y243         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.536 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.072     1.608    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.379     6.585    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.203     6.788    
                         clock uncertainty           -0.046     6.742    
    SLICE_X1Y243         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.767    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.175ns (17.785%)  route 0.809ns (82.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.379ns = ( 6.585 - 6.206 ) 
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.174ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.379ns (routing 0.128ns, distribution 0.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.591     0.591    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y243         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.669 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.779     1.448    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X1Y243         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     1.545 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.030     1.575    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.379     6.585    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.203     6.788    
                         clock uncertainty           -0.046     6.742    
    SLICE_X1Y243         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.767    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.080ns (11.127%)  route 0.639ns (88.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.330ns = ( 6.536 - 6.206 ) 
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.524ns (routing 0.174ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.330ns (routing 0.128ns, distribution 0.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.524     0.524    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.604 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.639     1.243    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.330     6.536    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.154     6.691    
                         clock uncertainty           -0.046     6.644    
    SLICE_X0Y243         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.669    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.669    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.080ns (11.511%)  route 0.615ns (88.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.330ns = ( 6.536 - 6.206 ) 
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.519ns (routing 0.174ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.330ns (routing 0.128ns, distribution 0.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.519     0.519    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.599 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.615     1.214    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.330     6.536    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.181     6.717    
                         clock uncertainty           -0.046     6.671    
    SLICE_X0Y243         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.696    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.081ns (17.609%)  route 0.379ns (82.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.378ns = ( 6.584 - 6.206 ) 
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.519ns (routing 0.174ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.378ns (routing 0.128ns, distribution 0.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.519     0.519    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.600 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.379     0.979    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.378     6.584    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.103     6.687    
                         clock uncertainty           -0.046     6.640    
    SLICE_X1Y243         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074     6.566    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.081ns (17.609%)  route 0.379ns (82.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.378ns = ( 6.584 - 6.206 ) 
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.519ns (routing 0.174ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.378ns (routing 0.128ns, distribution 0.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.519     0.519    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.600 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.379     0.979    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.378     6.584    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.103     6.687    
                         clock uncertainty           -0.046     6.640    
    SLICE_X1Y243         FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.074     6.566    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.080ns (15.152%)  route 0.448ns (84.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.330ns = ( 6.536 - 6.206 ) 
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.519ns (routing 0.174ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.330ns (routing 0.128ns, distribution 0.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.519     0.519    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.599 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.448     1.047    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.330     6.536    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.181     6.717    
                         clock uncertainty           -0.046     6.671    
    SLICE_X0Y243         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.696    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.081ns (16.598%)  route 0.407ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.330ns = ( 6.536 - 6.206 ) 
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.519ns (routing 0.174ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.330ns (routing 0.128ns, distribution 0.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.519     0.519    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.600 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.407     1.007    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.330     6.536    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.181     6.717    
                         clock uncertainty           -0.046     6.671    
    SLICE_X0Y243         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.696    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.061ns (21.631%)  route 0.221ns (78.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.330ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.330ns (routing 0.128ns, distribution 0.202ns)
  Clock Net Delay (Destination): 0.590ns (routing 0.174ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.330     0.330    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.391 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.221     0.612    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.590     0.590    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.103     0.487    
    SLICE_X1Y243         FDRE (Hold_HFF2_SLICEM_C_R)
                                                     -0.015     0.472    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.472    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.061ns (21.631%)  route 0.221ns (78.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.330ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.330ns (routing 0.128ns, distribution 0.202ns)
  Clock Net Delay (Destination): 0.590ns (routing 0.174ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.330     0.330    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.391 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.221     0.612    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.590     0.590    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.103     0.487    
    SLICE_X1Y243         FDRE (Hold_GFF2_SLICEM_C_R)
                                                     -0.015     0.472    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.472    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.102ns (49.275%)  route 0.105ns (50.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.401ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.316ns (routing 0.128ns, distribution 0.188ns)
  Clock Net Delay (Destination): 0.401ns (routing 0.164ns, distribution 0.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.316     0.316    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y243         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.357 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=2, routed)           0.096     0.453    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[2]
    SLICE_X1Y243         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.061     0.514 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.009     0.523    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.401     0.401    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.079     0.322    
    SLICE_X1Y243         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.369    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.040ns (18.349%)  route 0.178ns (81.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.279ns (routing 0.128ns, distribution 0.151ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.164ns, distribution 0.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.279     0.279    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.319 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.178     0.497    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.353     0.353    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.068     0.285    
    SLICE_X0Y243         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.332    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.332    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.040ns (18.182%)  route 0.180ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.279ns (routing 0.128ns, distribution 0.151ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.164ns, distribution 0.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.279     0.279    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.319 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.180     0.499    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.353     0.353    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.068     0.285    
    SLICE_X0Y243         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.332    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.332    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.040ns (11.834%)  route 0.298ns (88.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.279ns (routing 0.128ns, distribution 0.151ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.164ns, distribution 0.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.279     0.279    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.319 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.298     0.617    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.353     0.353    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.068     0.285    
    SLICE_X0Y243         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.332    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.332    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.039ns (11.048%)  route 0.314ns (88.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.282ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.282ns (routing 0.128ns, distribution 0.154ns)
  Clock Net Delay (Destination): 0.353ns (routing 0.164ns, distribution 0.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.282     0.282    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y243         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.321 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.314     0.635    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.353     0.353    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y243         FDCE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.063     0.290    
    SLICE_X0Y243         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.337    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.089ns (23.117%)  route 0.296ns (76.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.401ns
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.315ns (routing 0.128ns, distribution 0.187ns)
  Clock Net Delay (Destination): 0.401ns (routing 0.164ns, distribution 0.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.315     0.315    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y243         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.354 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.270     0.624    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X1Y243         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     0.674 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.026     0.700    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.401     0.401    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y243         FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.072     0.329    
    SLICE_X1Y243         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.375    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclkpcs_out[0]
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X1Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X1Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X1Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X1Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X1Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X1Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y243  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclkpcs_out[0]_1
  To Clock:  txoutclkpcs_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.201ns (17.509%)  route 0.947ns (82.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 6.564 - 6.206 ) 
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.556ns (routing 0.174ns, distribution 0.382ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.128ns, distribution 0.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.556     0.556    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y296         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.635 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.898     1.533    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X0Y296         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     1.655 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.049     1.704    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.358     6.564    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.190     6.754    
                         clock uncertainty           -0.046     6.708    
    SLICE_X0Y296         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.733    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -1.704    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.212ns (18.844%)  route 0.913ns (81.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 6.564 - 6.206 ) 
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.556ns (routing 0.174ns, distribution 0.382ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.128ns, distribution 0.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.556     0.556    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y296         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.635 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.898     1.533    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X0Y296         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     1.666 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.015     1.681    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.358     6.564    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.190     6.754    
                         clock uncertainty           -0.046     6.708    
    SLICE_X0Y296         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.733    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.080ns (15.123%)  route 0.449ns (84.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.297ns = ( 6.503 - 6.206 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.466ns (routing 0.174ns, distribution 0.292ns)
  Clock Net Delay (Destination): 0.297ns (routing 0.128ns, distribution 0.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.466     0.466    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.546 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.449     0.995    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.297     6.503    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.161     6.664    
                         clock uncertainty           -0.046     6.618    
    SLICE_X0Y297         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.643    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.081ns (18.664%)  route 0.353ns (81.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 6.566 - 6.206 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.466ns (routing 0.174ns, distribution 0.292ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.128ns, distribution 0.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.466     0.466    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.547 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.353     0.900    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.360     6.566    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.117     6.683    
                         clock uncertainty           -0.046     6.636    
    SLICE_X0Y296         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074     6.562    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.081ns (18.664%)  route 0.353ns (81.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 6.566 - 6.206 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.466ns (routing 0.174ns, distribution 0.292ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.128ns, distribution 0.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.466     0.466    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.547 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.353     0.900    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.360     6.566    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.117     6.683    
                         clock uncertainty           -0.046     6.636    
    SLICE_X0Y296         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     6.562    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.081ns (18.493%)  route 0.357ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.297ns = ( 6.503 - 6.206 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.466ns (routing 0.174ns, distribution 0.292ns)
  Clock Net Delay (Destination): 0.297ns (routing 0.128ns, distribution 0.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.466     0.466    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.547 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.357     0.904    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.297     6.503    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.161     6.664    
                         clock uncertainty           -0.046     6.618    
    SLICE_X0Y297         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     6.643    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.080ns (19.851%)  route 0.323ns (80.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.297ns = ( 6.503 - 6.206 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.471ns (routing 0.174ns, distribution 0.297ns)
  Clock Net Delay (Destination): 0.297ns (routing 0.128ns, distribution 0.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.471     0.471    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.551 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.323     0.874    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.297     6.503    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.134     6.638    
                         clock uncertainty           -0.046     6.591    
    SLICE_X0Y297         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.616    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0]_1 rise@6.206ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.080ns (19.093%)  route 0.339ns (80.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.297ns = ( 6.503 - 6.206 ) 
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.466ns (routing 0.174ns, distribution 0.292ns)
  Clock Net Delay (Destination): 0.297ns (routing 0.128ns, distribution 0.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.466     0.466    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.546 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.339     0.885    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.297     6.503    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.161     6.664    
                         clock uncertainty           -0.046     6.618    
    SLICE_X0Y297         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.643    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  5.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.039ns (21.429%)  route 0.143ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.253ns (routing 0.128ns, distribution 0.125ns)
  Clock Net Delay (Destination): 0.322ns (routing 0.164ns, distribution 0.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.253     0.253    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.292 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.143     0.435    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.322     0.322    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.060     0.262    
    SLICE_X0Y297         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.309    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.040ns (21.505%)  route 0.146ns (78.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.250ns (routing 0.128ns, distribution 0.122ns)
  Clock Net Delay (Destination): 0.322ns (routing 0.164ns, distribution 0.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.250     0.250    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.290 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.146     0.436    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.322     0.322    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.066     0.256    
    SLICE_X0Y297         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.303    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.040ns (20.408%)  route 0.156ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.250ns (routing 0.128ns, distribution 0.122ns)
  Clock Net Delay (Destination): 0.322ns (routing 0.164ns, distribution 0.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.250     0.250    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.290 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.156     0.446    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.322     0.322    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.066     0.256    
    SLICE_X0Y297         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.303    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.061ns (21.864%)  route 0.218ns (78.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.297ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.297ns (routing 0.128ns, distribution 0.169ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.174ns, distribution 0.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.297     0.297    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.358 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.218     0.576    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.561     0.561    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.117     0.444    
    SLICE_X0Y296         FDRE (Hold_HFF2_SLICEL_C_R)
                                                     -0.015     0.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.061ns (21.864%)  route 0.218ns (78.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.297ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.297ns (routing 0.128ns, distribution 0.169ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.174ns, distribution 0.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.297     0.297    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     0.358 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.218     0.576    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.561     0.561    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.117     0.444    
    SLICE_X0Y296         FDRE (Hold_GFF2_SLICEL_C_R)
                                                     -0.015     0.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.429    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.250ns (routing 0.128ns, distribution 0.122ns)
  Clock Net Delay (Destination): 0.322ns (routing 0.164ns, distribution 0.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.250     0.250    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y297         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.290 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.181     0.471    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.322     0.322    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y297         FDCE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.066     0.256    
    SLICE_X0Y297         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.303    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.098ns (41.880%)  route 0.136ns (58.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.382ns
    Source Clock Delay      (SCD):    0.297ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      0.297ns (routing 0.128ns, distribution 0.169ns)
  Clock Net Delay (Destination): 0.382ns (routing 0.164ns, distribution 0.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.297     0.297    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y296         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.338 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=2, routed)           0.130     0.468    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[2]
    SLICE_X0Y296         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     0.525 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.531    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.382     0.382    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.079     0.303    
    SLICE_X0Y296         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.350    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.350    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]_1  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0]_1 rise@0.000ns - txoutclkpcs_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.074ns (26.619%)  route 0.204ns (73.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.382ns
    Source Clock Delay      (SCD):    0.300ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.300ns (routing 0.128ns, distribution 0.172ns)
  Clock Net Delay (Destination): 0.382ns (routing 0.164ns, distribution 0.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.300     0.300    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y296         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.339 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.188     0.527    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X0Y296         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.562 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     0.578    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.382     0.382    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X0Y296         FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.073     0.309    
    SLICE_X0Y296         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.355    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclkpcs_out[0]_1
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y296  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y296  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y296  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X0Y296  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y296  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X0Y296  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X0Y297  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.079ns (11.483%)  route 0.609ns (88.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 8.305 - 6.400 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.120ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.822ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.358     2.573    tengbaser_phy_reset0/CLK
    SLICE_X23Y187        FDRE                                         r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.652 r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.609     3.261    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.712     8.305    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     8.305    
                         clock uncertainty           -0.046     8.259    
    SLICE_X27Y166        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.284    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.079ns (11.970%)  route 0.581ns (88.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 8.306 - 6.400 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.358ns (routing 1.120ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.822ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.358     2.573    tengbaser_phy_reset0/CLK
    SLICE_X23Y187        FDRE                                         r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.652 r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.581     3.233    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.713     8.306    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     8.306    
                         clock uncertainty           -0.046     8.260    
    SLICE_X27Y166        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.285    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.080ns (19.277%)  route 0.335ns (80.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 8.283 - 6.400 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.272ns (routing 1.120ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.822ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.272     2.487    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X32Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.567 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.335     2.902    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[3]
    SLICE_X34Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.690     8.283    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X34Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/C
                         clock pessimism              0.000     8.283    
                         clock uncertainty           -0.046     8.237    
    SLICE_X34Y140        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     8.262    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -2.902    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.079ns (21.180%)  route 0.294ns (78.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.879ns = ( 8.279 - 6.400 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 1.120ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.822ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     2.495    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X31Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y143        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.574 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.294     2.868    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[4]
    SLICE_X33Y144        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.686     8.279    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X33Y144        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/C
                         clock pessimism              0.000     8.279    
                         clock uncertainty           -0.046     8.233    
    SLICE_X33Y144        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.258    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.081ns (21.543%)  route 0.295ns (78.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.278 - 6.400 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.272ns (routing 1.120ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.822ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.272     2.487    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X32Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.568 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.295     2.863    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[2]
    SLICE_X33Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.685     8.278    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X33Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     8.278    
                         clock uncertainty           -0.046     8.232    
    SLICE_X33Y141        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.257    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.076ns (22.961%)  route 0.255ns (77.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 8.298 - 6.400 ) 
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 1.120ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.822ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     2.495    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X31Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y143        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.571 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.255     2.826    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[0]
    SLICE_X32Y142        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.705     8.298    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X32Y142        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     8.298    
                         clock uncertainty           -0.046     8.252    
    SLICE_X32Y142        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.277    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -2.826    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.079ns (27.148%)  route 0.212ns (72.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 8.305 - 6.400 ) 
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.272ns (routing 1.120ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.822ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.272     2.487    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X32Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.566 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.212     2.778    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[1]
    SLICE_X31Y142        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.712     8.305    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X31Y142        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/C
                         clock pessimism              0.000     8.305    
                         clock uncertainty           -0.046     8.259    
    SLICE_X31Y142        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     8.284    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -2.778    
  -------------------------------------------------------------------
                         slack                                  5.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.609ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.548ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.246     1.371    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X32Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.410 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.083     1.493    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[1]
    SLICE_X31Y142        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.206     1.346    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X31Y142        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/C
                         clock pessimism              0.000     1.346    
                         clock uncertainty            0.046     1.392    
    SLICE_X31Y142        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.439    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.609ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.548ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.250     1.375    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X31Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y143        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.413 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.107     1.520    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[0]
    SLICE_X32Y142        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.198     1.338    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X32Y142        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     1.338    
                         clock uncertainty            0.046     1.384    
    SLICE_X32Y142        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.431    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.041ns (24.551%)  route 0.126ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.609ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.548ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.246     1.371    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X32Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.412 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.126     1.538    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[2]
    SLICE_X33Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.180     1.320    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X33Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     1.320    
                         clock uncertainty            0.046     1.366    
    SLICE_X33Y141        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.413    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.609ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.548ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.250     1.375    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X31Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y143        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.414 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.128     1.542    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[4]
    SLICE_X33Y144        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.182     1.322    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X33Y144        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/C
                         clock pessimism              0.000     1.322    
                         clock uncertainty            0.046     1.368    
    SLICE_X33Y144        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.415    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.040ns (21.164%)  route 0.149ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.609ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.548ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.246     1.371    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X32Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.411 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.149     1.560    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[3]
    SLICE_X34Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.188     1.328    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X34Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.046     1.374    
    SLICE_X34Y140        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.421    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.039ns (12.420%)  route 0.275ns (87.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.609ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.548ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.292     1.417    tengbaser_phy_reset0/CLK
    SLICE_X23Y187        FDRE                                         r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.456 r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.275     1.731    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.203     1.343    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.343    
                         clock uncertainty            0.046     1.389    
    SLICE_X27Y166        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.436    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.039ns (11.818%)  route 0.291ns (88.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.609ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.548ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.292     1.417    tengbaser_phy_reset0/CLK
    SLICE_X23Y187        FDRE                                         r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y187        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.456 r  tengbaser_phy_reset0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.291     1.747    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.202     1.342    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.342    
                         clock uncertainty            0.046     1.388    
    SLICE_X27Y166        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.435    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        4.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.079ns (11.400%)  route 0.614ns (88.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 7.921 - 6.400 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.243ns (routing 1.113ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.637ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.243     2.458    tengbaser_phy_reset3/CLK
    SLICE_X15Y221        FDRE                                         r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.537 r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.614     3.151    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X20Y218        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.328     7.921    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X20Y218        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.921    
                         clock uncertainty           -0.046     7.875    
    SLICE_X20Y218        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     7.900    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.079ns (13.860%)  route 0.491ns (86.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 7.918 - 6.400 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.243ns (routing 1.113ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.637ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.243     2.458    tengbaser_phy_reset3/CLK
    SLICE_X15Y221        FDRE                                         r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.537 r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.491     3.028    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X20Y217        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.325     7.918    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X20Y217        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     7.918    
                         clock uncertainty           -0.046     7.872    
    SLICE_X20Y217        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     7.897    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.079ns (18.588%)  route 0.346ns (81.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 8.000 - 6.400 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 1.113ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.637ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.170     2.385    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X26Y188        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y188        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.464 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.346     2.810    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[4]
    SLICE_X25Y186        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.407     8.000    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X25Y186        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/C
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.046     7.954    
    SLICE_X25Y186        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.979    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.080ns (18.182%)  route 0.360ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 8.031 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 1.113ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.637ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.154     2.369    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X29Y188        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y188        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.449 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.360     2.809    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[2]
    SLICE_X31Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.438     8.031    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X31Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     8.031    
                         clock uncertainty           -0.046     7.985    
    SLICE_X31Y187        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     8.010    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.081ns (24.036%)  route 0.256ns (75.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 7.997 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.113ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.637ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.165     2.380    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X26Y188        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y188        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.461 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.256     2.717    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[3]
    SLICE_X26Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.404     7.997    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X26Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/C
                         clock pessimism              0.000     7.997    
                         clock uncertainty           -0.046     7.951    
    SLICE_X26Y185        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.976    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]
  -------------------------------------------------------------------
                         required time                          7.976    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.079ns (21.467%)  route 0.289ns (78.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.024 - 6.400 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.154ns (routing 1.113ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.637ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.154     2.369    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X29Y188        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y188        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.448 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.289     2.737    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[1]
    SLICE_X32Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.431     8.024    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X32Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/C
                         clock pessimism              0.000     8.024    
                         clock uncertainty           -0.046     7.978    
    SLICE_X32Y187        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.003    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.077ns (27.402%)  route 0.204ns (72.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 8.014 - 6.400 ) 
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.179ns (routing 1.113ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.637ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.179     2.394    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X28Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.471 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.204     2.675    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[0]
    SLICE_X29Y186        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.421     8.014    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X29Y186        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     8.014    
                         clock uncertainty           -0.046     7.968    
    SLICE_X29Y186        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     7.993    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.038ns (32.203%)  route 0.080ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.191ns (routing 0.606ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.430ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.191     1.316    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X28Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.354 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[0]/Q
                         net (fo=1, routed)           0.080     1.434    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[0]
    SLICE_X29Y186        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.010     1.150    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X29Y186        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]/C
                         clock pessimism              0.000     1.150    
                         clock uncertainty            0.046     1.196    
    SLICE_X29Y186        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.243    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.606ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.430ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.183     1.308    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X29Y188        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y188        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.347 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[1]/Q
                         net (fo=1, routed)           0.124     1.471    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[1]
    SLICE_X32Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.018     1.158    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X32Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]/C
                         clock pessimism              0.000     1.158    
                         clock uncertainty            0.046     1.204    
    SLICE_X32Y187        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.251    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.286%)  route 0.136ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.606ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.430ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.183     1.308    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X29Y188        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y188        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.347 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[2]/Q
                         net (fo=1, routed)           0.136     1.483    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[2]
    SLICE_X31Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.026     1.166    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X31Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]/C
                         clock pessimism              0.000     1.166    
                         clock uncertainty            0.046     1.212    
    SLICE_X31Y187        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.259    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.041ns (27.703%)  route 0.107ns (72.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.186ns (routing 0.606ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.430ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.186     1.311    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X26Y188        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y188        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.352 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[3]/Q
                         net (fo=1, routed)           0.107     1.459    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[3]
    SLICE_X26Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.997     1.137    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X26Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]/C
                         clock pessimism              0.000     1.137    
                         clock uncertainty            0.046     1.183    
    SLICE_X26Y185        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.230    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.039ns (20.207%)  route 0.154ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.606ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.430ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.189     1.314    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_mii_clk
    SLICE_X26Y188        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y188        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.353 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_raddr_gray_reg[4]/Q
                         net (fo=1, routed)           0.154     1.507    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/Q[4]
    SLICE_X25Y186        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.004     1.144    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/rx_serdes_clk
    SLICE_X25Y186        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]/C
                         clock pessimism              0.000     1.144    
                         clock uncertainty            0.046     1.190    
    SLICE_X25Y186        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.237    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_GMII_FIFO_RADDR_WR_SYNC/meta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.039ns (14.717%)  route 0.226ns (85.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.606ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.430ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.231     1.356    tengbaser_phy_reset3/CLK
    SLICE_X15Y221        FDRE                                         r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.395 r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.226     1.621    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X20Y217        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.945     1.085    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X20Y217        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.085    
                         clock uncertainty            0.046     1.131    
    SLICE_X20Y217        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.178    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.039ns (12.420%)  route 0.275ns (87.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.606ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.430ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.231     1.356    tengbaser_phy_reset3/CLK
    SLICE_X15Y221        FDRE                                         r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.395 r  tengbaser_phy_reset3/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.275     1.670    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X20Y218        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.947     1.087    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X20Y218        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.087    
                         clock uncertainty            0.046     1.133    
    SLICE_X20Y218        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.180    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.490    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.481ns (15.607%)  route 2.601ns (84.393%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 8.768 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.176ns (routing 1.017ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X25Y166        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.244 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.484     3.728    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X39Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.880 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.621     4.501    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X60Y95         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.651 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.048     4.699    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X60Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.799 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.448     5.247    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X48Y96         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.176     8.768    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X48Y96         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.000     8.768    
                         clock uncertainty           -0.046     8.722    
    SLICE_X48Y96         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     8.661    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.481ns (15.996%)  route 2.526ns (84.004%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.452ns = ( 8.852 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.260ns (routing 1.017ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X25Y166        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.244 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.484     3.728    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X39Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.880 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.621     4.501    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X60Y95         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.651 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.048     4.699    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X60Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.799 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.373     5.172    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X66Y95         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.260     8.852    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X66Y95         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]/C
                         clock pessimism              0.000     8.852    
                         clock uncertainty           -0.046     8.806    
    SLICE_X66Y95         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     8.745    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -5.172    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.481ns (16.818%)  route 2.379ns (83.182%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 8.782 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.190ns (routing 1.017ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X25Y166        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.244 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.484     3.728    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X39Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.880 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.621     4.501    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X60Y95         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.651 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.048     4.699    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X60Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.799 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.226     5.025    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X60Y95         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.190     8.782    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X60Y95         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.000     8.782    
                         clock uncertainty           -0.046     8.736    
    SLICE_X60Y95         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     8.675    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.481ns (16.824%)  route 2.378ns (83.176%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 8.782 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.190ns (routing 1.017ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X25Y166        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.244 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.484     3.728    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X39Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.880 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.621     4.501    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X60Y95         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.651 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.048     4.699    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X60Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.799 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.225     5.024    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X60Y95         FDSE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.190     8.782    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X60Y95         FDSE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.000     8.782    
                         clock uncertainty           -0.046     8.736    
    SLICE_X60Y95         FDSE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.675    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.481ns (16.824%)  route 2.378ns (83.176%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 8.782 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.190ns (routing 1.017ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X25Y166        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.244 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.484     3.728    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X39Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.880 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.621     4.501    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X60Y95         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.651 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.048     4.699    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X60Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.799 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.225     5.024    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X60Y95         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.190     8.782    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X60Y95         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism              0.000     8.782    
                         clock uncertainty           -0.046     8.736    
    SLICE_X60Y95         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     8.675    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -5.024    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.379ns (12.701%)  route 2.605ns (87.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.464ns = ( 8.864 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.272ns (routing 1.017ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X25Y166        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.244 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.484     3.728    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X39Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.880 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           1.072     4.952    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X73Y91         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     5.100 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_1__0/O
                         net (fo=1, routed)           0.049     5.149    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_1__0_n_0
    SLICE_X73Y91         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.272     8.864    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X73Y91         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_reg/C
                         clock pessimism              0.000     8.864    
                         clock uncertainty           -0.046     8.818    
    SLICE_X73Y91         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.843    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_reg
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.481ns (17.148%)  route 2.324ns (82.852%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 8.783 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.191ns (routing 1.017ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X25Y166        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.244 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.484     3.728    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X39Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.880 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.621     4.501    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X60Y95         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.651 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.048     4.699    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X60Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.799 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.171     4.970    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X60Y95         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.191     8.783    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X60Y95         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]/C
                         clock pessimism              0.000     8.783    
                         clock uncertainty           -0.046     8.737    
    SLICE_X60Y95         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     8.676    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.481ns (17.148%)  route 2.324ns (82.852%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 8.783 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.191ns (routing 1.017ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X25Y166        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.244 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.484     3.728    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X39Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.880 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.621     4.501    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X60Y95         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.651 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0/O
                         net (fo=1, routed)           0.048     4.699    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3__0_n_0
    SLICE_X60Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.799 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0/O
                         net (fo=7, routed)           0.171     4.970    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1__0_n_0
    SLICE_X60Y95         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.191     8.783    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X60Y95         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.000     8.783    
                         clock uncertainty           -0.046     8.737    
    SLICE_X60Y95         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     8.677    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.366ns (12.775%)  route 2.499ns (87.225%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 8.849 - 6.400 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.904ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.257ns (routing 1.017ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.949     2.165    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X25Y166        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y166        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.244 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.484     3.728    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X39Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.880 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0/O
                         net (fo=3, routed)           0.816     4.696    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/cpu_frame_i_2__0_n_0
    SLICE_X66Y92         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.794 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_3__0/O
                         net (fo=1, routed)           0.133     4.927    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_3__0_n_0
    SLICE_X66Y92         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     4.964 r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_1__0/O
                         net (fo=1, routed)           0.066     5.030    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_i_1__0_n_0
    SLICE_X66Y92         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.257     8.849    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/CLK
    SLICE_X66Y92         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg/C
                         clock pessimism              0.000     8.849    
                         clock uncertainty           -0.046     8.803    
    SLICE_X66Y92         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.828    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/application_frame_reg
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.281ns (11.138%)  route 2.242ns (88.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 8.711 - 6.400 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.904ns, distribution 1.020ns)
  Clock Net Delay (Destination): 2.119ns (routing 1.017ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.924     2.140    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/WCLK
    SLICE_X37Y145        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     2.421 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/O
                         net (fo=1, routed)           2.242     4.663    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[4]
    SLICE_X38Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.119     8.711    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X38Y143        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]/C
                         clock pessimism              0.000     8.711    
                         clock uncertainty           -0.046     8.665    
    SLICE_X38Y143        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.690    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  4.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.165ns (22.327%)  route 0.574ns (77.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.822ns, distribution 0.887ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.120ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.709     1.902    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/WCLK
    SLICE_X35Y143        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y143        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.165     2.067 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB_D1/O
                         net (fo=1, routed)           0.574     2.641    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[63]
    SLICE_X36Y136        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.305     2.520    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X36Y136        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]/C
                         clock pessimism              0.000     2.520    
                         clock uncertainty            0.046     2.566    
    SLICE_X36Y136        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.628    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_almostempty_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_ALMOSTEMPTY_CLKOUT/meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.060ns (8.000%)  route 0.690ns (92.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.691ns (routing 0.822ns, distribution 0.869ns)
  Clock Net Delay (Destination): 2.293ns (routing 1.120ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.691     1.884    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/rx_serdes_clk
    SLICE_X33Y142        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_almostempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y142        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.944 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/xgmii_fifo_almostempty_reg/Q
                         net (fo=1, routed)           0.690     2.634    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_ALMOSTEMPTY_CLKOUT/meta_reg[0]_1
    SLICE_X34Y132        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_ALMOSTEMPTY_CLKOUT/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.293     2.508    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_ALMOSTEMPTY_CLKOUT/rx_mii_clk
    SLICE_X34Y132        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_ALMOSTEMPTY_CLKOUT/meta_reg[0]/C
                         clock pessimism              0.000     2.508    
                         clock uncertainty            0.046     2.554    
    SLICE_X34Y132        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.616    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_ALMOSTEMPTY_CLKOUT/meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.158ns (22.129%)  route 0.556ns (77.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.822ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.120ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.712     1.905    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/WCLK
    SLICE_X34Y143        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y143        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.158     2.063 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC_D1/O
                         net (fo=1, routed)           0.556     2.619    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[53]
    SLICE_X34Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.274     2.489    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X34Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]/C
                         clock pessimism              0.000     2.489    
                         clock uncertainty            0.046     2.535    
    SLICE_X34Y140        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.597    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.664%)  route 0.670ns (80.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.822ns, distribution 0.887ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.120ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.709     1.902    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/WCLK
    SLICE_X37Y143        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y143        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.164     2.066 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMB/O
                         net (fo=1, routed)           0.670     2.736    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[32]
    SLICE_X38Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.386     2.601    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X38Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[32]/C
                         clock pessimism              0.000     2.601    
                         clock uncertainty            0.046     2.647    
    SLICE_X38Y139        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.707    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.158ns (20.955%)  route 0.596ns (79.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.822ns, distribution 0.887ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.120ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.709     1.902    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/WCLK
    SLICE_X35Y143        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y143        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.158     2.060 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMC/O
                         net (fo=1, routed)           0.596     2.656    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[64]
    SLICE_X36Y136        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.305     2.520    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X36Y136        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[64]/C
                         clock pessimism              0.000     2.520    
                         clock uncertainty            0.046     2.566    
    SLICE_X36Y136        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.626    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.165ns (22.853%)  route 0.557ns (77.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.822ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.120ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.712     1.905    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/WCLK
    SLICE_X34Y143        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y143        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.165     2.070 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMC_D1/O
                         net (fo=1, routed)           0.557     2.627    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[59]
    SLICE_X34Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.274     2.489    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X34Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[59]/C
                         clock pessimism              0.000     2.489    
                         clock uncertainty            0.046     2.535    
    SLICE_X34Y140        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.595    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.865%)  route 0.622ns (79.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.822ns, distribution 0.887ns)
  Clock Net Delay (Destination): 2.309ns (routing 1.120ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.709     1.902    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/WCLK
    SLICE_X35Y143        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y143        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.164     2.066 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMB/O
                         net (fo=1, routed)           0.622     2.688    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[68]
    SLICE_X35Y137        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.309     2.524    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X35Y137        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[68]/C
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.046     2.570    
    SLICE_X35Y137        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.630    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[68]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.165ns (19.009%)  route 0.703ns (80.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.822ns, distribution 0.887ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.120ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.709     1.902    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/WCLK
    SLICE_X37Y143        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y143        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.165     2.067 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMC_D1/O
                         net (fo=1, routed)           0.703     2.770    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[35]
    SLICE_X38Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.386     2.601    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X38Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[35]/C
                         clock pessimism              0.000     2.601    
                         clock uncertainty            0.046     2.647    
    SLICE_X38Y139        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.709    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.158ns (21.011%)  route 0.594ns (78.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.822ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.120ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.712     1.905    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/WCLK
    SLICE_X34Y143        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y143        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.158     2.063 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_8/RAMC/O
                         net (fo=1, routed)           0.594     2.657    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[52]
    SLICE_X34Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.274     2.489    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X34Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[52]/C
                         clock pessimism              0.000     2.489    
                         clock uncertainty            0.046     2.535    
    SLICE_X34Y140        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.595    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.164ns (20.681%)  route 0.629ns (79.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.822ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.309ns (routing 1.120ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.712     1.905    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/WCLK
    SLICE_X34Y143        RAMD32                                       r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y143        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.164     2.069 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMB/O
                         net (fo=1, routed)           0.629     2.698    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[56]
    SLICE_X35Y137        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.309     2.524    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X35Y137        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[56]/C
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.046     2.570    
    SLICE_X35Y137        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.630    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        3.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.365ns (12.038%)  route 2.667ns (87.962%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 8.546 - 6.400 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.703ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.954ns (routing 1.010ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.535     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X17Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.830 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.259     3.089    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X30Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.241 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.571     3.812    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X35Y140        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     3.910 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.083     3.993    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X36Y140        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.029 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.754     4.783    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X40Y139        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.954     8.546    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X40Y139        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism              0.000     8.546    
                         clock uncertainty           -0.046     8.500    
    SLICE_X40Y139        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.440    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.365ns (12.038%)  route 2.667ns (87.962%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 8.546 - 6.400 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.703ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.954ns (routing 1.010ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.535     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X17Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.830 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.259     3.089    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X30Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.241 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.571     3.812    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X35Y140        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     3.910 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.083     3.993    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X36Y140        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.029 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.754     4.783    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X40Y139        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.954     8.546    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X40Y139        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]/C
                         clock pessimism              0.000     8.546    
                         clock uncertainty           -0.046     8.500    
    SLICE_X40Y139        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     8.440    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.365ns (14.325%)  route 2.183ns (85.675%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 8.454 - 6.400 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.703ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.862ns (routing 1.010ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.535     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X17Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.830 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.259     3.089    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X30Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.241 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.571     3.812    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X35Y140        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     3.910 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.083     3.993    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X36Y140        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.029 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.270     4.299    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X35Y138        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.862     8.454    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X35Y138        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[6]/C
                         clock pessimism              0.000     8.454    
                         clock uncertainty           -0.046     8.408    
    SLICE_X35Y138        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     8.347    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -4.299    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.365ns (14.765%)  route 2.107ns (85.235%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 8.455 - 6.400 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.703ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.863ns (routing 1.010ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.535     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X17Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.830 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.259     3.089    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X30Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.241 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.571     3.812    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X35Y140        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     3.910 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.083     3.993    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X36Y140        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.029 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.194     4.223    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X35Y138        FDSE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.863     8.455    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X35Y138        FDSE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.000     8.455    
                         clock uncertainty           -0.046     8.409    
    SLICE_X35Y138        FDSE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.348    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.348    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.365ns (14.910%)  route 2.083ns (85.090%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 8.452 - 6.400 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.703ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.010ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.535     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X17Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.830 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.259     3.089    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X30Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.241 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.571     3.812    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X35Y140        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     3.910 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.083     3.993    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X36Y140        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.029 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.170     4.199    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X35Y140        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.860     8.452    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X35Y140        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.000     8.452    
                         clock uncertainty           -0.046     8.406    
    SLICE_X35Y140        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     8.345    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.365ns (14.922%)  route 2.081ns (85.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 8.452 - 6.400 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.703ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.010ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.535     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X17Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.830 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.259     3.089    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X30Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.241 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.571     3.812    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X35Y140        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     3.910 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.083     3.993    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X36Y140        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.029 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.168     4.197    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X35Y140        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.860     8.452    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X35Y140        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.000     8.452    
                         clock uncertainty           -0.046     8.406    
    SLICE_X35Y140        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.345    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.365ns (14.922%)  route 2.081ns (85.078%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 8.452 - 6.400 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.703ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.860ns (routing 1.010ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.535     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X17Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.830 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.259     3.089    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X30Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.241 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.571     3.812    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X35Y140        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     3.910 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.083     3.993    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X36Y140        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.029 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.168     4.197    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X35Y140        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.860     8.452    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X35Y140        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.000     8.452    
                         clock uncertainty           -0.046     8.406    
    SLICE_X35Y140        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     8.345    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.370ns (15.397%)  route 2.033ns (84.603%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 8.453 - 6.400 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.703ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.861ns (routing 1.010ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.535     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X17Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.830 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.259     3.089    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X30Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.241 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.663     3.904    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X35Y140        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.004 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_3/O
                         net (fo=1, routed)           0.053     4.057    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_3_n_0
    SLICE_X35Y139        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     4.096 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_1/O
                         net (fo=1, routed)           0.058     4.154    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_i_1_n_0
    SLICE_X35Y139        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.861     8.453    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X35Y139        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg/C
                         clock pessimism              0.000     8.453    
                         clock uncertainty           -0.046     8.407    
    SLICE_X35Y139        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.432    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/application_frame_reg
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -4.154    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.319ns (14.159%)  route 1.934ns (85.841%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 8.453 - 6.400 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.703ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.861ns (routing 1.010ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.535     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X17Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.830 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.259     3.089    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X30Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.241 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.608     3.849    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X35Y139        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.937 r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_1/O
                         net (fo=1, routed)           0.067     4.004    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_i_1_n_0
    SLICE_X35Y139        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.861     8.453    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/CLK
    SLICE_X35Y139        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_reg/C
                         clock pessimism              0.000     8.453    
                         clock uncertainty           -0.046     8.407    
    SLICE_X35Y139        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.432    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/cpu_frame_reg
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/master_watchdog_0_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.229ns (10.617%)  route 1.928ns (89.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns = ( 8.591 - 6.400 ) 
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.703ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.999ns (routing 1.010ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.535     1.751    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X17Y219        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.830 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          0.922     2.752    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/stat_rx_block_lock_0
    SLICE_X15Y217        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.902 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/master_watchdog_0[0]_i_1/O
                         net (fo=29, routed)          1.006     3.908    tengbaser_phy3/inst/master_watchdog_00
    SLICE_X17Y216        FDRE                                         r  tengbaser_phy3/inst/master_watchdog_0_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.999     8.591    tengbaser_phy3/inst/rx_core_clk_0
    SLICE_X17Y216        FDRE                                         r  tengbaser_phy3/inst/master_watchdog_0_reg[16]/C
                         clock pessimism              0.000     8.591    
                         clock uncertainty           -0.046     8.545    
    SLICE_X17Y216        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     8.471    tengbaser_phy3/inst/master_watchdog_0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -3.908    
  -------------------------------------------------------------------
                         slack                                  4.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.164ns (18.406%)  route 0.727ns (81.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.637ns, distribution 0.801ns)
  Clock Net Delay (Destination): 2.189ns (routing 1.113ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.438     1.631    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/WCLK
    SLICE_X27Y188        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y188        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.164     1.795 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_5/RAMA/O
                         net (fo=1, routed)           0.727     2.522    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[30]
    SLICE_X28Y182        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.189     2.404    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X28Y182        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[30]/C
                         clock pessimism              0.000     2.404    
                         clock uncertainty            0.046     2.450    
    SLICE_X28Y182        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.510    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.165ns (19.164%)  route 0.696ns (80.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.637ns, distribution 0.802ns)
  Clock Net Delay (Destination): 2.159ns (routing 1.113ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.439     1.632    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/WCLK
    SLICE_X27Y187        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y187        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.165     1.797 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB_D1/O
                         net (fo=1, routed)           0.696     2.493    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[63]
    SLICE_X27Y183        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.159     2.374    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X27Y183        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.046     2.420    
    SLICE_X27Y183        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.480    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.164ns (19.204%)  route 0.690ns (80.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.447ns (routing 0.637ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.155ns (routing 1.113ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.447     1.640    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/WCLK
    SLICE_X28Y188        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y188        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.164     1.804 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_9/RAMA/O
                         net (fo=1, routed)           0.690     2.494    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[54]
    SLICE_X29Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.155     2.370    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X29Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[54]/C
                         clock pessimism              0.000     2.370    
                         clock uncertainty            0.046     2.416    
    SLICE_X29Y187        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.478    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.165ns (18.560%)  route 0.724ns (81.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.453ns (routing 0.637ns, distribution 0.816ns)
  Clock Net Delay (Destination): 2.189ns (routing 1.113ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.453     1.646    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/WCLK
    SLICE_X28Y186        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y186        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.165     1.811 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB_D1/O
                         net (fo=1, routed)           0.724     2.535    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[15]
    SLICE_X29Y181        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.189     2.404    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X29Y181        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[15]/C
                         clock pessimism              0.000     2.404    
                         clock uncertainty            0.046     2.450    
    SLICE_X29Y181        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.512    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.158ns (17.853%)  route 0.727ns (82.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.637ns, distribution 0.802ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.113ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.439     1.632    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/WCLK
    SLICE_X27Y186        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y186        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.158     1.790 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/O
                         net (fo=1, routed)           0.727     2.517    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[5]
    SLICE_X26Y182        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.172     2.387    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X26Y182        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[5]/C
                         clock pessimism              0.000     2.387    
                         clock uncertainty            0.046     2.433    
    SLICE_X26Y182        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.493    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.166ns (18.465%)  route 0.733ns (81.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.453ns (routing 0.637ns, distribution 0.816ns)
  Clock Net Delay (Destination): 2.191ns (routing 1.113ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.453     1.646    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/WCLK
    SLICE_X28Y186        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y186        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.166     1.812 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_3/RAMA_D1/O
                         net (fo=1, routed)           0.733     2.545    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[19]
    SLICE_X28Y182        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.191     2.406    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X28Y182        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[19]/C
                         clock pessimism              0.000     2.406    
                         clock uncertainty            0.046     2.452    
    SLICE_X28Y182        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.512    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.169ns (19.139%)  route 0.714ns (80.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.637ns, distribution 0.802ns)
  Clock Net Delay (Destination): 2.159ns (routing 1.113ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.439     1.632    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/WCLK
    SLICE_X27Y187        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y187        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.169     1.801 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_10/RAMB/O
                         net (fo=1, routed)           0.714     2.515    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[62]
    SLICE_X27Y183        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.159     2.374    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X27Y183        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[62]/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.046     2.420    
    SLICE_X27Y183        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.482    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.164ns (18.552%)  route 0.720ns (81.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.637ns, distribution 0.802ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.113ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.439     1.632    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/WCLK
    SLICE_X27Y187        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y187        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.164     1.796 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_11/RAMB/O
                         net (fo=1, routed)           0.720     2.516    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[68]
    SLICE_X26Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.160     2.375    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X26Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[68]/C
                         clock pessimism              0.000     2.375    
                         clock uncertainty            0.046     2.421    
    SLICE_X26Y185        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.483    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[68]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_7/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.167ns (19.217%)  route 0.702ns (80.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.448ns (routing 0.637ns, distribution 0.811ns)
  Clock Net Delay (Destination): 2.155ns (routing 1.113ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.448     1.641    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_7/WCLK
    SLICE_X28Y187        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_7/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y187        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.167     1.808 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_7/RAMC/O
                         net (fo=1, routed)           0.702     2.510    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[46]
    SLICE_X29Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.155     2.370    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X29Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[46]/C
                         clock pessimism              0.000     2.370    
                         clock uncertainty            0.046     2.416    
    SLICE_X29Y187        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.476    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.163ns (18.192%)  route 0.733ns (81.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.637ns, distribution 0.802ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.113ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.439     1.632    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/WCLK
    SLICE_X27Y186        RAMD32                                       r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y186        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.163     1.795 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/O
                         net (fo=1, routed)           0.733     2.528    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/tmp2_ram_rdata[0]
    SLICE_X26Y182        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.172     2.387    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/rx_mii_clk
    SLICE_X26Y182        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[0]/C
                         clock pessimism              0.000     2.387    
                         clock uncertainty            0.046     2.433    
    SLICE_X26Y182        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.493    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/ram_rdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1_rxctr/sBus_reg[29]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.106ns (3.812%)  route 2.675ns (96.188%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 11.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.825ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.745ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913     2.139    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y67         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.397     3.614    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.642 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1262, routed)        1.278     4.920    zcu111_tengbe_tx_rx_direct_gbe1_rxctr/axil_rst[0]
    SLICE_X47Y110        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1_rxctr/sBus_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.617    11.799    zcu111_tengbe_tx_rx_direct_gbe1_rxctr/axil_clk
    SLICE_X47Y110        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1_rxctr/sBus_reg[29]/C
                         clock pessimism              0.176    11.975    
                         clock uncertainty           -0.130    11.845    
    SLICE_X47Y110        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.779    zcu111_tengbe_tx_rx_direct_gbe1_rxctr/sBus_reg[29]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr/sBus_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.106ns (3.812%)  route 2.675ns (96.188%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 11.799 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.825ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.745ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913     2.139    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y67         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.397     3.614    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.642 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1262, routed)        1.278     4.920    zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr/axil_rst[0]
    SLICE_X47Y110        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr/sBus_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.617    11.799    zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr/axil_clk
    SLICE_X47Y110        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr/sBus_reg[18]/C
                         clock pessimism              0.176    11.975    
                         clock uncertainty           -0.130    11.845    
    SLICE_X47Y110        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.779    zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr/sBus_reg[18]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.106ns (3.806%)  route 2.679ns (96.194%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.825ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.745ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913     2.139    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y67         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.397     3.614    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.642 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1262, routed)        1.282     4.924    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/axil_rst[0]
    SLICE_X46Y76         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.622    11.804    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/axil_clk
    SLICE_X46Y76         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[10]/C
                         clock pessimism              0.176    11.980    
                         clock uncertainty           -0.130    11.850    
    SLICE_X46Y76         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.784    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[10]
  -------------------------------------------------------------------
                         required time                         11.784    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.106ns (3.806%)  route 2.679ns (96.194%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.825ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.745ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913     2.139    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y67         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.397     3.614    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.642 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1262, routed)        1.282     4.924    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/axil_rst[0]
    SLICE_X46Y76         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.622    11.804    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/axil_clk
    SLICE_X46Y76         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[13]/C
                         clock pessimism              0.176    11.980    
                         clock uncertainty           -0.130    11.850    
    SLICE_X46Y76         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.784    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[13]
  -------------------------------------------------------------------
                         required time                         11.784    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.106ns (3.806%)  route 2.679ns (96.194%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 11.804 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.825ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.745ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913     2.139    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y67         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.397     3.614    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.642 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1262, routed)        1.282     4.924    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/axil_rst[0]
    SLICE_X46Y76         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.622    11.804    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/axil_clk
    SLICE_X46Y76         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[14]/C
                         clock pessimism              0.176    11.980    
                         clock uncertainty           -0.130    11.850    
    SLICE_X46Y76         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.784    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[14]
  -------------------------------------------------------------------
                         required time                         11.784    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.106ns (3.832%)  route 2.660ns (96.168%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 11.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.825ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.745ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913     2.139    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y67         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.397     3.614    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.642 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1262, routed)        1.263     4.905    zcu111_tengbe_tx_rx_direct_rx_source_ip/axil_rst[0]
    SLICE_X45Y97         FDCE                                         f  zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.605    11.787    zcu111_tengbe_tx_rx_direct_rx_source_ip/axil_clk
    SLICE_X45Y97         FDCE                                         r  zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[17]/C
                         clock pessimism              0.176    11.963    
                         clock uncertainty           -0.130    11.833    
    SLICE_X45Y97         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.767    zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[17]
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.106ns (3.818%)  route 2.670ns (96.182%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 11.798 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.825ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.745ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913     2.139    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y67         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.397     3.614    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.642 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1262, routed)        1.273     4.915    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/axil_rst[0]
    SLICE_X45Y80         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.616    11.798    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/axil_clk
    SLICE_X45Y80         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[15]/C
                         clock pessimism              0.176    11.974    
                         clock uncertainty           -0.130    11.844    
    SLICE_X45Y80         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.778    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[15]
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.106ns (3.818%)  route 2.670ns (96.182%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 11.798 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.825ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.745ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913     2.139    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y67         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.397     3.614    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.642 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1262, routed)        1.273     4.915    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/axil_rst[0]
    SLICE_X45Y80         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.616    11.798    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/axil_clk
    SLICE_X45Y80         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[16]/C
                         clock pessimism              0.176    11.974    
                         clock uncertainty           -0.130    11.844    
    SLICE_X45Y80         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.778    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status/sBus_reg[16]
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.106ns (3.831%)  route 2.661ns (96.169%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 11.794 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.825ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.745ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913     2.139    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y67         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.397     3.614    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.642 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1262, routed)        1.264     4.906    zcu111_tengbe_tx_rx_direct_rx_source_ip/axil_rst[0]
    SLICE_X45Y98         FDCE                                         f  zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.612    11.794    zcu111_tengbe_tx_rx_direct_rx_source_ip/axil_clk
    SLICE_X45Y98         FDCE                                         r  zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[15]/C
                         clock pessimism              0.176    11.970    
                         clock uncertainty           -0.130    11.840    
    SLICE_X45Y98         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.774    zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[15]
  -------------------------------------------------------------------
                         required time                         11.774    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.106ns (3.831%)  route 2.661ns (96.169%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 11.794 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.825ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.745ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.913     2.139    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y67         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.217 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_rep/Q
                         net (fo=1, routed)           1.397     3.614    zcu111_inst/proc_sys_reset_0/U0/peripheral_reset[0]_bufg_place_bufg_rep
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.642 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER_bufg_place/O
                         net (fo=1262, routed)        1.264     4.906    zcu111_tengbe_tx_rx_direct_rx_source_ip/axil_rst[0]
    SLICE_X45Y98         FDCE                                         f  zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.612    11.794    zcu111_tengbe_tx_rx_direct_rx_source_ip/axil_clk
    SLICE_X45Y98         FDCE                                         r  zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[18]/C
                         clock pessimism              0.176    11.970    
                         clock uncertainty           -0.130    11.840    
    SLICE_X45Y98         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.774    zcu111_tengbe_tx_rx_direct_rx_source_ip/sBus_reg[18]
  -------------------------------------------------------------------
                         required time                         11.774    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  6.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.074ns (35.577%)  route 0.134ns (64.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.059ns (routing 0.448ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.506ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.059     1.179    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y26         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.218 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.023     1.241    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y26         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.111     1.387    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y22         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.211     1.358    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y22         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.152     1.206    
    SLICE_X28Y22         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.186    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.074ns (35.577%)  route 0.134ns (64.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.059ns (routing 0.448ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.506ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.059     1.179    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y26         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.218 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.023     1.241    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y26         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.111     1.387    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y22         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.211     1.358    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y22         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.152     1.206    
    SLICE_X28Y22         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.186    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.074ns (35.577%)  route 0.134ns (64.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.059ns (routing 0.448ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.506ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.059     1.179    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y26         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.218 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.023     1.241    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y26         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.111     1.387    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y22         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.211     1.358    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y22         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.152     1.206    
    SLICE_X28Y22         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.186    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.074ns (35.749%)  route 0.133ns (64.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.059ns (routing 0.448ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.506ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.059     1.179    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y26         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.218 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.023     1.241    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y26         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.110     1.386    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y22         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.210     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y22         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.152     1.205    
    SLICE_X28Y22         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.185    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.074ns (35.749%)  route 0.133ns (64.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.059ns (routing 0.448ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.506ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.059     1.179    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y26         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.218 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.023     1.241    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y26         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.110     1.386    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y22         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.210     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y22         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.152     1.205    
    SLICE_X28Y22         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.185    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.074ns (35.749%)  route 0.133ns (64.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.059ns (routing 0.448ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.506ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.059     1.179    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y26         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.218 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.023     1.241    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y26         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.110     1.386    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X28Y22         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.210     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X28Y22         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.152     1.205    
    SLICE_X28Y22         FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     1.185    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.074ns (35.749%)  route 0.133ns (64.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.059ns (routing 0.448ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.506ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.059     1.179    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y26         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.218 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.023     1.241    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y26         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.110     1.386    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X28Y22         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.210     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X28Y22         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.152     1.205    
    SLICE_X28Y22         FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.020     1.185    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.074ns (35.749%)  route 0.133ns (64.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.059ns (routing 0.448ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.506ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.059     1.179    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y26         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.218 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.023     1.241    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y26         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.110     1.386    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X28Y22         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.210     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X28Y22         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.152     1.205    
    SLICE_X28Y22         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.185    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.074ns (35.749%)  route 0.133ns (64.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.059ns (routing 0.448ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.506ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.059     1.179    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y26         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.218 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.023     1.241    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y26         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     1.276 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.110     1.386    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X28Y22         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.210     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X28Y22         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.152     1.205    
    SLICE_X28Y22         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.185    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.060ns (30.151%)  route 0.139ns (69.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.065ns (routing 0.448ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.506ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.065     1.185    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y52         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.223 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.251    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y52         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.273 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.111     1.384    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y52         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=6290, routed)        1.212     1.359    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y52         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.158     1.201    
    SLICE_X28Y52         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.181    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.080ns (10.050%)  route 0.716ns (89.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 8.300 - 6.400 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.933ns (routing 0.904ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.822ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.933     2.149    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.229 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.716     2.945    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X26Y166        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.707     8.300    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X26Y166        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.158     8.458    
                         clock uncertainty           -0.046     8.412    
    SLICE_X26Y166        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.346    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.080ns (10.050%)  route 0.716ns (89.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 8.300 - 6.400 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.933ns (routing 0.904ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.822ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.933     2.149    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.229 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.716     2.945    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X26Y166        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.707     8.300    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X26Y166        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.158     8.458    
                         clock uncertainty           -0.046     8.412    
    SLICE_X26Y166        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     8.346    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.080ns (10.050%)  route 0.716ns (89.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 8.300 - 6.400 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.933ns (routing 0.904ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.822ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.933     2.149    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.229 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.716     2.945    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X26Y166        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.707     8.300    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X26Y166        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.158     8.458    
                         clock uncertainty           -0.046     8.412    
    SLICE_X26Y166        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     8.346    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                  5.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.040ns (9.195%)  route 0.395ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.064ns (routing 0.493ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.548ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.064     1.190    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.230 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.395     1.625    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X26Y166        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.195     1.335    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X26Y166        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.105     1.230    
    SLICE_X26Y166        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.210    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.040ns (9.195%)  route 0.395ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.064ns (routing 0.493ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.548ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.064     1.190    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.230 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.395     1.625    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X26Y166        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.195     1.335    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X26Y166        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.105     1.230    
    SLICE_X26Y166        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.210    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.040ns (9.195%)  route 0.395ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.064ns (routing 0.493ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.548ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.064     1.190    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.230 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.395     1.625    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X26Y166        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.195     1.335    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X26Y166        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.105     1.230    
    SLICE_X26Y166        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.210    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 8.296 - 6.400 ) 
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 1.120ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.822ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.286     2.501    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X30Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y140        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.577 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.185     2.762    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X30Y140        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.703     8.296    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X30Y140        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     8.296    
                         clock uncertainty           -0.046     8.250    
    SLICE_X30Y140        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.184    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 8.295 - 6.400 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 1.120ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.822ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.285     2.500    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X30Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y141        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.576 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.185     2.761    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X30Y141        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.702     8.295    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X30Y141        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     8.295    
                         clock uncertainty           -0.046     8.249    
    SLICE_X30Y141        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.183    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.079ns (30.385%)  route 0.181ns (69.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 8.297 - 6.400 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.287ns (routing 1.120ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.822ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.287     2.502    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X30Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y139        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.581 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.181     2.762    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X30Y139        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.704     8.297    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X30Y139        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     8.297    
                         clock uncertainty           -0.046     8.251    
    SLICE_X30Y139        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.185    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                  5.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.254ns (routing 0.609ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.548ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.254     1.379    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X30Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y139        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.418 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.075     1.493    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X30Y139        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.196     1.336    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X30Y139        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     1.336    
                         clock uncertainty            0.046     1.382    
    SLICE_X30Y139        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.362    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.254ns (routing 0.609ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.548ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.254     1.379    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X30Y140        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y140        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.417 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.078     1.495    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X30Y140        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.195     1.335    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X30Y140        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     1.335    
                         clock uncertainty            0.046     1.381    
    SLICE_X30Y140        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.361    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.253ns (routing 0.609ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.548ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.253     1.378    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X30Y141        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y141        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.416 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.078     1.494    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X30Y141        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.194     1.334    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X30Y141        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     1.334    
                         clock uncertainty            0.046     1.380    
    SLICE_X30Y141        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.360    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.080ns (19.704%)  route 0.326ns (80.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 7.925 - 6.400 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.703ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.637ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.506     1.722    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X20Y218        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y218        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.802 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.326     2.128    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X18Y218        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.332     7.925    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X18Y218        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.125     8.050    
                         clock uncertainty           -0.046     8.003    
    SLICE_X18Y218        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.937    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -2.128    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.080ns (19.704%)  route 0.326ns (80.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 7.925 - 6.400 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.703ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.637ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.506     1.722    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X20Y218        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y218        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.802 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.326     2.128    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X18Y218        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.332     7.925    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X18Y218        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.125     8.050    
                         clock uncertainty           -0.046     8.003    
    SLICE_X18Y218        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     7.937    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -2.128    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.080ns (19.704%)  route 0.326ns (80.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 7.925 - 6.400 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.703ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.637ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.506     1.722    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X20Y218        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y218        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.802 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.326     2.128    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X18Y218        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.332     7.925    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X18Y218        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.125     8.050    
                         clock uncertainty           -0.046     8.003    
    SLICE_X18Y218        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066     7.937    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -2.128    
  -------------------------------------------------------------------
                         slack                                  5.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.040ns (21.390%)  route 0.147ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.834ns (routing 0.386ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.430ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.834     0.960    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X20Y218        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y218        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.000 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.147     1.147    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X18Y218        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.950     1.090    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X18Y218        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.081     1.009    
    SLICE_X18Y218        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.989    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.040ns (21.390%)  route 0.147ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.834ns (routing 0.386ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.430ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.834     0.960    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X20Y218        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y218        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.000 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.147     1.147    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X18Y218        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.950     1.090    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X18Y218        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.081     1.009    
    SLICE_X18Y218        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     0.989    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.040ns (21.390%)  route 0.147ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.834ns (routing 0.386ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.430ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.834     0.960    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X20Y218        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y218        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.000 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.147     1.147    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X18Y218        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.950     1.090    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X18Y218        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.081     1.009    
    SLICE_X18Y218        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     0.989    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.079ns (24.921%)  route 0.238ns (75.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 7.985 - 6.400 ) 
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.165ns (routing 1.113ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.637ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.165     2.380    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X22Y186        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.459 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.238     2.697    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X23Y186        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.392     7.985    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X23Y186        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     7.985    
                         clock uncertainty           -0.046     7.939    
    SLICE_X23Y186        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.873    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.079ns (25.484%)  route 0.231ns (74.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 7.986 - 6.400 ) 
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 1.113ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.637ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.166     2.381    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X22Y184        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y184        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.460 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.231     2.691    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X23Y184        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.393     7.986    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X23Y184        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     7.986    
                         clock uncertainty           -0.046     7.940    
    SLICE_X23Y184        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.874    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 7.985 - 6.400 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 1.113ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.637ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.164     2.379    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X23Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y185        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.455 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.185     2.640    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X23Y185        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.392     7.985    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X23Y185        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     7.985    
                         clock uncertainty           -0.046     7.939    
    SLICE_X23Y185        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     7.873    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.873    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                  5.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.188ns (routing 0.606ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.430ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.188     1.313    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X23Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y185        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.351 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.078     1.429    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X23Y185        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.994     1.134    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X23Y185        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     1.134    
                         clock uncertainty            0.046     1.180    
    SLICE_X23Y185        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.160    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.606ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.430ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.189     1.314    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X22Y184        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y184        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.353 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.101     1.454    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X23Y184        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.995     1.135    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X23Y184        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     1.135    
                         clock uncertainty            0.046     1.181    
    SLICE_X23Y184        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.161    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.606ns, distribution 0.583ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.430ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.189     1.314    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X22Y186        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.353 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.105     1.458    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X23Y186        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        0.994     1.134    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X23Y186        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     1.134    
                         clock uncertainty            0.046     1.180    
    SLICE_X23Y186        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.160    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.076ns (6.013%)  route 1.188ns (93.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 8.635 - 6.400 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.904ns, distribution 1.009ns)
  Clock Net Delay (Destination): 2.043ns (routing 1.017ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.913     2.129    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X31Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.205 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           1.188     3.393    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X31Y139        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.043     8.635    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X31Y139        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     8.635    
                         clock uncertainty           -0.046     8.589    
    SLICE_X31Y139        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.523    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.076ns (6.979%)  route 1.013ns (93.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 8.637 - 6.400 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.904ns, distribution 1.009ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.017ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.913     2.129    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X31Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.205 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           1.013     3.218    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X31Y137        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.045     8.637    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X31Y137        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     8.637    
                         clock uncertainty           -0.046     8.591    
    SLICE_X31Y137        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.525    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -3.218    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.079ns (7.322%)  route 1.000ns (92.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 8.636 - 6.400 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.904ns, distribution 1.009ns)
  Clock Net Delay (Destination): 2.044ns (routing 1.017ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.913     2.129    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X31Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.208 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           1.000     3.208    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X31Y138        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.044     8.636    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X31Y138        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     8.636    
                         clock uncertainty           -0.046     8.590    
    SLICE_X31Y138        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.524    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.079ns (8.037%)  route 0.904ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 8.638 - 6.400 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.904ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.046ns (routing 1.017ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.932     2.148    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.227 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.904     3.131    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X27Y164        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.046     8.638    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X27Y164        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     8.638    
                         clock uncertainty           -0.046     8.592    
    SLICE_X27Y164        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.526    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.079ns (8.037%)  route 0.904ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 8.638 - 6.400 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.904ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.046ns (routing 1.017ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.932     2.148    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.227 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.904     3.131    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X27Y164        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.046     8.638    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X27Y164        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     8.638    
                         clock uncertainty           -0.046     8.592    
    SLICE_X27Y164        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     8.526    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.079ns (8.037%)  route 0.904ns (91.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 8.638 - 6.400 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.904ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.046ns (routing 1.017ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.932     2.148    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.227 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.904     3.131    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X27Y164        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.046     8.638    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X27Y164        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     8.638    
                         clock uncertainty           -0.046     8.592    
    SLICE_X27Y164        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066     8.526    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                  5.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.060ns (9.132%)  route 0.597ns (90.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.822ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.288ns (routing 1.120ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.712     1.905    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.965 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.597     2.562    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X27Y164        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.288     2.503    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X27Y164        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     2.503    
                         clock uncertainty            0.046     2.549    
    SLICE_X27Y164        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.032     2.517    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.060ns (9.132%)  route 0.597ns (90.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.822ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.288ns (routing 1.120ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.712     1.905    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.965 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.597     2.562    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X27Y164        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.288     2.503    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X27Y164        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     2.503    
                         clock uncertainty            0.046     2.549    
    SLICE_X27Y164        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.032     2.517    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.060ns (9.132%)  route 0.597ns (90.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.822ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.288ns (routing 1.120ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.712     1.905    tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X27Y166        FDRE                                         r  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.965 f  tengbaser_phy_reset0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.597     2.562    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X27Y164        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.288     2.503    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X27Y164        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     2.503    
                         clock uncertainty            0.046     2.549    
    SLICE_X27Y164        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.032     2.517    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.060ns (8.333%)  route 0.660ns (91.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.700ns (routing 0.822ns, distribution 0.878ns)
  Clock Net Delay (Destination): 2.286ns (routing 1.120ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.700     1.893    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X31Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.953 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.660     2.613    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X31Y138        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.286     2.501    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X31Y138        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     2.501    
                         clock uncertainty            0.046     2.547    
    SLICE_X31Y138        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.032     2.515    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.058ns (7.978%)  route 0.669ns (92.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.700ns (routing 0.822ns, distribution 0.878ns)
  Clock Net Delay (Destination): 2.287ns (routing 1.120ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.700     1.893    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X31Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.951 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.669     2.620    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X31Y137        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.287     2.502    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X31Y137        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     2.502    
                         clock uncertainty            0.046     2.548    
    SLICE_X31Y137        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.032     2.516    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.037ns (5.873%)  route 0.593ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.493ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.682ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.055     1.181    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X31Y139        FDRE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.218 f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.593     1.811    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X31Y139        FDPE                                         f  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.413     1.552    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X31Y139        FDPE                                         r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     1.552    
                         clock uncertainty            0.046     1.598    
    SLICE_X31Y139        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.578    tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.229ns (18.103%)  route 1.036ns (81.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 8.872 - 6.400 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.120ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.280ns (routing 1.017ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.537     2.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X66Y84         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.831 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     3.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X66Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.226 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.791     4.017    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X68Y78         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     8.872    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X68Y78         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.211     9.083    
                         clock uncertainty           -0.046     9.037    
    SLICE_X68Y78         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     8.971    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.229ns (18.103%)  route 1.036ns (81.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 8.872 - 6.400 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.120ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.280ns (routing 1.017ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.537     2.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X66Y84         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.831 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     3.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X66Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.226 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.791     4.017    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X68Y78         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     8.872    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X68Y78         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.211     9.083    
                         clock uncertainty           -0.046     9.037    
    SLICE_X68Y78         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.971    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.229ns (18.103%)  route 1.036ns (81.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 8.872 - 6.400 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.120ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.280ns (routing 1.017ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.537     2.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X66Y84         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.831 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     3.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X66Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.226 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.791     4.017    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X68Y78         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     8.872    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X68Y78         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.211     9.083    
                         clock uncertainty           -0.046     9.037    
    SLICE_X68Y78         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066     8.971    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.229ns (18.103%)  route 1.036ns (81.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 8.872 - 6.400 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.120ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.280ns (routing 1.017ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.537     2.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X66Y84         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.831 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     3.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X66Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.226 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.791     4.017    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X68Y78         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.280     8.872    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X68Y78         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.211     9.083    
                         clock uncertainty           -0.046     9.037    
    SLICE_X68Y78         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     8.971    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.229ns (18.117%)  route 1.035ns (81.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 8.874 - 6.400 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.120ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.282ns (routing 1.017ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.537     2.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X66Y84         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.831 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     3.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X66Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.226 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.790     4.016    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X68Y78         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.282     8.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X68Y78         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.211     9.085    
                         clock uncertainty           -0.046     9.039    
    SLICE_X68Y78         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     8.973    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.229ns (18.335%)  route 1.020ns (81.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 8.874 - 6.400 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.120ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.282ns (routing 1.017ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.537     2.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X66Y84         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.831 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     3.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X66Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.226 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.775     4.001    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_1
    SLICE_X67Y79         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.282     8.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X67Y79         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.211     9.085    
                         clock uncertainty           -0.046     9.039    
    SLICE_X67Y79         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.973    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.229ns (18.335%)  route 1.020ns (81.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 8.874 - 6.400 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.120ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.282ns (routing 1.017ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.537     2.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X66Y84         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.831 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     3.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X66Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.226 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.775     4.001    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_1
    SLICE_X67Y79         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.282     8.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X67Y79         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.211     9.085    
                         clock uncertainty           -0.046     9.039    
    SLICE_X67Y79         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     8.973    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.229ns (18.335%)  route 1.020ns (81.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 8.874 - 6.400 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.120ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.282ns (routing 1.017ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.537     2.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X66Y84         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.831 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     3.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X66Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.226 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.775     4.001    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X67Y79         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.282     8.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X67Y79         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/C
                         clock pessimism              0.211     9.085    
                         clock uncertainty           -0.046     9.039    
    SLICE_X67Y79         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.973    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.229ns (18.335%)  route 1.020ns (81.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 8.874 - 6.400 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.120ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.282ns (routing 1.017ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.537     2.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X66Y84         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.831 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     3.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X66Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.226 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.775     4.001    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X67Y79         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.282     8.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X67Y79         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/C
                         clock pessimism              0.211     9.085    
                         clock uncertainty           -0.046     9.039    
    SLICE_X67Y79         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     8.973    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.229ns (18.335%)  route 1.020ns (81.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 8.874 - 6.400 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.537ns (routing 1.120ns, distribution 1.417ns)
  Clock Net Delay (Destination): 2.282ns (routing 1.017ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.537     2.752    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X66Y84         FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.831 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.245     3.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X66Y84         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.226 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         0.775     4.001    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X67Y79         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        2.282     8.874    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X67Y79         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/C
                         clock pessimism              0.211     9.085    
                         clock uncertainty           -0.046     9.039    
    SLICE_X67Y79         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.973    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  4.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.405ns (routing 0.609ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.682ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.405     1.530    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y68         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.569 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.120     1.689    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y68         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.595     1.734    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X73Y68         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.142     1.592    
    SLICE_X73Y68         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.572    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.405ns (routing 0.609ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.682ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.405     1.530    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y68         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.569 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.120     1.689    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y68         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.595     1.734    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X73Y68         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.142     1.592    
    SLICE_X73Y68         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.572    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.405ns (routing 0.609ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.682ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.405     1.530    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y68         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y68         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.569 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.120     1.689    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y68         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.595     1.734    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X73Y68         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.142     1.592    
    SLICE_X73Y68         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.572    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.418ns (routing 0.609ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.682ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.418     1.543    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X70Y59         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y59         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.582 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.118     1.700    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X73Y59         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.606     1.745    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y59         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.147     1.598    
    SLICE_X73Y59         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.578    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.418ns (routing 0.609ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.682ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.418     1.543    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X70Y59         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y59         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.582 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.118     1.700    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X73Y59         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.606     1.745    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y59         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.147     1.598    
    SLICE_X73Y59         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.578    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.418ns (routing 0.609ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.682ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.418     1.543    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X70Y59         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y59         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.582 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.118     1.700    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X73Y59         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.606     1.745    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y59         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.147     1.598    
    SLICE_X73Y59         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.578    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.323ns (routing 0.609ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.682ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.323     1.448    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y74         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.487 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.093     1.580    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X40Y75         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.490     1.629    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X40Y75         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.164     1.465    
    SLICE_X40Y75         FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     1.445    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.323ns (routing 0.609ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.682ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.323     1.448    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y74         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.487 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.093     1.580    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X40Y75         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.490     1.629    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y75         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.164     1.465    
    SLICE_X40Y75         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.445    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.323ns (routing 0.609ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.682ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.323     1.448    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y74         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.487 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.093     1.580    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X40Y75         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.490     1.629    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X40Y75         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.164     1.465    
    SLICE_X40Y75         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.445    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.332ns (routing 0.609ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.682ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.332     1.457    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y71         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.496 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.128     1.624    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y72         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy0/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2789, routed)        1.501     1.640    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y72         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.133     1.507    
    SLICE_X41Y72         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.487    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        5.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.079ns (5.221%)  route 1.434ns (94.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 8.567 - 6.400 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.703ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.010ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.503     1.719    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X20Y217        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y217        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.798 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.434     3.232    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X20Y216        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.975     8.567    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X20Y216        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     8.567    
                         clock uncertainty           -0.046     8.521    
    SLICE_X20Y216        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.079ns (5.221%)  route 1.434ns (94.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 8.567 - 6.400 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.703ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.010ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.503     1.719    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X20Y217        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y217        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.798 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.434     3.232    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X20Y216        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.975     8.567    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X20Y216        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     8.567    
                         clock uncertainty           -0.046     8.521    
    SLICE_X20Y216        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     8.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.079ns (5.221%)  route 1.434ns (94.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 8.567 - 6.400 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.503ns (routing 0.703ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.010ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.503     1.719    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X20Y217        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y217        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.798 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           1.434     3.232    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X20Y216        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.975     8.567    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X20Y216        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     8.567    
                         clock uncertainty           -0.046     8.521    
    SLICE_X20Y216        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066     8.455    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.081ns (6.099%)  route 1.247ns (93.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 8.501 - 6.400 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.703ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.909ns (routing 1.010ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.612     1.828    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X33Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.909 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           1.247     3.156    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X33Y186        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.909     8.501    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X33Y186        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     8.501    
                         clock uncertainty           -0.046     8.455    
    SLICE_X33Y186        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.389    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.079ns (6.167%)  route 1.202ns (93.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 8.496 - 6.400 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.703ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.010ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.612     1.828    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X33Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y185        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.907 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           1.202     3.109    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X33Y185        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.904     8.496    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X33Y185        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     8.496    
                         clock uncertainty           -0.046     8.450    
    SLICE_X33Y185        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.384    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.079ns (6.729%)  route 1.095ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.096ns = ( 8.496 - 6.400 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.703ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.904ns (routing 1.010ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.612     1.828    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X33Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y187        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.907 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           1.095     3.002    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X33Y187        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.904     8.496    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X33Y187        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     8.496    
                         clock uncertainty           -0.046     8.450    
    SLICE_X33Y187        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.384    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                  5.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.059ns (7.584%)  route 0.719ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.424ns (routing 0.637ns, distribution 0.787ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.113ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.424     1.617    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X33Y187        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y187        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.676 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.719     2.395    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X33Y187        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.136     2.351    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X33Y187        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     2.351    
                         clock uncertainty            0.046     2.397    
    SLICE_X33Y187        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     2.365    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.059ns (6.949%)  route 0.790ns (93.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.424ns (routing 0.637ns, distribution 0.787ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.113ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.424     1.617    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X33Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y185        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.676 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.790     2.466    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X33Y185        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.136     2.351    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X33Y185        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     2.351    
                         clock uncertainty            0.046     2.397    
    SLICE_X33Y185        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     2.365    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.060ns (5.808%)  route 0.973ns (94.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.637ns, distribution 0.688ns)
  Clock Net Delay (Destination): 2.215ns (routing 1.113ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.325     1.518    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X20Y217        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y217        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.578 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.973     2.551    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X20Y216        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.215     2.430    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X20Y216        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.046     2.476    
    SLICE_X20Y216        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.032     2.444    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.060ns (5.808%)  route 0.973ns (94.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.637ns, distribution 0.688ns)
  Clock Net Delay (Destination): 2.215ns (routing 1.113ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.325     1.518    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X20Y217        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y217        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.578 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.973     2.551    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X20Y216        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.215     2.430    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X20Y216        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.046     2.476    
    SLICE_X20Y216        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.032     2.444    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.060ns (5.808%)  route 0.973ns (94.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.637ns, distribution 0.688ns)
  Clock Net Delay (Destination): 2.215ns (routing 1.113ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.325     1.518    tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X20Y217        FDRE                                         r  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y217        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.578 f  tengbaser_phy_reset3/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.973     2.551    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X20Y216        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.215     2.430    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X20Y216        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.046     2.476    
    SLICE_X20Y216        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.032     2.444    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.060ns (6.865%)  route 0.814ns (93.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.424ns (routing 0.637ns, distribution 0.787ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=1272, routed)        1.424     1.617    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X33Y185        FDRE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.677 f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.814     2.491    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X33Y186        FDPE                                         f  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.147     2.362    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X33Y186        FDPE                                         r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.000     2.362    
                         clock uncertainty            0.046     2.408    
    SLICE_X33Y186        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     2.376    tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        4.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.178ns (11.499%)  route 1.370ns (88.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 8.445 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.113ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.853ns (routing 1.010ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.182     2.397    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y150        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.478 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.247     2.725    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y150        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.822 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.123     3.945    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y147        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.853     8.445    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X37Y147        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.178     8.623    
                         clock uncertainty           -0.046     8.577    
    SLICE_X37Y147        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.511    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.178ns (11.499%)  route 1.370ns (88.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 8.445 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.113ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.853ns (routing 1.010ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.182     2.397    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y150        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.478 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.247     2.725    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y150        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.822 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.123     3.945    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y147        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.853     8.445    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X37Y147        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.178     8.623    
                         clock uncertainty           -0.046     8.577    
    SLICE_X37Y147        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     8.511    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.178ns (11.499%)  route 1.370ns (88.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 8.445 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.113ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.853ns (routing 1.010ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.182     2.397    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y150        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.478 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.247     2.725    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y150        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.822 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.123     3.945    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y147        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.853     8.445    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X37Y147        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.178     8.623    
                         clock uncertainty           -0.046     8.577    
    SLICE_X37Y147        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.511    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.178ns (11.499%)  route 1.370ns (88.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 8.445 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.113ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.853ns (routing 1.010ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.182     2.397    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y150        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.478 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.247     2.725    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y150        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.822 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.123     3.945    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y147        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.853     8.445    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X37Y147        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.178     8.623    
                         clock uncertainty           -0.046     8.577    
    SLICE_X37Y147        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.511    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.178ns (11.521%)  route 1.367ns (88.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 8.442 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.113ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.850ns (routing 1.010ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.182     2.397    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y150        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.478 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.247     2.725    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y150        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.822 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.120     3.942    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y149        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.850     8.442    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X37Y149        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/C
                         clock pessimism              0.178     8.620    
                         clock uncertainty           -0.046     8.574    
    SLICE_X37Y149        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.508    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -3.942    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.178ns (11.521%)  route 1.367ns (88.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 8.442 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.113ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.850ns (routing 1.010ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.182     2.397    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y150        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.478 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.247     2.725    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y150        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.822 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.120     3.942    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y149        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.850     8.442    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X37Y149        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]/C
                         clock pessimism              0.178     8.620    
                         clock uncertainty           -0.046     8.574    
    SLICE_X37Y149        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     8.508    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[57]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -3.942    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.178ns (11.521%)  route 1.367ns (88.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 8.442 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.113ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.850ns (routing 1.010ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.182     2.397    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y150        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.478 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.247     2.725    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y150        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.822 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.120     3.942    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y149        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.850     8.442    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X37Y149        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]/C
                         clock pessimism              0.178     8.620    
                         clock uncertainty           -0.046     8.574    
    SLICE_X37Y149        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.508    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[58]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -3.942    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.178ns (11.521%)  route 1.367ns (88.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 8.442 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.113ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.850ns (routing 1.010ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.182     2.397    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y150        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.478 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.247     2.725    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y150        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.822 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.120     3.942    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y149        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.850     8.442    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X37Y149        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]/C
                         clock pessimism              0.178     8.620    
                         clock uncertainty           -0.046     8.574    
    SLICE_X37Y149        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.508    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]
  -------------------------------------------------------------------
                         required time                          8.508    
                         arrival time                          -3.942    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.178ns (11.514%)  route 1.368ns (88.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 8.444 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.113ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.852ns (routing 1.010ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.182     2.397    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y150        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.478 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.247     2.725    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y150        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.822 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.121     3.943    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y148        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.852     8.444    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X37Y148        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.178     8.622    
                         clock uncertainty           -0.046     8.576    
    SLICE_X37Y148        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.510    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0]_1 rise@6.400ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.178ns (11.514%)  route 1.368ns (88.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 8.444 - 6.400 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 1.113ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.852ns (routing 1.010ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        2.182     2.397    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y150        FDRE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y150        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.478 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.247     2.725    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X38Y150        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.822 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.121     3.943    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X37Y148        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.852     8.444    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X37Y148        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.178     8.622    
                         clock uncertainty           -0.046     8.576    
    SLICE_X37Y148        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.510    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  4.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.974%)  route 0.114ns (74.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.222ns (routing 0.606ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.678ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.222     1.347    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y111        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.387 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.114     1.501    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y111        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.393     1.532    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y111        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.121     1.411    
    SLICE_X42Y111        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.391    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.974%)  route 0.114ns (74.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.222ns (routing 0.606ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.678ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.222     1.347    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y111        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.387 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.114     1.501    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y111        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.393     1.532    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y111        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.121     1.411    
    SLICE_X42Y111        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.391    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.974%)  route 0.114ns (74.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.222ns (routing 0.606ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.678ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.222     1.347    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y111        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.387 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.114     1.501    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y111        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.393     1.532    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y111        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.121     1.411    
    SLICE_X42Y111        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.391    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.040ns (25.974%)  route 0.114ns (74.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.222ns (routing 0.606ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.678ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.222     1.347    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y111        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.387 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.114     1.501    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y111        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.393     1.532    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y111        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.121     1.411    
    SLICE_X42Y111        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.391    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.040ns (26.144%)  route 0.113ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.222ns (routing 0.606ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.678ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.222     1.347    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y111        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.387 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.113     1.500    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y111        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.392     1.531    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y111        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.121     1.410    
    SLICE_X42Y111        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.390    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.040ns (26.144%)  route 0.113ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.222ns (routing 0.606ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.678ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.222     1.347    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y111        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.387 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.113     1.500    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y111        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.392     1.531    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y111        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.121     1.410    
    SLICE_X42Y111        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.390    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.040ns (26.144%)  route 0.113ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.222ns (routing 0.606ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.678ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.222     1.347    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y111        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.387 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.113     1.500    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y111        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.392     1.531    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y111        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.121     1.410    
    SLICE_X42Y111        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.390    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.040ns (26.144%)  route 0.113ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.222ns (routing 0.606ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.678ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.222     1.347    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y111        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.387 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.113     1.500    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X42Y111        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.392     1.531    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X42Y111        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.121     1.410    
    SLICE_X42Y111        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.390    zcu111_tengbe_tx_rx_direct_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.040ns (27.211%)  route 0.107ns (72.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.213ns (routing 0.606ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.678ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.213     1.338    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X49Y149        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y149        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.378 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.107     1.485    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X49Y150        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.372     1.511    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y150        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.118     1.393    
    SLICE_X49Y150        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.373    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.040ns (27.211%)  route 0.107ns (72.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.213ns (routing 0.606ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.678ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.213     1.338    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X49Y149        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y149        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.378 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.107     1.485    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X49Y150        FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y7   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy3/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy3/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2811, routed)        1.372     1.511    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y150        FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.118     1.393    
    SLICE_X49Y150        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.373    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.080ns (7.597%)  route 0.973ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 7.428 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.869ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y72         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.276 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.973     4.249    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X38Y77         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.735     7.428    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y77         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                         clock pessimism             -0.416     7.012    
                         clock uncertainty           -0.062     6.950    
    SLICE_X38Y77         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.884    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.080ns (7.597%)  route 0.973ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 7.428 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.869ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y72         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.276 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.973     4.249    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X38Y77         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.735     7.428    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y77         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                         clock pessimism             -0.416     7.012    
                         clock uncertainty           -0.062     6.950    
    SLICE_X38Y77         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     6.884    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.080ns (7.597%)  route 0.973ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 7.428 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.869ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y72         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.276 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.973     4.249    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X38Y77         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.735     7.428    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y77         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
                         clock pessimism             -0.416     7.012    
                         clock uncertainty           -0.062     6.950    
    SLICE_X38Y77         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     6.884    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.080ns (7.597%)  route 0.973ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 7.428 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.869ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y72         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.276 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.973     4.249    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X38Y77         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.735     7.428    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y77         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism             -0.416     7.012    
                         clock uncertainty           -0.062     6.950    
    SLICE_X38Y77         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     6.884    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.080ns (7.597%)  route 0.973ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 7.428 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.869ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y72         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.276 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.973     4.249    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X38Y77         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.735     7.428    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X38Y77         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism             -0.416     7.012    
                         clock uncertainty           -0.062     6.950    
    SLICE_X38Y77         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.884    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.080ns (7.597%)  route 0.973ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 7.428 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.869ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y72         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.276 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.973     4.249    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X38Y77         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.735     7.428    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X38Y77         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                         clock pessimism             -0.416     7.012    
                         clock uncertainty           -0.062     6.950    
    SLICE_X38Y77         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.884    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.080ns (7.597%)  route 0.973ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 7.428 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.869ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y72         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.276 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.973     4.249    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X38Y77         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.735     7.428    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X38Y77         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                         clock pessimism             -0.416     7.012    
                         clock uncertainty           -0.062     6.950    
    SLICE_X38Y77         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     6.884    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.080ns (7.597%)  route 0.973ns (92.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 7.428 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.869ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y72         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.276 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.973     4.249    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X38Y77         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.735     7.428    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X38Y77         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.416     7.012    
                         clock uncertainty           -0.062     6.950    
    SLICE_X38Y77         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     6.884    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.080ns (9.816%)  route 0.735ns (90.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 7.426 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.869ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y72         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.276 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.735     4.011    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X38Y79         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.733     7.426    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y79         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
                         clock pessimism             -0.416     7.010    
                         clock uncertainty           -0.062     6.948    
    SLICE_X38Y79         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.882    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.080ns (9.816%)  route 0.735ns (90.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 7.426 - 3.906 ) 
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.955ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.869ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.090    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.961     3.196    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X42Y72         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.276 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          0.735     4.011    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X38Y79         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_128_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.825    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.455 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.669    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.693 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.733     7.426    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X38Y79         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism             -0.416     7.010    
                         clock uncertainty           -0.062     6.948    
    SLICE_X38Y79         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     6.882    zcu111_tengbe_tx_rx_direct_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  2.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Net Delay (Source):      1.095ns (routing 0.520ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.578ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.095     2.045    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y151        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.085 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.095     2.180    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X49Y151        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.230     1.818    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X49Y151        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.272     2.090    
    SLICE_X49Y151        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.070    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Net Delay (Source):      1.095ns (routing 0.520ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.578ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.095     2.045    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y151        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.085 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.095     2.180    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X49Y151        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.230     1.818    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X49Y151        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.272     2.090    
    SLICE_X49Y151        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.070    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Net Delay (Source):      1.095ns (routing 0.520ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.578ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.095     2.045    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y151        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.085 f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.095     2.180    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X49Y151        FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.230     1.818    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X49Y151        FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.272     2.090    
    SLICE_X49Y151        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.070    zcu111_tengbe_tx_rx_direct_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Net Delay (Source):      1.130ns (routing 0.520ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.578ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.130     2.080    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y76         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.119 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.072     2.191    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X65Y76         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.274     1.862    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y76         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.234     2.096    
    SLICE_X65Y76         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Net Delay (Source):      1.130ns (routing 0.520ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.578ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.130     2.080    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y76         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.119 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.072     2.191    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X65Y76         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.274     1.862    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X65Y76         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.234     2.096    
    SLICE_X65Y76         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.076    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Net Delay (Source):      1.127ns (routing 0.520ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.578ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.127     2.077    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X65Y75         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.117 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.070     2.187    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X65Y75         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.271     1.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y75         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.233     2.092    
    SLICE_X65Y75         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.072    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Net Delay (Source):      1.127ns (routing 0.520ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.578ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.127     2.077    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X65Y75         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.117 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.070     2.187    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X65Y75         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.271     1.859    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y75         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.233     2.092    
    SLICE_X65Y75         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.072    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.041ns (26.452%)  route 0.114ns (73.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.157ns (routing 0.520ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.578ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.157     2.107    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y56         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.148 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.114     2.262    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X74Y56         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.309     1.897    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X74Y56         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.267     2.164    
    SLICE_X74Y56         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.144    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.041ns (26.452%)  route 0.114ns (73.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.157ns (routing 0.520ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.578ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.157     2.107    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y56         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.148 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.114     2.262    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X74Y56         FDCE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.309     1.897    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X74Y56         FDCE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.267     2.164    
    SLICE_X74Y56         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.144    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.041ns (26.452%)  route 0.114ns (73.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.157ns (routing 0.520ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.578ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.558    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.157     2.107    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y56         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.148 f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.114     2.262    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X74Y56         FDPE                                         f  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_128_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.699    zcu111_infr_inst/clk_128_buf
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=6128, routed)        1.309     1.897    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y56         FDPE                                         r  zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.267     2.164    
    SLICE_X74Y56         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.144    zcu111_tengbe_tx_rx_direct_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.118    





