
ubuntu-preinstalled/kbdinfo:     file format elf32-littlearm


Disassembly of section .init:

00000790 <.init>:
 790:	push	{r3, lr}
 794:	bl	d1c <__snprintf_chk@plt+0x458>
 798:	pop	{r3, pc}

Disassembly of section .plt:

0000079c <__cxa_finalize@plt-0x14>:
 79c:	push	{lr}		; (str lr, [sp, #-4]!)
 7a0:	ldr	lr, [pc, #4]	; 7ac <__cxa_finalize@plt-0x4>
 7a4:	add	lr, pc, lr
 7a8:	ldr	pc, [lr, #8]!
 7ac:			; <UNDEFINED> instruction: 0x000117b8

000007b0 <__cxa_finalize@plt>:
 7b0:	add	ip, pc, #0, 12
 7b4:	add	ip, ip, #69632	; 0x11000
 7b8:	ldr	pc, [ip, #1976]!	; 0x7b8

000007bc <dcgettext@plt>:
 7bc:	add	ip, pc, #0, 12
 7c0:	add	ip, ip, #69632	; 0x11000
 7c4:	ldr	pc, [ip, #1968]!	; 0x7b0

000007c8 <__stack_chk_fail@plt>:
 7c8:	add	ip, pc, #0, 12
 7cc:	add	ip, ip, #69632	; 0x11000
 7d0:	ldr	pc, [ip, #1960]!	; 0x7a8

000007d4 <textdomain@plt>:
 7d4:	add	ip, pc, #0, 12
 7d8:	add	ip, ip, #69632	; 0x11000
 7dc:	ldr	pc, [ip, #1952]!	; 0x7a0

000007e0 <strcasecmp@plt>:
 7e0:	add	ip, pc, #0, 12
 7e4:	add	ip, ip, #69632	; 0x11000
 7e8:	ldr	pc, [ip, #1944]!	; 0x798

000007ec <ioctl@plt>:
 7ec:	add	ip, pc, #0, 12
 7f0:	add	ip, ip, #69632	; 0x11000
 7f4:	ldr	pc, [ip, #1936]!	; 0x790

000007f8 <puts@plt>:
 7f8:	add	ip, pc, #0, 12
 7fc:	add	ip, ip, #69632	; 0x11000
 800:	ldr	pc, [ip, #1928]!	; 0x788

00000804 <__libc_start_main@plt>:
 804:	add	ip, pc, #0, 12
 808:	add	ip, ip, #69632	; 0x11000
 80c:	ldr	pc, [ip, #1920]!	; 0x780

00000810 <strerror@plt>:
 810:	add	ip, pc, #0, 12
 814:	add	ip, ip, #69632	; 0x11000
 818:	ldr	pc, [ip, #1912]!	; 0x778

0000081c <__vfprintf_chk@plt>:
 81c:	add	ip, pc, #0, 12
 820:	add	ip, ip, #69632	; 0x11000
 824:	ldr	pc, [ip, #1904]!	; 0x770

00000828 <__gmon_start__@plt>:
 828:	add	ip, pc, #0, 12
 82c:	add	ip, ip, #69632	; 0x11000
 830:	ldr	pc, [ip, #1896]!	; 0x768

00000834 <open@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #69632	; 0x11000
 83c:	ldr	pc, [ip, #1888]!	; 0x760

00000840 <exit@plt>:
 840:	add	ip, pc, #0, 12
 844:	add	ip, ip, #69632	; 0x11000
 848:	ldr	pc, [ip, #1880]!	; 0x758

0000084c <getopt@plt>:
 84c:	add	ip, pc, #0, 12
 850:	add	ip, ip, #69632	; 0x11000
 854:	ldr	pc, [ip, #1872]!	; 0x750

00000858 <__errno_location@plt>:
 858:	add	ip, pc, #0, 12
 85c:	add	ip, ip, #69632	; 0x11000
 860:	ldr	pc, [ip, #1864]!	; 0x748

00000864 <__printf_chk@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #69632	; 0x11000
 86c:	ldr	pc, [ip, #1856]!	; 0x740

00000870 <__fprintf_chk@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #69632	; 0x11000
 878:	ldr	pc, [ip, #1848]!	; 0x738

0000087c <setlocale@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1840]!	; 0x730

00000888 <strrchr@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1832]!	; 0x728

00000894 <bindtextdomain@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1824]!	; 0x720

000008a0 <isatty@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1816]!	; 0x718

000008ac <abort@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1808]!	; 0x710

000008b8 <close@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #69632	; 0x11000
 8c0:	ldr	pc, [ip, #1800]!	; 0x708

000008c4 <__snprintf_chk@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #69632	; 0x11000
 8cc:	ldr	pc, [ip, #1792]!	; 0x700

Disassembly of section .text:

000008d0 <.text>:
     8d0:	ldrbmi	lr, [r0, sp, lsr #18]!
     8d4:			; <UNDEFINED> instruction: 0xf8dfb086
     8d8:	strmi	sl, [sp], -r8, asr #6
     8dc:			; <UNDEFINED> instruction: 0x46074bd1
     8e0:	stmdavs	lr, {r1, r3, r4, r5, r6, r7, sl, lr}
     8e4:			; <UNDEFINED> instruction: 0xf85a212f
     8e8:	ldrtmi	r9, [r0], -r3
     8ec:	ldrdcc	pc, [r0], -r9
     8f0:			; <UNDEFINED> instruction: 0xf7ff9305
     8f4:	smlabtlt	r0, sl, pc, lr	; <UNPREDICTABLE>
     8f8:	blmi	ff2c7a18 <progname@@Base+0xff2b5a04>
     8fc:	stmibmi	fp, {r1, r2, sp}^
     900:			; <UNDEFINED> instruction: 0xf8df2400
     904:			; <UNDEFINED> instruction: 0xf85a832c
     908:	ldrbtmi	r3, [r9], #-3
     90c:	movwls	r4, #5368	; 0x14f8
     910:			; <UNDEFINED> instruction: 0xf7ff601e
     914:	stmibmi	r7, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
     918:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
     91c:	svc	0x00baf7ff
     920:			; <UNDEFINED> instruction: 0xf7ff4640
     924:			; <UNDEFINED> instruction: 0xf8dfef58
     928:	ldrbtmi	r8, [r8], #784	; 0x310
     92c:	strtmi	r4, [r9], -r2, asr #12
     930:			; <UNDEFINED> instruction: 0xf7ff4638
     934:	mcrrne	15, 8, lr, r6, cr12
     938:	ldmdacs	r6, {r1, r4, ip, lr, pc}^
     93c:	cmphi	sp, r0	; <UNPREDICTABLE>
     940:			; <UNDEFINED> instruction: 0xf0002868
     944:	stmdacs	r3, {r0, r1, r2, r4, r6, r8, pc}^
     948:	blmi	fef35110 <progname@@Base+0xfef230fc>
     94c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     950:	tstlt	r4, ip, lsl r8
     954:	blcs	1e9e8 <progname@@Base+0xc9d4>
     958:	andcs	sp, r1, r8, ror #3
     95c:	blx	10bc964 <progname@@Base+0x10aa950>
     960:			; <UNDEFINED> instruction: 0xf85a4bb7
     964:	ldmdavs	r3!, {r0, r1, sp, lr}
     968:			; <UNDEFINED> instruction: 0xf00042bb
     96c:	ldmmi	r5!, {r2, r3, r5, r7, pc}
     970:			; <UNDEFINED> instruction: 0xf8551c5a
     974:	adcsmi	r1, sl, #35	; 0x23
     978:	b	13d1b60 <progname@@Base+0x13bfb4c>
     97c:	eorsvs	r0, r2, r3, lsl #25
     980:	blle	17d8a8c <progname@@Base+0x17c6a78>
     984:			; <UNDEFINED> instruction: 0xf0004620
     988:	vmlane.f32	s30, s11, s11
     98c:	addhi	pc, r2, r0, asr #5
     990:	stmiami	lr!, {r0, r2, r3, r5, r7, r8, r9, fp, lr}
     994:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
     998:			; <UNDEFINED> instruction: 0x4621685c
     99c:	svc	0x0020f7ff
     9a0:	rsble	r2, r4, r0, lsl #16
     9a4:	strtmi	r4, [r1], -sl, lsr #17
     9a8:			; <UNDEFINED> instruction: 0xf7ff4478
     9ac:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
     9b0:	stmiami	r8!, {r1, r2, r3, r6, ip, lr, pc}
     9b4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
     9b8:	svc	0x0012f7ff
     9bc:			; <UNDEFINED> instruction: 0xf0002800
     9c0:	stmiami	r5!, {r0, r1, r2, r3, r7, pc}
     9c4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
     9c8:	svc	0x000af7ff
     9cc:	stmdacs	r0, {r1, r2, r9, sl, lr}
     9d0:			; <UNDEFINED> instruction: 0xf10dd16c
     9d4:			; <UNDEFINED> instruction: 0xf644020f
     9d8:	strtmi	r3, [r8], -r4, ror #2
     9dc:	svc	0x0006f7ff
     9e0:			; <UNDEFINED> instruction: 0xf0003001
     9e4:	blmi	fe760dc0 <progname@@Base+0xfe74edac>
     9e8:	mulmi	pc, sp, r8	; <UNPREDICTABLE>
     9ec:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
     9f0:	movweq	pc, #28676	; 0x7004	; <UNPREDICTABLE>
     9f4:			; <UNDEFINED> instruction: 0xf0049304
     9f8:	svccs	0x00000301
     9fc:	sbchi	pc, r2, r0
     a00:	ldmibmi	r7, {r0, r1, r4, r5, r8, ip, sp, pc}
     a04:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     a08:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     a0c:	cmnlt	r0, r6, lsl #12
     a10:	strle	r0, [r6, #-1952]	; 0xfffff860
     a14:			; <UNDEFINED> instruction: 0x46384993
     a18:			; <UNDEFINED> instruction: 0xf7ff4479
     a1c:	strmi	lr, [r6], -r2, ror #29
     a20:			; <UNDEFINED> instruction: 0x0761b118
     a24:	addshi	pc, pc, r0, lsl #2
     a28:	strtmi	r2, [r8], -r1, lsl #12
     a2c:	svc	0x0044f7ff
     a30:			; <UNDEFINED> instruction: 0xf8d99a05
     a34:	ldrtmi	r3, [r0], -r0
     a38:			; <UNDEFINED> instruction: 0xf040429a
     a3c:	andlt	r8, r6, pc, ror #1
     a40:			; <UNDEFINED> instruction: 0x87f0e8bd
     a44:	movwcc	r4, #9317	; 0x2465
     a48:	stmdavs	fp!, {r0, r1, r4, r5, sp, lr}^
     a4c:	ldr	r6, [r9, r3]
     a50:			; <UNDEFINED> instruction: 0xf644aa04
     a54:	strtmi	r3, [r8], -r4, asr #2
     a58:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     a5c:	rsbsle	r3, r9, r1
     a60:	blcs	e7678 <progname@@Base+0xd5664>
     a64:	ldm	pc, {r5, r6, r7, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     a68:	stmdbvs	r3!, {r0, r1, ip, sp, lr, pc}^
     a6c:	bge	11c7e8 <progname@@Base+0x10a7d4>
     a70:	teqcc	fp, r4, asr #12	; <UNPREDICTABLE>
     a74:			; <UNDEFINED> instruction: 0xf7ff4628
     a78:			; <UNDEFINED> instruction: 0x3001eeba
     a7c:	blls	134ba8 <progname@@Base+0x122b94>
     a80:	suble	r2, r0, r0, lsl #22
     a84:	bicle	r2, pc, r1, lsl #22
     a88:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
     a8c:			; <UNDEFINED> instruction: 0xf9caf000
     a90:	strb	r4, [sl, r6, lsl #12]
     a94:	andcs	r4, r5, #1916928	; 0x1d4000
     a98:	ldrbtmi	r2, [r9], #-0
     a9c:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     aa0:	strmi	r2, [r2], -r0, lsl #2
     aa4:			; <UNDEFINED> instruction: 0xf0002001
     aa8:	ldrb	pc, [r1, -r5, ror #22]!	; <UNPREDICTABLE>
     aac:	andcs	r4, r5, #112, 18	; 0x1c0000
     ab0:	strcs	r2, [r1], -r0
     ab4:			; <UNDEFINED> instruction: 0xf7ff4479
     ab8:	strtmi	lr, [r2], -r2, lsl #29
     abc:	andcs	r4, r0, r1, lsl #12
     ac0:	blx	43caca <progname@@Base+0x42aab6>
     ac4:	stmdbmi	fp!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
     ac8:	andcs	r2, r0, r5, lsl #4
     acc:			; <UNDEFINED> instruction: 0xf7ff4479
     ad0:	tstcs	r0, r6, ror lr
     ad4:	andcs	r4, r1, r2, lsl #12
     ad8:	blx	133cae2 <progname@@Base+0x132aace>
     adc:	smlaldx	r6, r6, r3, r8	; <UNPREDICTABLE>
     ae0:			; <UNDEFINED> instruction: 0xf644aa04
     ae4:	strtmi	r3, [r8], -r2, ror #2
     ae8:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     aec:	rsble	r3, r6, r1
     af0:	blcs	e7708 <progname@@Base+0xd56f4>
     af4:	blcs	134bfc <progname@@Base+0x122be8>
     af8:	ldmdami	pc, {r1, r2, r4, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
     afc:			; <UNDEFINED> instruction: 0xf0004478
     b00:			; <UNDEFINED> instruction: 0x4606f991
     b04:	ldmdami	sp, {r0, r4, r7, r8, r9, sl, sp, lr, pc}^
     b08:			; <UNDEFINED> instruction: 0xf0004478
     b0c:	strmi	pc, [r6], -fp, lsl #19
     b10:			; <UNDEFINED> instruction: 0xf7ffe78b
     b14:	bmi	16bc5a4 <progname@@Base+0x16aa590>
     b18:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
     b1c:			; <UNDEFINED> instruction: 0xf0002001
     b20:	str	pc, [ip, r9, lsr #22]!
     b24:	ldrbtmi	r4, [r8], #-2135	; 0xfffff7a9
     b28:			; <UNDEFINED> instruction: 0xf97cf000
     b2c:	ldrb	r4, [ip, -r6, lsl #12]!
     b30:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
     b34:			; <UNDEFINED> instruction: 0xf976f000
     b38:	ldrb	r4, [r6, -r6, lsl #12]!
     b3c:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
     b40:			; <UNDEFINED> instruction: 0xf970f000
     b44:	ldrb	r4, [r0, -r6, lsl #12]!
     b48:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
     b4c:			; <UNDEFINED> instruction: 0xf96af000
     b50:	strb	r4, [sl, -r6, lsl #12]!
     b54:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     b58:	ldrbtmi	r4, [sl], #-2638	; 0xfffff5b2
     b5c:	andcs	r6, r1, r1, lsl #16
     b60:	blx	23cb6a <progname@@Base+0x22ab56>
     b64:	stmdbmi	ip, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
     b68:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     b6c:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
     b70:	svclt	0x00181c06
     b74:	ldrb	r2, [r8, -r1, lsl #12]
     b78:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
     b7c:			; <UNDEFINED> instruction: 0xf952f000
     b80:	ldrb	r4, [r2, -r6, lsl #12]
     b84:	bmi	11af998 <progname@@Base+0x119d984>
     b88:	stmdbmi	r6, {r1, r3, r4, r5, r6, sl, lr}^
     b8c:	ldrbtmi	r2, [r9], #-1
     b90:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     b94:	ldreq	r9, [sl, r4, lsl #22]
     b98:	bmi	10f5c2c <progname@@Base+0x10e3c18>
     b9c:	stmdbmi	r3, {r1, r3, r4, r5, r6, sl, lr}^
     ba0:	ldrbtmi	r2, [r9], #-1
     ba4:	mrc	7, 2, APSR_nzcv, cr14, cr15, {7}
     ba8:	ldrbeq	r9, [fp, -r4, lsl #22]
     bac:	bmi	1035c30 <progname@@Base+0x1023c1c>
     bb0:	stmdbmi	r0, {r1, r3, r4, r5, r6, sl, lr}^
     bb4:	ldrbtmi	r2, [r9], #-1
     bb8:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
     bbc:			; <UNDEFINED> instruction: 0xf7ffe735
     bc0:	bmi	f7c4f8 <progname@@Base+0xf6a4e4>
     bc4:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
     bc8:			; <UNDEFINED> instruction: 0xf0002001
     bcc:			; <UNDEFINED> instruction: 0xe78ffad3
     bd0:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     bd4:	ldrbtmi	r4, [sl], #-2617	; 0xfffff5c7
     bd8:	andcs	r6, r1, r1, lsl #16
     bdc:	blx	ff2bcbe4 <progname@@Base+0xff2aabd0>
     be0:	bmi	dfa7ec <progname@@Base+0xde87d8>
     be4:			; <UNDEFINED> instruction: 0xe7da447a
     be8:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
     bec:	bmi	dbab28 <progname@@Base+0xda8b14>
     bf0:			; <UNDEFINED> instruction: 0xe7de447a
     bf4:			; <UNDEFINED> instruction: 0xf0002000
     bf8:	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
     bfc:	andcs	r2, r0, r5, lsl #4
     c00:			; <UNDEFINED> instruction: 0xf7ff4479
     c04:	blls	7c37c <progname@@Base+0x6a368>
     c08:	blmi	c5ac78 <progname@@Base+0xc48c64>
     c0c:			; <UNDEFINED> instruction: 0x4601447b
     c10:			; <UNDEFINED> instruction: 0xf7ff2001
     c14:	andcs	lr, r0, r8, lsr #28
     c18:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
     c1c:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
     c20:	andeq	r1, r1, r0, lsl #13
     c24:	andeq	r0, r0, ip, ror r0
     c28:	andeq	r0, r0, r8, ror r0
     c2c:	andeq	r0, r0, lr, ror ip
     c30:	andeq	r0, r0, r4, lsr #21
     c34:	andeq	r0, r0, r2, lsl #21
     c38:	andeq	r0, r0, r2, lsr #21
     c3c:	muleq	r0, r8, r0
     c40:	andeq	r0, r0, r0, lsl #1
     c44:	muleq	r1, r0, r6
     c48:	andeq	r1, r1, r4, ror r6
     c4c:	muleq	r0, lr, sl
     c50:			; <UNDEFINED> instruction: 0x00000ab0
     c54:	ldrdeq	r0, [r0], -r2
     c58:	andeq	r0, r0, r6, ror #21
     c5c:	andeq	r1, r1, ip, lsl r6
     c60:	andeq	r0, r0, lr, lsr #21
     c64:	andeq	r0, r0, r8, lsr #21
     c68:			; <UNDEFINED> instruction: 0x000009ba
     c6c:	andeq	r0, r0, sl, asr r9
     c70:	andeq	r0, r0, ip, asr #20
     c74:	andeq	r0, r0, r8, lsl #18
     c78:	muleq	r0, ip, r9
     c7c:	andeq	r0, r0, r4, lsr r9
     c80:	andeq	r0, r0, r4, lsl r9
     c84:	andeq	r0, r0, r6, asr #18
     c88:	andeq	r0, r0, lr, lsr #18
     c8c:	andeq	r0, r0, r6, lsr #18
     c90:	andeq	r0, r0, lr, lsr #18
     c94:	strdeq	r0, [r0], -r6
     c98:	andeq	r0, r0, lr, asr r9
     c9c:	andeq	r0, r0, r6, lsl r9
     ca0:	andeq	r0, r0, r0, lsl r8
     ca4:	andeq	r0, r0, r6, asr #18
     ca8:	strdeq	r0, [r0], -ip
     cac:	andeq	r0, r0, r2, asr #18
     cb0:	andeq	r0, r0, r8, ror #15
     cb4:	andeq	r0, r0, sl, lsr r9
     cb8:			; <UNDEFINED> instruction: 0x000008bc
     cbc:	andeq	r0, r0, lr, asr #17
     cc0:			; <UNDEFINED> instruction: 0x000007b0
     cc4:	andeq	r0, r0, sl, lsr #15
     cc8:	andeq	r0, r0, r4, lsr #15
     ccc:			; <UNDEFINED> instruction: 0x000007b4
     cd0:			; <UNDEFINED> instruction: 0x000007b4
     cd4:	bleq	3ce18 <progname@@Base+0x2ae04>
     cd8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     cdc:	strbtmi	fp, [sl], -r2, lsl #24
     ce0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     ce4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     ce8:	ldrmi	sl, [sl], #776	; 0x308
     cec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     cf0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     cf4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     cf8:			; <UNDEFINED> instruction: 0xf85a4b06
     cfc:	stmdami	r6, {r0, r1, ip, sp}
     d00:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     d04:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     d08:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
     d0c:	andeq	r1, r1, r8, asr r2
     d10:	andeq	r0, r0, ip, rrx
     d14:	andeq	r0, r0, ip, lsl #1
     d18:	muleq	r0, r0, r0
     d1c:	ldr	r3, [pc, #20]	; d38 <__snprintf_chk@plt+0x474>
     d20:	ldr	r2, [pc, #20]	; d3c <__snprintf_chk@plt+0x478>
     d24:	add	r3, pc, r3
     d28:	ldr	r2, [r3, r2]
     d2c:	cmp	r2, #0
     d30:	bxeq	lr
     d34:	b	828 <__gmon_start__@plt>
     d38:	andeq	r1, r1, r8, lsr r2
     d3c:	andeq	r0, r0, r8, lsl #1
     d40:	blmi	1d2d60 <progname@@Base+0x1c0d4c>
     d44:	bmi	1d1f2c <progname@@Base+0x1bff18>
     d48:	addmi	r4, r3, #2063597568	; 0x7b000000
     d4c:	andle	r4, r3, sl, ror r4
     d50:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     d54:	ldrmi	fp, [r8, -r3, lsl #2]
     d58:	svclt	0x00004770
     d5c:	andeq	r1, r1, r0, asr #5
     d60:			; <UNDEFINED> instruction: 0x000112bc
     d64:	andeq	r1, r1, r4, lsl r2
     d68:	andeq	r0, r0, r4, ror r0
     d6c:	blmi	252d94 <progname@@Base+0x240d80>
     d70:	bmi	251f58 <progname@@Base+0x23ff44>
     d74:	bne	651f68 <progname@@Base+0x63ff54>
     d78:	addne	r4, r9, sl, ror r4
     d7c:	bicsvc	lr, r1, r1, lsl #22
     d80:	andle	r1, r3, r9, asr #32
     d84:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     d88:	ldrmi	fp, [r8, -r3, lsl #2]
     d8c:	svclt	0x00004770
     d90:	muleq	r1, r4, r2
     d94:	muleq	r1, r0, r2
     d98:	andeq	r1, r1, r8, ror #3
     d9c:	muleq	r0, r4, r0
     da0:	blmi	2ae1c8 <progname@@Base+0x29c1b4>
     da4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     da8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     dac:	blmi	26f360 <progname@@Base+0x25d34c>
     db0:	ldrdlt	r5, [r3, -r3]!
     db4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     db8:			; <UNDEFINED> instruction: 0xf7ff6818
     dbc:			; <UNDEFINED> instruction: 0xf7ffecfa
     dc0:	blmi	1c0cc4 <progname@@Base+0x1aecb0>
     dc4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     dc8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     dcc:	andeq	r1, r1, lr, asr r2
     dd0:			; <UNDEFINED> instruction: 0x000111b8
     dd4:	andeq	r0, r0, r0, ror r0
     dd8:	andeq	r1, r1, sl, asr #4
     ddc:	andeq	r1, r1, lr, lsr r2
     de0:	svclt	0x0000e7c4
     de4:	strmi	r4, [r5], -fp, lsl #24
     de8:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
     dec:	andcs	r4, r5, #10240	; 0x2800
     df0:	andcs	r4, r0, sl, lsl #18
     df4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
     df8:			; <UNDEFINED> instruction: 0xf7ff681e
     dfc:	blmi	23c184 <progname@@Base+0x22a170>
     e00:	stmiapl	r3!, {r0, r8, sp}^
     e04:			; <UNDEFINED> instruction: 0x4602681b
     e08:			; <UNDEFINED> instruction: 0xf7ff4630
     e0c:			; <UNDEFINED> instruction: 0x4628ed32
     e10:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
     e14:	andeq	r1, r1, r6, ror r1
     e18:	andeq	r0, r0, r4, lsl #1
     e1c:	andeq	r0, r0, lr, asr #8
     e20:	andeq	r0, r0, r8, ror r0
     e24:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
     e28:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
     e2c:			; <UNDEFINED> instruction: 0x4601b13c
     e30:			; <UNDEFINED> instruction: 0xf7ff4620
     e34:	ldrdcc	lr, [r0], -r6
     e38:	andcs	fp, r1, r8, lsl pc
     e3c:			; <UNDEFINED> instruction: 0xf7ffbd10
     e40:			; <UNDEFINED> instruction: 0x4620ecdc
     e44:	svclt	0x0000bd10
     e48:	andeq	r1, r1, r0, ror #3
     e4c:	tstcs	r2, r0, lsl r5
     e50:			; <UNDEFINED> instruction: 0xf7ff4604
     e54:	stmdacs	r0, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
     e58:	vldrlt	d13, [r0, #-0]
     e5c:	strtmi	r2, [r0], -r1, lsl #2
     e60:	stcl	7, cr15, [r8], #1020	; 0x3fc
     e64:	ble	ffe0ae6c <progname@@Base+0xffdf8e58>
     e68:	tstcs	r0, r0, lsr #12
     e6c:	stcl	7, cr15, [r2], #1020	; 0x3fc
     e70:	rscvc	lr, r0, r0, asr #20
     e74:	svclt	0x0000bd10
     e78:	tstcs	r0, r4, lsl fp
     e7c:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
     e80:	addlt	fp, r3, r0, lsr r5
     e84:			; <UNDEFINED> instruction: 0x4605589c
     e88:	andne	pc, r3, sp, lsl #17
     e8c:	movwls	r6, #6179	; 0x1823
     e90:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
     e94:	andcs	fp, r0, r0, lsr r9
     e98:	stmdavs	r3!, {r0, r9, fp, ip, pc}
     e9c:			; <UNDEFINED> instruction: 0xd112429a
     ea0:	ldclt	0, cr11, [r0, #-12]!
     ea4:			; <UNDEFINED> instruction: 0xf10d4628
     ea8:			; <UNDEFINED> instruction: 0xf6440203
     eac:			; <UNDEFINED> instruction: 0xf7ff3133
     eb0:	stmdacs	r0, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
     eb4:			; <UNDEFINED> instruction: 0xf89dd1ef
     eb8:	stmdacc	r1, {r0, r1}
     ebc:	svclt	0x008c2801
     ec0:	andcs	r2, r1, r0
     ec4:			; <UNDEFINED> instruction: 0xf7ffe7e8
     ec8:	svclt	0x0000ec80
     ecc:	andeq	r1, r1, r2, ror #1
     ed0:	andeq	r0, r0, ip, ror r0
     ed4:	mcrmi	5, 1, fp, cr9, cr0, {3}
     ed8:	hvclt	33870	; 0x844e
     edc:			; <UNDEFINED> instruction: 0xf7ff4605
     ee0:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
     ee4:			; <UNDEFINED> instruction: 0xf7ffdb38
     ee8:	orrslt	pc, r0, #796	; 0x31c
     eec:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
     ef0:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
     ef4:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
     ef8:	and	r3, r2, r4, lsl #10
     efc:	bleq	13f058 <progname@@Base+0x12d044>
     f00:			; <UNDEFINED> instruction: 0xf7ffb170
     f04:	cdpne	15, 0, cr15, cr4, cr3, {5}
     f08:			; <UNDEFINED> instruction: 0xf7ffdbf8
     f0c:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
     f10:	strtmi	sp, [r0], -ip, ror #3
     f14:	ldcl	7, cr15, [r0], {255}	; 0xff
     f18:	bleq	13f074 <progname@@Base+0x12d060>
     f1c:	mvnsle	r2, r0, lsl #16
     f20:	strtmi	r4, [r0], -r4, lsl #12
     f24:			; <UNDEFINED> instruction: 0xffa8f7ff
     f28:	bicsle	r2, pc, r0, lsl #16
     f2c:	cfstrscs	mvf3, [r3], {1}
     f30:	blmi	575714 <progname@@Base+0x563700>
     f34:	ldmdbmi	r5, {r0, r2, r9, sp}
     f38:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     f3c:			; <UNDEFINED> instruction: 0xf7ff681c
     f40:	tstcs	r1, lr, lsr ip
     f44:	strtmi	r4, [r0], -r2, lsl #12
     f48:	ldc	7, cr15, [r2], {255}	; 0xff
     f4c:			; <UNDEFINED> instruction: 0xf7ff2001
     f50:			; <UNDEFINED> instruction: 0x4620ec78
     f54:	ldc	7, cr15, [r0], #1020	; 0x3fc
     f58:	andcs	r4, r5, #11264	; 0x2c00
     f5c:	andcs	r4, r0, ip, lsl #18
     f60:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     f64:			; <UNDEFINED> instruction: 0xf7ff681c
     f68:	strtmi	lr, [fp], -sl, lsr #24
     f6c:	strmi	r2, [r2], -r1, lsl #2
     f70:			; <UNDEFINED> instruction: 0xf7ff4620
     f74:	andcs	lr, r1, lr, ror ip
     f78:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
     f7c:	andeq	r1, r1, r8, lsl #1
     f80:	andeq	r0, r1, r0, asr pc
     f84:	andeq	r0, r0, r6, lsr r6
     f88:	andeq	r0, r0, r4, lsl #1
     f8c:	andeq	r0, r0, r6, lsl r6
     f90:	ldrdeq	r0, [r0], -sl
     f94:	svcmi	0x00f0e92d
     f98:			; <UNDEFINED> instruction: 0xf8dfb089
     f9c:	mvfgesp	f0, #0.0
     fa0:			; <UNDEFINED> instruction: 0xf10d4a49
     fa4:	stmdbmi	r9, {r2, r3, r9, fp}^
     fa8:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
     fac:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
     fb0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
     fb4:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
     fb8:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
     fbc:	ldrdmi	pc, [r0], -r9
     fc0:	movwgt	r3, #13572	; 0x3504
     fc4:	andsvc	r4, sl, r3, asr #16
     fc8:	strls	r2, [r7], #-768	; 0xfffffd00
     fcc:			; <UNDEFINED> instruction: 0xf8ad4478
     fd0:	and	r3, r2, r9, lsl r0
     fd4:	bleq	13f130 <progname@@Base+0x12d11c>
     fd8:			; <UNDEFINED> instruction: 0xf7ffb1f8
     fdc:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
     fe0:			; <UNDEFINED> instruction: 0xf7ffdbf8
     fe4:	orrlt	pc, r8, r9, asr #30
     fe8:			; <UNDEFINED> instruction: 0xf6444652
     fec:	strtmi	r3, [r0], -r4, asr #2
     ff0:	bl	fff3eff4 <progname@@Base+0xfff2cfe0>
     ff4:	blle	24affc <progname@@Base+0x238fe8>
     ff8:	blcs	e7c0c <progname@@Base+0xd5bf8>
     ffc:	blcs	75148 <progname@@Base+0x63134>
    1000:			; <UNDEFINED> instruction: 0xf1b7bf08
    1004:	svclt	0x00083fff
    1008:	rscle	r4, r3, r7, lsr #12
    100c:			; <UNDEFINED> instruction: 0xf7ff4620
    1010:			; <UNDEFINED> instruction: 0xf855ec54
    1014:	stmdacs	r0, {r2, r8, r9, fp}
    1018:			; <UNDEFINED> instruction: 0xf8dfd1df
    101c:			; <UNDEFINED> instruction: 0xf10db0bc
    1020:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
    1024:	strd	r4, [r2], -fp
    1028:	cfstr32cs	mvfx3, [sp, #-4]
    102c:	movwcs	sp, #12327	; 0x3027
    1030:	ldrmi	r2, [r9], -r1, lsl #4
    1034:	strlt	lr, [r0, #-2509]	; 0xfffff633
    1038:			; <UNDEFINED> instruction: 0xf7ff4650
    103c:	ldrtmi	lr, [r0], -r4, asr #24
    1040:			; <UNDEFINED> instruction: 0xff04f7ff
    1044:	blle	ffbc885c <progname@@Base+0xffbb6848>
    1048:			; <UNDEFINED> instruction: 0xff16f7ff
    104c:	bge	ed674 <progname@@Base+0xdb660>
    1050:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
    1054:			; <UNDEFINED> instruction: 0xf7ff4620
    1058:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    105c:	blls	f7c88 <progname@@Base+0xe5c74>
    1060:	andsle	r2, lr, r3, lsl #22
    1064:	svclt	0x00082b01
    1068:	svccc	0x00fff1b7
    106c:	strtmi	fp, [r7], -r8, lsl #30
    1070:			; <UNDEFINED> instruction: 0x4620d0da
    1074:			; <UNDEFINED> instruction: 0xf7ff3501
    1078:	stccs	12, cr14, [sp, #-128]	; 0xffffff80
    107c:	blmi	5f57e0 <progname@@Base+0x5e37cc>
    1080:	ldmdbmi	r7, {r0, r2, r9, sp}
    1084:			; <UNDEFINED> instruction: 0xf8582000
    1088:	ldrbtmi	r3, [r9], #-3
    108c:			; <UNDEFINED> instruction: 0xf7ff681c
    1090:			; <UNDEFINED> instruction: 0x2101eb96
    1094:	strtmi	r4, [r0], -r2, lsl #12
    1098:	bl	ffabf09c <progname@@Base+0xffaad088>
    109c:			; <UNDEFINED> instruction: 0xf7ff2001
    10a0:			; <UNDEFINED> instruction: 0x1c7bebd0
    10a4:	bls	1f54cc <progname@@Base+0x1e34b8>
    10a8:			; <UNDEFINED> instruction: 0xf8d94620
    10ac:	addsmi	r3, sl, #0
    10b0:	andlt	sp, r9, r6, lsl #2
    10b4:	svchi	0x00f0e8bd
    10b8:			; <UNDEFINED> instruction: 0xf7ff4638
    10bc:	udf	#11966	; 0x2ebe
    10c0:	bl	fe0bf0c4 <progname@@Base+0xfe0ad0b0>
    10c4:			; <UNDEFINED> instruction: 0x00010fb8
    10c8:	andeq	r0, r0, r6, ror r5
    10cc:	andeq	r0, r0, ip, ror r0
    10d0:	andeq	r0, r1, sl, lsl #29
    10d4:	andeq	r0, r0, r0, ror #10
    10d8:	andeq	r0, r0, r8, ror #10
    10dc:	andeq	r0, r0, r4, lsl #1
    10e0:	andeq	r0, r0, r6, asr #9
    10e4:	tstcs	r1, lr, lsl #8
    10e8:	ldrblt	r4, [r0, #2844]!	; 0xb1c
    10ec:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
    10f0:	bge	26d308 <progname@@Base+0x25b2f4>
    10f4:			; <UNDEFINED> instruction: 0x46064c1b
    10f8:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
    10fc:	blvc	13f24c <progname@@Base+0x12d238>
    1100:	ldrdgt	pc, [r0], -r5
    1104:	bmi	665914 <progname@@Base+0x653900>
    1108:	andgt	pc, ip, sp, asr #17
    110c:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
    1110:	ldmdapl	ip, {r0, sl, ip, pc}
    1114:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
    1118:			; <UNDEFINED> instruction: 0xf7ff681b
    111c:	ldrtmi	lr, [sl], -sl, lsr #23
    1120:	tstcs	r1, r0, lsr #16
    1124:			; <UNDEFINED> instruction: 0xf7ff9b02
    1128:	vmovcs.16	d0[1], lr
    112c:	ldrtmi	sp, [r0], -sl, lsl #26
    1130:			; <UNDEFINED> instruction: 0xf7ff6824
    1134:	bmi	3bbef4 <progname@@Base+0x3a9ee0>
    1138:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    113c:	strtmi	r4, [r0], -r3, lsl #12
    1140:	bl	fe5bf144 <progname@@Base+0xfe5ad130>
    1144:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    1148:			; <UNDEFINED> instruction: 0xd104429a
    114c:	pop	{r2, ip, sp, pc}
    1150:	strdlt	r4, [r3], -r0
    1154:			; <UNDEFINED> instruction: 0xf7ff4770
    1158:	svclt	0x0000eb38
    115c:	andeq	r0, r1, r4, ror lr
    1160:	andeq	r0, r0, ip, ror r0
    1164:	andeq	r0, r0, r8, ror r0
    1168:	andeq	r0, r0, r4, lsl #1
    116c:			; <UNDEFINED> instruction: 0x000004b6
    1170:	muleq	r0, r2, r4
    1174:	strmi	fp, [r6], -ip, lsl #8
    1178:			; <UNDEFINED> instruction: 0x460d4b19
    117c:	addlt	fp, r4, r0, lsl #11
    1180:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    1184:	ldfeqd	f7, [r8], {13}
    1188:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
    118c:	ldmpl	sl, {r0, r8, sp}
    1190:	blvc	13f308 <progname@@Base+0x12d2f4>
    1194:	andgt	pc, r8, sp, asr #17
    1198:	ldrdgt	pc, [r0], -r2
    119c:			; <UNDEFINED> instruction: 0xf8cd4a14
    11a0:	ldrbtmi	ip, [sl], #-12
    11a4:	strls	r5, [r1], #-2332	; 0xfffff6e4
    11a8:	blls	57220 <progname@@Base+0x4520c>
    11ac:	ldmdavs	fp, {r5, fp, sp, lr}
    11b0:	bl	17bf1b4 <progname@@Base+0x17ad1a0>
    11b4:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    11b8:	blls	895c4 <progname@@Base+0x775b0>
    11bc:	bl	bbf1c0 <progname@@Base+0xbad1ac>
    11c0:	stcle	13, cr2, [sl, #-0]
    11c4:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    11c8:	bl	8bf1cc <progname@@Base+0x8ad1b8>
    11cc:	tstcs	r1, r9, lsl #20
    11d0:			; <UNDEFINED> instruction: 0x4603447a
    11d4:			; <UNDEFINED> instruction: 0xf7ff4620
    11d8:	ldrtmi	lr, [r0], -ip, asr #22
    11dc:	bl	c3f1e0 <progname@@Base+0xc2d1cc>
    11e0:	ldrdeq	r0, [r1], -lr
    11e4:	andeq	r0, r0, ip, ror r0
    11e8:	andeq	r0, r0, r8, ror r0
    11ec:	andeq	r0, r0, r4, lsl #1
    11f0:	andeq	r0, r0, r2, lsr #8
    11f4:	strdeq	r0, [r0], -ip
    11f8:	mvnsmi	lr, #737280	; 0xb4000
    11fc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1200:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1204:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1208:	b	ff0bf20c <progname@@Base+0xff0ad1f8>
    120c:	blne	1d92408 <progname@@Base+0x1d803f4>
    1210:	strhle	r1, [sl], -r6
    1214:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1218:			; <UNDEFINED> instruction: 0xf8553401
    121c:	strbmi	r3, [sl], -r4, lsl #30
    1220:	ldrtmi	r4, [r8], -r1, asr #12
    1224:	adcmi	r4, r6, #152, 14	; 0x2600000
    1228:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    122c:	svclt	0x000083f8
    1230:	andeq	r0, r1, sl, lsr ip
    1234:	andeq	r0, r1, r0, lsr ip
    1238:	svclt	0x00004770

Disassembly of section .fini:

0000123c <.fini>:
    123c:	push	{r3, lr}
    1240:	pop	{r3, pc}
