HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Jfq
Implementation;Synthesis||null||@N: Running in 64-bit mode||Jfq.srr(11);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||Jfq.srr(15);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module INV in library work.||Jfq.srr(31);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/31||proasic3.v(1283);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1283
Implementation;Synthesis|| CG364 ||@N: Synthesizing module MX2 in library work.||Jfq.srr(33);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/33||proasic3.v(1325);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1325
Implementation;Synthesis|| CG364 ||@N: Synthesizing module newCore in library work.||Jfq.srr(35);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/35||newCore.v(5);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\smartgen\newCore\newCore.v'/linenumber/5
Implementation;Synthesis|| CG364 ||@N: Synthesizing module W_zh4 in library work.||Jfq.srr(37);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/37||W_zh4.v(2);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\hdl\W_zh4.v'/linenumber/2
Implementation;Synthesis|| CG364 ||@N: Synthesizing module XOR2 in library work.||Jfq.srr(39);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/39||proasic3.v(1929);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1929
Implementation;Synthesis|| CG364 ||@N: Synthesizing module Jfq in library work.||Jfq.srr(41);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/41||Jfq.v(9);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\component\work\Jfq\Jfq.v'/linenumber/9
Implementation;Synthesis||null||@N: Running in 64-bit mode||Jfq.srr(53);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/53||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||Jfq.srr(95);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/95||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||Jfq.srr(96);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/96||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file G:\EDA\W_zh4\synthesis\Jfq.sap.||Jfq.srr(117);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/117||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||Jfq.srr(144);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/144||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||Jfq.srr(145);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/145||null;null
Implementation;Synthesis|| MF176 ||@N: Default generator successful ||Jfq.srr(163);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/163||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Jfq.srr(251);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/251||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Jfq.srr(253);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh4\synthesis\Jfq.srr'/linenumber/253||null;null
Implementation;Compile;RootName:Jfq
Implementation;Compile||(null)||Please refer to the log file for details||Jfq_compile_log.rpt;liberoaction://open_report/file/Jfq_compile_log.rpt||(null);(null)
