
---------- Begin Simulation Statistics ----------
final_tick                                45263680000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221066                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656984                       # Number of bytes of host memory used
host_op_rate                                   241236                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   452.35                       # Real time elapsed on the host
host_tick_rate                              100062523                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000005                       # Number of instructions simulated
sim_ops                                     109123919                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045264                       # Number of seconds simulated
sim_ticks                                 45263680000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 418067466                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 72889651                       # number of cc regfile writes
system.cpu.committedInsts                   100000005                       # Number of Instructions Simulated
system.cpu.committedOps                     109123919                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.724219                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.724219                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           19190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1119130                       # Number of branch mispredicts detected at execute
system.cpu.iew.branch_mispredict_rate        5.047702                       # Percentage of branch mispredicts
system.cpu.iew.branch_percentage            18.951062                       # Percentage of branches executed
system.cpu.iew.exec_branches                 22171081                       # Number of branches executed
system.cpu.iew.exec_nop                         11948                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.615413                       # Inst execution rate
system.cpu.iew.exec_refs                     40722641                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16310932                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1469630                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              26017394                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              90514                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17302975                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           127290246                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              24411709                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1730355                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             116991230                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 15589                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1069964                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15597                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1145                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       724093                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         395037                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 100676380                       # num instructions consuming a value
system.cpu.iew.wb_count                     115710585                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.605192                       # average fanout of values written-back
system.cpu.iew.wb_producers                  60928553                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.597729                       # insts written-back per cycle
system.cpu.iew.wb_sent                      116036267                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                115995283                       # number of integer regfile reads
system.cpu.int_regfile_writes                58795443                       # number of integer regfile writes
system.cpu.ipc                               1.380798                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.380798                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               150      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              76605223     64.53%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               424191      0.36%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  135      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 2      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 29      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25138883     21.17%     86.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16552975     13.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              118721588                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    36033451                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.303512                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                19027661     52.81%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               10292431     28.56%     81.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6713359     18.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              154754889                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          347504634                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    115710585                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         145433663                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  127097588                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 118721588                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              180710                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        18154359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1625311                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            505                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     47129001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      72402699                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.639740                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.205988                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18832367     26.01%     26.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11064225     15.28%     41.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22662269     31.30%     72.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17071784     23.58%     96.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2742797      3.79%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               29257      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        72402699                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.639305                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1256340                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           711391                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             26017394                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17302975                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               336359578                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 360229                       # number of misc regfile writes
system.cpu.numCycles                         72421889                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    96060                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   97420                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests          183                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        60037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        120940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                29050707                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23293414                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1227745                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12408443                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11646854                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.862332                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1661482                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1177                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          442213                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             412336                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            29877                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1498                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        15790904                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          180205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1068321                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     69863418                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.561961                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.043098                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        28521125     40.82%     40.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        17560124     25.13%     65.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7455899     10.67%     76.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         6354992      9.10%     85.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3167069      4.53%     90.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1930795      2.76%     93.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1246339      1.78%     94.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1229864      1.76%     96.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2397211      3.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     69863418                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000005                       # Number of instructions committed
system.cpu.commit.opsCommitted              109123919                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    37273419                       # Number of memory references committed
system.cpu.commit.loads                      21632609                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       90058                       # Number of memory barriers committed
system.cpu.commit.branches                   21269205                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    87226995                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1101808                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     71426310     65.45%     65.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       424190      0.39%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21632609     19.82%     85.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15640810     14.33%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    109123919                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2397211                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     36558135                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36558135                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36561508                       # number of overall hits
system.cpu.dcache.overall_hits::total        36561508                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       135582                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         135582                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       135622                       # number of overall misses
system.cpu.dcache.overall_misses::total        135622                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8472347249                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8472347249                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8472347249                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8472347249                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36693717                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36693717                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36697130                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36697130                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003695                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003695                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003696                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003696                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62488.731904                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62488.731904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62470.301640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62470.301640                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       210299                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2351                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    89.450872                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        59990                       # number of writebacks
system.cpu.dcache.writebacks::total             59990                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        75119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        75119                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75119                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60500                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3856195625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3856195625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3858761375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3858761375                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001648                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001649                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63777.775251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63777.775251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63781.179752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63781.179752                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59990                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21937748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21937748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        40917                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40917                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2626075750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2626075750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21978665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21978665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64180.554537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64180.554537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        16487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1633131625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1633131625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66849.432051                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66849.432051                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14620387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14620387                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        94665                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        94665                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5846271499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5846271499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14715052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14715052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61757.476353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61757.476353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36033                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2223064000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2223064000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61695.223823                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61695.223823                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3373                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3373                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011720                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011720                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2565750                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2565750                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010841                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010841                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 69344.594595                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 69344.594595                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90366                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90366                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       253375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       253375                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 63343.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63343.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       115125                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       115125                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 57562.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57562.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.332974                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36802433                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60502                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            608.284569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.332974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998697                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         147570730                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        147570730                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5049877                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11044409                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  52975872                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2262577                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1069964                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10636590                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                159981                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              134741693                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               5795505                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1120442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      134639758                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    29050707                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13720672                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      70038228                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2459070                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  188                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         14002                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          304                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  33693635                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   252                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           72402699                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.039060                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.132690                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 11353238     15.68%     15.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 11027365     15.23%     30.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 13460173     18.59%     49.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 36561923     50.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             72402699                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.401132                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.859103                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     33693155                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33693155                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33693155                       # number of overall hits
system.cpu.icache.overall_hits::total        33693155                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          480                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            480                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          480                       # number of overall misses
system.cpu.icache.overall_misses::total           480                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27093868                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27093868                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27093868                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27093868                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     33693635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33693635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33693635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33693635                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56445.558333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56445.558333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56445.558333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56445.558333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7232                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               102                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.901961                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           72                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          408                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          408                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          408                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23702369                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23702369                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23702369                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23702369                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58094.041667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58094.041667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58094.041667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58094.041667                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     33693155                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33693155                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          480                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           480                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27093868                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27093868                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33693635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33693635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56445.558333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56445.558333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          408                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          408                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23702369                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23702369                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58094.041667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58094.041667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           366.592805                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33693563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               408                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          82582.262255                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   366.592805                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.716002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.716002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         134774948                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        134774948                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1731778                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4384779                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 6699                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1145                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1662164                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               295806                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2335                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  45263680000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1069964                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  9483582                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3681985                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        4447798                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  50655434                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3063936                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              129565105                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               2361799                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                620364                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    489                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      4                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1426941                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           149738570                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   566532560                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                130994096                       # Number of integer rename lookups
system.cpu.rename.vecLookups                   110024                       # Number of vector rename lookups
system.cpu.rename.committedMaps             124074832                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 25663703                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   90613                       # count of serializing insts renamed
system.cpu.rename.tempSerializing               90511                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3753308                       # count of insts added to the skid buffer
system.cpu.rob.reads                        192371865                       # The number of ROB reads
system.cpu.rob.writes                       252372130                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000005                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109123919                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     59841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     59568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000283133750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3465                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3465                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              189316                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              56380                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       60910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      59847                       # Number of write requests accepted
system.mem_ctrls.readBursts                     60910                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    59847                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    942                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 60910                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                59847                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.303030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.061507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.457542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           3458     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             4      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3465                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.261472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.232301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1297     37.43%     37.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               48      1.39%     38.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2039     58.85%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               79      2.28%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3465                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   60288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3898240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3830208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     86.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   45262916875                       # Total gap between requests
system.mem_ctrls.avgGap                     374826.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3812352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3827904                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 565574.871508458862                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 84225409.865039691329                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84568996.599481090903                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          408                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        60502                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        59847                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10940625                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1921032250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1076303997500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26815.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31751.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17984259.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        26112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3872128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3898240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        26112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        26112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3373440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3373440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          408                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        60502                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          60910                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        52710                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         52710                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       576886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     85546027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         86122914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       576886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       576886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74528629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74528629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74528629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       576886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     85546027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       160651542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                59968                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               59811                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3330                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               807572875                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             299840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1931972875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13466.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32216.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               33117                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              40369                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        46289                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   165.603059                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   109.373531                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   206.291789                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        28415     61.39%     61.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8380     18.10%     79.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4609      9.96%     89.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1268      2.74%     92.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1097      2.37%     94.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          539      1.16%     95.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          420      0.91%     96.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          473      1.02%     97.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1088      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        46289                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3837952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3827904                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               84.790985                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.568997                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       190802220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       101402400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      237911940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     173272680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3572902320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  16854363630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3188104800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24318759990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.268733                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8133836625                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1511380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  35618463375                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       139729800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        74264355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      190259580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138940740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3572902320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14817198450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4903612320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   23836907565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   526.623279                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  12610716625                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1511380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31141583375                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21973                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52710                       # Transaction distribution
system.membus.trans_dist::WritebackClean         7320                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38937                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38937                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            408                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21565                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          856                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       180994                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 181850                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        28672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      7711488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7740160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             60910                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003119                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.055764                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   60720     99.69%     99.69% # Request fanout histogram
system.membus.snoop_fanout::1                     190      0.31%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               60910                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  45263680000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           412472500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2165750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          325101000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
