Classic Timing Analyzer report for Datapath
Tue Dec 08 18:11:42 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                              ; To                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.855 ns                         ; Sub                                                                                               ; InsSetOp:ISO|Register:A_reg|Output[6]                                                       ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.427 ns                        ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; outputRam[5]                                                                                ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.773 ns                        ; MemWr                                                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 142.25 MHz ( period = 7.030 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                       ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                   ;                                                                                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                              ; To                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 142.25 MHz ( period = 7.030 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.715 ns                ;
; N/A   ; 142.25 MHz ( period = 7.030 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.715 ns                ;
; N/A   ; 142.25 MHz ( period = 7.030 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.715 ns                ;
; N/A   ; 142.25 MHz ( period = 7.030 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.715 ns                ;
; N/A   ; 142.25 MHz ( period = 7.030 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.715 ns                ;
; N/A   ; 143.66 MHz ( period = 6.961 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.646 ns                ;
; N/A   ; 143.66 MHz ( period = 6.961 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.646 ns                ;
; N/A   ; 143.66 MHz ( period = 6.961 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.646 ns                ;
; N/A   ; 143.66 MHz ( period = 6.961 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.646 ns                ;
; N/A   ; 143.66 MHz ( period = 6.961 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.646 ns                ;
; N/A   ; 146.03 MHz ( period = 6.848 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.533 ns                ;
; N/A   ; 146.03 MHz ( period = 6.848 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.533 ns                ;
; N/A   ; 146.03 MHz ( period = 6.848 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.533 ns                ;
; N/A   ; 146.03 MHz ( period = 6.848 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.533 ns                ;
; N/A   ; 146.03 MHz ( period = 6.848 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.533 ns                ;
; N/A   ; 148.39 MHz ( period = 6.739 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.423 ns                ;
; N/A   ; 148.39 MHz ( period = 6.739 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.423 ns                ;
; N/A   ; 148.39 MHz ( period = 6.739 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.423 ns                ;
; N/A   ; 148.39 MHz ( period = 6.739 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.423 ns                ;
; N/A   ; 148.39 MHz ( period = 6.739 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.423 ns                ;
; N/A   ; 150.04 MHz ( period = 6.665 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A   ; 150.04 MHz ( period = 6.665 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A   ; 150.04 MHz ( period = 6.665 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A   ; 150.04 MHz ( period = 6.665 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A   ; 150.04 MHz ( period = 6.665 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.349 ns                ;
; N/A   ; 150.76 MHz ( period = 6.633 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.317 ns                ;
; N/A   ; 150.76 MHz ( period = 6.633 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.317 ns                ;
; N/A   ; 150.76 MHz ( period = 6.633 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.317 ns                ;
; N/A   ; 150.76 MHz ( period = 6.633 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.317 ns                ;
; N/A   ; 150.76 MHz ( period = 6.633 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.317 ns                ;
; N/A   ; 151.91 MHz ( period = 6.583 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 151.91 MHz ( period = 6.583 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 151.91 MHz ( period = 6.583 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 151.91 MHz ( period = 6.583 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 151.91 MHz ( period = 6.583 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 6.267 ns                ;
; N/A   ; 168.80 MHz ( period = 5.924 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 5.608 ns                ;
; N/A   ; 168.80 MHz ( period = 5.924 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 5.608 ns                ;
; N/A   ; 168.80 MHz ( period = 5.924 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 5.608 ns                ;
; N/A   ; 168.80 MHz ( period = 5.924 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 5.608 ns                ;
; N/A   ; 168.80 MHz ( period = 5.924 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 5.608 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A   ; 192.57 MHz ( period = 5.193 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.884 ns                ;
; N/A   ; 203.17 MHz ( period = 4.922 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.613 ns                ;
; N/A   ; 203.17 MHz ( period = 4.922 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.613 ns                ;
; N/A   ; 203.17 MHz ( period = 4.922 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.613 ns                ;
; N/A   ; 203.17 MHz ( period = 4.922 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.613 ns                ;
; N/A   ; 203.17 MHz ( period = 4.922 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.613 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 203.42 MHz ( period = 4.916 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.607 ns                ;
; N/A   ; 203.50 MHz ( period = 4.914 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 203.50 MHz ( period = 4.914 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 203.50 MHz ( period = 4.914 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 203.50 MHz ( period = 4.914 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 203.50 MHz ( period = 4.914 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.605 ns                ;
; N/A   ; 204.21 MHz ( period = 4.897 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 204.21 MHz ( period = 4.897 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 204.21 MHz ( period = 4.897 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 204.21 MHz ( period = 4.897 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 204.21 MHz ( period = 4.897 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.588 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.181 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.181 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.181 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.181 ns                ;
; N/A   ; 222.72 MHz ( period = 4.490 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.181 ns                ;
; N/A   ; 223.41 MHz ( period = 4.476 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; 223.41 MHz ( period = 4.476 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; 223.41 MHz ( period = 4.476 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; 223.41 MHz ( period = 4.476 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; 223.41 MHz ( period = 4.476 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.167 ns                ;
; N/A   ; 225.84 MHz ( period = 4.428 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.119 ns                ;
; N/A   ; 225.84 MHz ( period = 4.428 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.119 ns                ;
; N/A   ; 225.84 MHz ( period = 4.428 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.119 ns                ;
; N/A   ; 225.84 MHz ( period = 4.428 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.119 ns                ;
; N/A   ; 225.84 MHz ( period = 4.428 ns )               ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 4.119 ns                ;
; N/A   ; 312.11 MHz ( period = 3.204 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.966 ns                ;
; N/A   ; 314.66 MHz ( period = 3.178 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; 318.98 MHz ( period = 3.135 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.897 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.865 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; 326.69 MHz ( period = 3.061 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.823 ns                ;
; N/A   ; 329.16 MHz ( period = 3.038 ns )               ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.800 ns                ;
; N/A   ; 329.49 MHz ( period = 3.035 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.796 ns                ;
; N/A   ; 330.91 MHz ( period = 3.022 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; 334.22 MHz ( period = 2.992 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.754 ns                ;
; N/A   ; 335.23 MHz ( period = 2.983 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 336.81 MHz ( period = 2.969 ns )               ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.731 ns                ;
; N/A   ; 337.72 MHz ( period = 2.961 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 338.18 MHz ( period = 2.957 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.718 ns                ;
; N/A   ; 341.41 MHz ( period = 2.929 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.690 ns                ;
; N/A   ; 343.17 MHz ( period = 2.914 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.676 ns                ;
; N/A   ; 346.86 MHz ( period = 2.883 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; 347.34 MHz ( period = 2.879 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.640 ns                ;
; N/A   ; 347.34 MHz ( period = 2.879 ns )               ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.641 ns                ;
; N/A   ; 350.14 MHz ( period = 2.856 ns )               ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.618 ns                ;
; N/A   ; 357.02 MHz ( period = 2.801 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.562 ns                ;
; N/A   ; 357.02 MHz ( period = 2.801 ns )               ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 359.84 MHz ( period = 2.779 ns )               ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; 363.24 MHz ( period = 2.753 ns )               ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; 369.00 MHz ( period = 2.710 ns )               ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.472 ns                ;
; N/A   ; 374.67 MHz ( period = 2.669 ns )               ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; 376.08 MHz ( period = 2.659 ns )               ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.355 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.286 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.261 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.236 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.236 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 2.088 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.884 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.877 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.693 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock      ; Clock    ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 1.160 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 1.160 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.023 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 0.831 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock      ; Clock    ; None                        ; None                      ; 0.634 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                         ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                ; To Clock ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.855 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A   ; None         ; 6.786 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A   ; None         ; 6.709 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A   ; None         ; 6.673 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A   ; None         ; 6.635 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A   ; None         ; 6.603 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A   ; None         ; 6.553 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A   ; None         ; 5.894 ns   ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A   ; None         ; 5.857 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A   ; None         ; 5.730 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A   ; None         ; 5.602 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A   ; None         ; 5.596 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A   ; None         ; 5.584 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A   ; None         ; 5.489 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A   ; None         ; 5.478 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A   ; None         ; 5.465 ns   ; Input[7] ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A   ; None         ; 5.392 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A   ; None         ; 5.350 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A   ; None         ; 5.348 ns   ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A   ; None         ; 5.333 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A   ; None         ; 5.314 ns   ; Input[5] ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A   ; None         ; 5.303 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A   ; None         ; 5.299 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A   ; None         ; 5.260 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A   ; None         ; 5.258 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A   ; None         ; 5.227 ns   ; Input[0] ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A   ; None         ; 5.221 ns   ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A   ; None         ; 5.077 ns   ; Input[6] ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A   ; None         ; 5.072 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 5.072 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 5.063 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 5.052 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 5.036 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A   ; None         ; 5.036 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A   ; None         ; 5.027 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A   ; None         ; 5.016 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A   ; None         ; 4.909 ns   ; Input[1] ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A   ; None         ; 4.727 ns   ; Input[3] ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A   ; None         ; 4.672 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 4.665 ns   ; Input[2] ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A   ; None         ; 4.661 ns   ; Input[4] ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A   ; None         ; 4.636 ns   ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A   ; None         ; 4.424 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A   ; None         ; 4.423 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A   ; None         ; 4.423 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A   ; None         ; 4.423 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A   ; None         ; 4.423 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A   ; None         ; 4.423 ns   ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A   ; None         ; 4.362 ns   ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock    ;
; N/A   ; None         ; 4.362 ns   ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock    ;
; N/A   ; None         ; 4.362 ns   ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock    ;
; N/A   ; None         ; 4.362 ns   ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock    ;
; N/A   ; None         ; 4.362 ns   ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock    ;
; N/A   ; None         ; 4.359 ns   ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock    ;
; N/A   ; None         ; 4.359 ns   ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock    ;
; N/A   ; None         ; 4.359 ns   ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock    ;
; N/A   ; None         ; 4.359 ns   ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock    ;
; N/A   ; None         ; 4.359 ns   ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock    ;
; N/A   ; None         ; 4.342 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A   ; None         ; 4.342 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A   ; None         ; 4.342 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A   ; None         ; 4.340 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A   ; None         ; 4.340 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A   ; None         ; 4.340 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A   ; None         ; 4.340 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A   ; None         ; 4.340 ns   ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A   ; None         ; 4.279 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock    ;
; N/A   ; None         ; 4.279 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock    ;
; N/A   ; None         ; 4.279 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock    ;
; N/A   ; None         ; 4.279 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock    ;
; N/A   ; None         ; 4.279 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock    ;
; N/A   ; None         ; 4.279 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock    ;
; N/A   ; None         ; 4.279 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock    ;
; N/A   ; None         ; 4.279 ns   ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock    ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                               ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                              ; To           ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 11.427 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; outputRam[5] ; Clock      ;
; N/A   ; None         ; 11.427 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; outputRam[5] ; Clock      ;
; N/A   ; None         ; 11.427 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; outputRam[5] ; Clock      ;
; N/A   ; None         ; 11.427 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; outputRam[5] ; Clock      ;
; N/A   ; None         ; 11.427 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; outputRam[5] ; Clock      ;
; N/A   ; None         ; 11.394 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; outputRam[0] ; Clock      ;
; N/A   ; None         ; 11.394 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; outputRam[0] ; Clock      ;
; N/A   ; None         ; 11.394 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; outputRam[0] ; Clock      ;
; N/A   ; None         ; 11.394 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; outputRam[0] ; Clock      ;
; N/A   ; None         ; 11.394 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; outputRam[0] ; Clock      ;
; N/A   ; None         ; 11.320 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; outputRam[2] ; Clock      ;
; N/A   ; None         ; 11.320 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; outputRam[2] ; Clock      ;
; N/A   ; None         ; 11.320 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; outputRam[2] ; Clock      ;
; N/A   ; None         ; 11.320 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; outputRam[2] ; Clock      ;
; N/A   ; None         ; 11.320 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; outputRam[2] ; Clock      ;
; N/A   ; None         ; 11.062 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; outputRam[3] ; Clock      ;
; N/A   ; None         ; 11.062 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; outputRam[3] ; Clock      ;
; N/A   ; None         ; 11.062 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; outputRam[3] ; Clock      ;
; N/A   ; None         ; 11.062 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; outputRam[3] ; Clock      ;
; N/A   ; None         ; 11.062 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; outputRam[3] ; Clock      ;
; N/A   ; None         ; 11.060 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; outputRam[1] ; Clock      ;
; N/A   ; None         ; 11.060 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; outputRam[1] ; Clock      ;
; N/A   ; None         ; 11.060 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; outputRam[1] ; Clock      ;
; N/A   ; None         ; 11.060 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; outputRam[1] ; Clock      ;
; N/A   ; None         ; 11.060 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; outputRam[1] ; Clock      ;
; N/A   ; None         ; 11.024 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; outputRam[6] ; Clock      ;
; N/A   ; None         ; 11.024 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; outputRam[6] ; Clock      ;
; N/A   ; None         ; 11.024 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; outputRam[6] ; Clock      ;
; N/A   ; None         ; 11.024 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; outputRam[6] ; Clock      ;
; N/A   ; None         ; 11.024 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; outputRam[6] ; Clock      ;
; N/A   ; None         ; 10.981 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; outputRam[7] ; Clock      ;
; N/A   ; None         ; 10.981 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; outputRam[7] ; Clock      ;
; N/A   ; None         ; 10.981 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; outputRam[7] ; Clock      ;
; N/A   ; None         ; 10.981 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; outputRam[7] ; Clock      ;
; N/A   ; None         ; 10.981 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; outputRam[7] ; Clock      ;
; N/A   ; None         ; 10.739 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; outputRam[4] ; Clock      ;
; N/A   ; None         ; 10.739 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; outputRam[4] ; Clock      ;
; N/A   ; None         ; 10.739 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; outputRam[4] ; Clock      ;
; N/A   ; None         ; 10.739 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; outputRam[4] ; Clock      ;
; N/A   ; None         ; 10.739 ns  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; outputRam[4] ; Clock      ;
; N/A   ; None         ; 9.976 ns   ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Aeq0         ; Clock      ;
; N/A   ; None         ; 9.572 ns   ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Aeq0         ; Clock      ;
; N/A   ; None         ; 9.536 ns   ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Aeq0         ; Clock      ;
; N/A   ; None         ; 9.390 ns   ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Aeq0         ; Clock      ;
; N/A   ; None         ; 9.290 ns   ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Aeq0         ; Clock      ;
; N/A   ; None         ; 9.190 ns   ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Aeq0         ; Clock      ;
; N/A   ; None         ; 9.187 ns   ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Aeq0         ; Clock      ;
; N/A   ; None         ; 9.160 ns   ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Aeq0         ; Clock      ;
; N/A   ; None         ; 8.354 ns   ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Output[6]    ; Clock      ;
; N/A   ; None         ; 8.107 ns   ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Output[5]    ; Clock      ;
; N/A   ; None         ; 8.059 ns   ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Output[1]    ; Clock      ;
; N/A   ; None         ; 8.040 ns   ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; IR4_0[1]     ; Clock      ;
; N/A   ; None         ; 7.979 ns   ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Output[4]    ; Clock      ;
; N/A   ; None         ; 7.938 ns   ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Apos         ; Clock      ;
; N/A   ; None         ; 7.928 ns   ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Output[7]    ; Clock      ;
; N/A   ; None         ; 7.896 ns   ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; IR4_0[0]     ; Clock      ;
; N/A   ; None         ; 7.836 ns   ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; IR[5]        ; Clock      ;
; N/A   ; None         ; 7.701 ns   ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Output[3]    ; Clock      ;
; N/A   ; None         ; 7.699 ns   ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; IR4_0[2]     ; Clock      ;
; N/A   ; None         ; 7.682 ns   ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; outputPC[3]  ; Clock      ;
; N/A   ; None         ; 7.640 ns   ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; outputPC[4]  ; Clock      ;
; N/A   ; None         ; 7.446 ns   ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; IR4_0[3]     ; Clock      ;
; N/A   ; None         ; 7.438 ns   ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; IR[7]        ; Clock      ;
; N/A   ; None         ; 7.435 ns   ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; outputPC[1]  ; Clock      ;
; N/A   ; None         ; 7.429 ns   ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; IR[6]        ; Clock      ;
; N/A   ; None         ; 7.419 ns   ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; IR4_0[4]     ; Clock      ;
; N/A   ; None         ; 7.403 ns   ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; outputPC[0]  ; Clock      ;
; N/A   ; None         ; 7.401 ns   ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Output[0]    ; Clock      ;
; N/A   ; None         ; 7.384 ns   ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; outputPC[2]  ; Clock      ;
; N/A   ; None         ; 7.365 ns   ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Output[2]    ; Clock      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+--------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                ; To Clock ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.773 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ; Clock    ;
; N/A           ; None        ; -3.982 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A           ; None        ; -4.031 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[0]                                                            ; Clock    ;
; N/A           ; None        ; -4.031 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[1]                                                            ; Clock    ;
; N/A           ; None        ; -4.031 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[2]                                                            ; Clock    ;
; N/A           ; None        ; -4.031 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[3]                                                            ; Clock    ;
; N/A           ; None        ; -4.031 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[4]                                                            ; Clock    ;
; N/A           ; None        ; -4.031 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[5]                                                            ; Clock    ;
; N/A           ; None        ; -4.031 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[6]                                                            ; Clock    ;
; N/A           ; None        ; -4.031 ns ; IRload   ; InsCycOp:ICO|Register:IR_reg|Output[7]                                                            ; Clock    ;
; N/A           ; None        ; -4.092 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A           ; None        ; -4.092 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A           ; None        ; -4.092 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A           ; None        ; -4.092 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A           ; None        ; -4.092 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A           ; None        ; -4.094 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A           ; None        ; -4.094 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A           ; None        ; -4.094 ns ; Aload    ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A           ; None        ; -4.111 ns ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock    ;
; N/A           ; None        ; -4.111 ns ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock    ;
; N/A           ; None        ; -4.111 ns ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock    ;
; N/A           ; None        ; -4.111 ns ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock    ;
; N/A           ; None        ; -4.111 ns ; PCload   ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock    ;
; N/A           ; None        ; -4.114 ns ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[0]                                                            ; Clock    ;
; N/A           ; None        ; -4.114 ns ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[1]                                                            ; Clock    ;
; N/A           ; None        ; -4.114 ns ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[2]                                                            ; Clock    ;
; N/A           ; None        ; -4.114 ns ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[3]                                                            ; Clock    ;
; N/A           ; None        ; -4.114 ns ; JMPmux   ; InsCycOp:ICO|Register:PC_reg|Output[4]                                                            ; Clock    ;
; N/A           ; None        ; -4.133 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A           ; None        ; -4.133 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A           ; None        ; -4.133 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A           ; None        ; -4.133 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A           ; None        ; -4.133 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A           ; None        ; -4.134 ns ; MemWr    ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A           ; None        ; -4.152 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A           ; None        ; -4.154 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A           ; None        ; -4.340 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A           ; None        ; -4.346 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A           ; None        ; -4.382 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -4.413 ns ; Input[4] ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A           ; None        ; -4.417 ns ; Input[2] ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A           ; None        ; -4.479 ns ; Input[3] ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A           ; None        ; -4.503 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A           ; None        ; -4.512 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A           ; None        ; -4.516 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A           ; None        ; -4.535 ns ; Asel[0]  ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A           ; None        ; -4.539 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A           ; None        ; -4.540 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A           ; None        ; -4.575 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A           ; None        ; -4.618 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A           ; None        ; -4.628 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A           ; None        ; -4.634 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A           ; None        ; -4.661 ns ; Input[1] ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A           ; None        ; -4.664 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A           ; None        ; -4.666 ns ; Asel[1]  ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A           ; None        ; -4.726 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A           ; None        ; -4.737 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A           ; None        ; -4.746 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A           ; None        ; -4.746 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A           ; None        ; -4.762 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -4.773 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -4.782 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A           ; None        ; -4.782 ns ; Meminst  ; MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -4.829 ns ; Input[6] ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
; N/A           ; None        ; -4.979 ns ; Input[0] ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A           ; None        ; -5.066 ns ; Input[5] ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A           ; None        ; -5.217 ns ; Input[7] ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A           ; None        ; -5.460 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[0]                                                             ; Clock    ;
; N/A           ; None        ; -5.498 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[7]                                                             ; Clock    ;
; N/A           ; None        ; -5.762 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[2]                                                             ; Clock    ;
; N/A           ; None        ; -5.762 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[5]                                                             ; Clock    ;
; N/A           ; None        ; -5.812 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[1]                                                             ; Clock    ;
; N/A           ; None        ; -5.840 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[3]                                                             ; Clock    ;
; N/A           ; None        ; -5.918 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[4]                                                             ; Clock    ;
; N/A           ; None        ; -5.944 ns ; Sub      ; InsSetOp:ISO|Register:A_reg|Output[6]                                                             ; Clock    ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 08 18:11:42 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Datapath -c Datapath --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 142.25 MHz between source memory "MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "InsSetOp:ISO|Register:A_reg|Output[6]" (period= 7.03 ns)
    Info: + Longest memory to register delay is 6.715 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y17; Fanout = 8; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4'
        Info: 3: + IC(0.791 ns) + CELL(0.178 ns) = 4.343 ns; Loc. = LCCOMB_X39_Y17_N24; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~5'
        Info: 4: + IC(0.529 ns) + CELL(0.495 ns) = 5.367 ns; Loc. = LCCOMB_X40_Y17_N12; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~21'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 5.541 ns; Loc. = LCCOMB_X40_Y17_N14; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~23'
        Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 5.999 ns; Loc. = LCCOMB_X40_Y17_N16; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~24'
        Info: 7: + IC(0.301 ns) + CELL(0.319 ns) = 6.619 ns; Loc. = LCCOMB_X40_Y17_N20; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~30'
        Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.715 ns; Loc. = LCFF_X40_Y17_N21; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[6]'
        Info: Total cell delay = 5.094 ns ( 75.86 % )
        Info: Total interconnect delay = 1.621 ns ( 24.14 % )
    Info: - Smallest clock skew is -0.119 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.854 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X40_Y17_N21; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[6]'
            Info: Total cell delay = 1.628 ns ( 57.04 % )
            Info: Total interconnect delay = 1.226 ns ( 42.96 % )
        Info: - Longest clock path from clock "Clock" to source memory is 2.973 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.926 ns) + CELL(0.783 ns) = 2.973 ns; Loc. = M4K_X41_Y17; Fanout = 8; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 60.85 % )
            Info: Total interconnect delay = 1.164 ns ( 39.15 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "InsSetOp:ISO|Register:A_reg|Output[6]" (data pin = "Sub", clock pin = "Clock") is 6.855 ns
    Info: + Longest pin to register delay is 9.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_K21; Fanout = 9; PIN Node = 'Sub'
        Info: 2: + IC(5.966 ns) + CELL(0.545 ns) = 7.375 ns; Loc. = LCCOMB_X39_Y17_N24; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~5'
        Info: 3: + IC(0.529 ns) + CELL(0.495 ns) = 8.399 ns; Loc. = LCCOMB_X40_Y17_N12; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~21'
        Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 8.573 ns; Loc. = LCCOMB_X40_Y17_N14; Fanout = 2; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~23'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 9.031 ns; Loc. = LCCOMB_X40_Y17_N16; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~24'
        Info: 6: + IC(0.301 ns) + CELL(0.319 ns) = 9.651 ns; Loc. = LCCOMB_X40_Y17_N20; Fanout = 1; COMB Node = 'InsSetOp:ISO|AddSub:AS|Add0~30'
        Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 9.747 ns; Loc. = LCFF_X40_Y17_N21; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[6]'
        Info: Total cell delay = 2.951 ns ( 30.28 % )
        Info: Total interconnect delay = 6.796 ns ( 69.72 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X40_Y17_N21; Fanout = 5; REG Node = 'InsSetOp:ISO|Register:A_reg|Output[6]'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
Info: tco from clock "Clock" to destination pin "outputRam[5]" through memory "MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0" is 11.427 ns
    Info: + Longest clock path from clock "Clock" to source memory is 2.973 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.926 ns) + CELL(0.783 ns) = 2.973 ns; Loc. = M4K_X41_Y17; Fanout = 8; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.809 ns ( 60.85 % )
        Info: Total interconnect delay = 1.164 ns ( 39.15 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 8.220 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y17; Fanout = 8; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y17; Fanout = 4; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5'
        Info: 3: + IC(1.870 ns) + CELL(2.976 ns) = 8.220 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'outputRam[5]'
        Info: Total cell delay = 6.350 ns ( 77.25 % )
        Info: Total interconnect delay = 1.870 ns ( 22.75 % )
Info: th for memory "MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg" (data pin = "MemWr", clock pin = "Clock") is -3.773 ns
    Info: + Longest clock path from clock "Clock" to destination memory is 2.937 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.926 ns) + CELL(0.747 ns) = 2.937 ns; Loc. = M4K_X41_Y17; Fanout = 0; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.773 ns ( 60.37 % )
        Info: Total interconnect delay = 1.164 ns ( 39.63 % )
    Info: + Micro hold delay of destination is 0.250 ns
    Info: - Shortest pin to memory delay is 6.960 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_H16; Fanout = 20; PIN Node = 'MemWr'
        Info: 2: + IC(5.770 ns) + CELL(0.346 ns) = 6.960 ns; Loc. = M4K_X41_Y17; Fanout = 0; MEM Node = 'MemoryRam:RAM|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.190 ns ( 17.10 % )
        Info: Total interconnect delay = 5.770 ns ( 82.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Tue Dec 08 18:11:42 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


