Generating HDL for page 15.55.08.1 E CH UNIT SELECT REGISTER at 9/17/2020 10:24:16 AM
Found combinatorial loop (need D FF) at output of gate at 4A
Found combinatorial loop (need D FF) at output of gate at 3A
Found combinatorial loop (need D FF) at output of gate at 4C
Found combinatorial loop (need D FF) at output of gate at 3C
Found combinatorial loop (need D FF) at output of gate at 4E
Found combinatorial loop (need D FF) at output of gate at 3E
Found combinatorial loop (need D FF) at output of gate at 4G
Found combinatorial loop (need D FF) at output of gate at 3G
Removed 4 outputs from Gate at 1A to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 1C to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1D to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1F to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 1G to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 1H to ignored block(s) or identical signal names
Generating Statement for block at 4A with *latched* output pin(s) of OUT_4A_R_Latch, OUT_4A_R_Latch
	and inputs of MS_E_CH_RESET,OUT_3A_G
	and logic function of NAND
Generating Statement for block at 3A with *latched* output pin(s) of OUT_3A_G_Latch, OUT_3A_G_Latch
	and inputs of OUT_4A_R,OUT_5B_NoPin
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_NoPin
	and inputs of OUT_3A_G,MS_CONTROL_REG_DISABLE
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_1A_R
	and inputs of OUT_2A_NoPin
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of PS_ASSEMBLY_CH_C_CHAR_BIT,PS_SET_E_CH_UNIT_SEL_REG
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_NoPin
	and inputs of OUT_4A_R,MS_CONTROL_REG_DISABLE
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_D
	and inputs of OUT_2B_NoPin
	and logic function of NOT
Generating Statement for block at 4C with *latched* output pin(s) of OUT_4C_F_Latch, OUT_4C_F_Latch
	and inputs of MS_E_CH_RESET,OUT_3C_NoPin
	and logic function of NAND
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_NoPin_Latch, OUT_3C_NoPin_Latch
	and inputs of OUT_4C_F,OUT_5D_R
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_E
	and inputs of OUT_3C_NoPin
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_R
	and inputs of PS_ASSEMBLY_CH_B_BIT,PS_SET_E_CH_UNIT_SEL_REG
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_D
	and inputs of OUT_4C_F
	and logic function of NOT
Generating Statement for block at 4E with *latched* output pin(s) of OUT_4E_F_Latch, OUT_4E_F_Latch
	and inputs of MS_E_CH_RESET,OUT_3E_NoPin
	and logic function of NAND
Generating Statement for block at 3E with *latched* output pin(s) of OUT_3E_NoPin_Latch, OUT_3E_NoPin_Latch
	and inputs of OUT_4E_F,OUT_5F_R
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_E
	and inputs of OUT_3E_NoPin
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_R
	and inputs of PS_ASSEMBLY_CH_A_BIT,PS_SET_E_CH_UNIT_SEL_REG
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_D
	and inputs of OUT_4E_F
	and logic function of NOT
Generating Statement for block at 4G with *latched* output pin(s) of OUT_4G_P_Latch, OUT_4G_P_Latch
	and inputs of MS_E_CH_RESET,OUT_3G_NoPin
	and logic function of NAND
Generating Statement for block at 3G with *latched* output pin(s) of OUT_3G_NoPin_Latch, OUT_3G_NoPin_Latch
	and inputs of OUT_4G_P,OUT_5H_R
	and logic function of NAND
Generating Statement for block at 1G with output pin(s) of OUT_1G_B
	and inputs of OUT_3G_NoPin
	and logic function of NOT
Generating Statement for block at 5H with output pin(s) of OUT_5H_R
	and inputs of PS_ASSEMBLY_CH_8_BIT,PS_SET_E_CH_UNIT_SEL_REG
	and logic function of NAND
Generating Statement for block at 1H with output pin(s) of OUT_1H_C
	and inputs of OUT_4G_P
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_C_BIT
	from gate output OUT_1A_R
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_NOT_C_BIT
	from gate output OUT_1B_D
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_NOT_B_BIT
	from gate output OUT_1C_E
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_B_BIT
	from gate output OUT_1D_D
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_NOT_A_BIT
	from gate output OUT_1E_E
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_A_BIT
	from gate output OUT_1F_D
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_NOT_8_BIT
	from gate output OUT_1G_B
Generating output sheet edge signal assignment to 
	signal PS_E_CH_U_SEL_REG_8_BIT
	from gate output OUT_1H_C
Generating D Flip Flop for block at 4A
Generating D Flip Flop for block at 3A
Generating D Flip Flop for block at 4C
Generating D Flip Flop for block at 3C
Generating D Flip Flop for block at 4E
Generating D Flip Flop for block at 3E
Generating D Flip Flop for block at 4G
Generating D Flip Flop for block at 3G
