INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd2seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/DRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/ManDisOperation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ManDisOperation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/Multiplexing.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/byte_to_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_to_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/counter_with_inc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_with_inc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/data_enable.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_enable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/master_state_enum.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/info_to_7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module info_to_7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/mem_to_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/n_bit_multiadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_multiadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/operations.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/new/save_and_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_and_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sources_1/imports/sources_1/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Archivos/Documentos/Universidad/2022.2/IPD432/Gitlab/Tarea_3_pipelined/Tarea_3_pipelined.srcs/sim_1/new/TB_device.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_device
