// Seed: 1493084581
module module_0 ();
  assign id_1 = 1;
  module_3 modCall_1 ();
  assign modCall_1.type_7 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri   id_0,
    input  tri   id_1,
    output logic id_2,
    input  uwire id_3,
    output tri1  id_4
);
  wire id_6;
  reg  id_7;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_2 <= id_7;
    id_2 <= 1;
  end
  integer id_8;
endmodule
module module_2 ();
  wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_3 ();
  wire id_1;
  reg  id_3 = id_2;
  reg  id_4;
  assign id_4 = id_3;
  always force id_4 = id_4;
endmodule
