
Traffic_Light.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000232c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  0000232c  000023c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002e  00800080  00800080  000023e0  2**0
                  ALLOC
  3 .stab         00002934  00000000  00000000  000023e0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001800  00000000  00000000  00004d14  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 92 0e 	jmp	0x1d24	; 0x1d24 <__vector_6>
      1c:	0c 94 2c 0e 	jmp	0x1c58	; 0x1c58 <__vector_7>
      20:	0c 94 5f 0e 	jmp	0x1cbe	; 0x1cbe <__vector_8>
      24:	0c 94 f9 0d 	jmp	0x1bf2	; 0x1bf2 <__vector_9>
      28:	0c 94 fb 0a 	jmp	0x15f6	; 0x15f6 <__vector_10>
      2c:	0c 94 c8 0a 	jmp	0x1590	; 0x1590 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e2       	ldi	r30, 0x2C	; 44
      68:	f3 e2       	ldi	r31, 0x23	; 35
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 3a       	cpi	r26, 0xAE	; 174
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 0c 11 	call	0x2218	; 0x2218 <main>
      8a:	0c 94 94 11 	jmp	0x2328	; 0x2328 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_InitPin>:
      92:	df 93       	push	r29
      94:	cf 93       	push	r28
      96:	cd b7       	in	r28, 0x3d	; 61
      98:	de b7       	in	r29, 0x3e	; 62
      9a:	2c 97       	sbiw	r28, 0x0c	; 12
      9c:	0f b6       	in	r0, 0x3f	; 63
      9e:	f8 94       	cli
      a0:	de bf       	out	0x3e, r29	; 62
      a2:	0f be       	out	0x3f, r0	; 63
      a4:	cd bf       	out	0x3d, r28	; 61
      a6:	8b 83       	std	Y+3, r24	; 0x03
      a8:	6c 83       	std	Y+4, r22	; 0x04
      aa:	8b 81       	ldd	r24, Y+3	; 0x03
      ac:	86 95       	lsr	r24
      ae:	86 95       	lsr	r24
      b0:	86 95       	lsr	r24
      b2:	8a 83       	std	Y+2, r24	; 0x02
      b4:	8b 81       	ldd	r24, Y+3	; 0x03
      b6:	87 70       	andi	r24, 0x07	; 7
      b8:	89 83       	std	Y+1, r24	; 0x01
      ba:	8c 81       	ldd	r24, Y+4	; 0x04
      bc:	28 2f       	mov	r18, r24
      be:	30 e0       	ldi	r19, 0x00	; 0
      c0:	3c 87       	std	Y+12, r19	; 0x0c
      c2:	2b 87       	std	Y+11, r18	; 0x0b
      c4:	8b 85       	ldd	r24, Y+11	; 0x0b
      c6:	9c 85       	ldd	r25, Y+12	; 0x0c
      c8:	81 30       	cpi	r24, 0x01	; 1
      ca:	91 05       	cpc	r25, r1
      cc:	09 f4       	brne	.+2      	; 0xd0 <DIO_InitPin+0x3e>
      ce:	c9 c0       	rjmp	.+402    	; 0x262 <DIO_InitPin+0x1d0>
      d0:	2b 85       	ldd	r18, Y+11	; 0x0b
      d2:	3c 85       	ldd	r19, Y+12	; 0x0c
      d4:	22 30       	cpi	r18, 0x02	; 2
      d6:	31 05       	cpc	r19, r1
      d8:	09 f4       	brne	.+2      	; 0xdc <DIO_InitPin+0x4a>
      da:	85 c1       	rjmp	.+778    	; 0x3e6 <DIO_InitPin+0x354>
      dc:	8b 85       	ldd	r24, Y+11	; 0x0b
      de:	9c 85       	ldd	r25, Y+12	; 0x0c
      e0:	00 97       	sbiw	r24, 0x00	; 0
      e2:	09 f0       	breq	.+2      	; 0xe6 <DIO_InitPin+0x54>
      e4:	3d c2       	rjmp	.+1146   	; 0x560 <DIO_InitPin+0x4ce>
      e6:	8a 81       	ldd	r24, Y+2	; 0x02
      e8:	28 2f       	mov	r18, r24
      ea:	30 e0       	ldi	r19, 0x00	; 0
      ec:	3a 87       	std	Y+10, r19	; 0x0a
      ee:	29 87       	std	Y+9, r18	; 0x09
      f0:	89 85       	ldd	r24, Y+9	; 0x09
      f2:	9a 85       	ldd	r25, Y+10	; 0x0a
      f4:	81 30       	cpi	r24, 0x01	; 1
      f6:	91 05       	cpc	r25, r1
      f8:	09 f4       	brne	.+2      	; 0xfc <DIO_InitPin+0x6a>
      fa:	3e c0       	rjmp	.+124    	; 0x178 <DIO_InitPin+0xe6>
      fc:	29 85       	ldd	r18, Y+9	; 0x09
      fe:	3a 85       	ldd	r19, Y+10	; 0x0a
     100:	22 30       	cpi	r18, 0x02	; 2
     102:	31 05       	cpc	r19, r1
     104:	2c f4       	brge	.+10     	; 0x110 <DIO_InitPin+0x7e>
     106:	89 85       	ldd	r24, Y+9	; 0x09
     108:	9a 85       	ldd	r25, Y+10	; 0x0a
     10a:	00 97       	sbiw	r24, 0x00	; 0
     10c:	71 f0       	breq	.+28     	; 0x12a <DIO_InitPin+0x98>
     10e:	28 c2       	rjmp	.+1104   	; 0x560 <DIO_InitPin+0x4ce>
     110:	29 85       	ldd	r18, Y+9	; 0x09
     112:	3a 85       	ldd	r19, Y+10	; 0x0a
     114:	22 30       	cpi	r18, 0x02	; 2
     116:	31 05       	cpc	r19, r1
     118:	09 f4       	brne	.+2      	; 0x11c <DIO_InitPin+0x8a>
     11a:	55 c0       	rjmp	.+170    	; 0x1c6 <DIO_InitPin+0x134>
     11c:	89 85       	ldd	r24, Y+9	; 0x09
     11e:	9a 85       	ldd	r25, Y+10	; 0x0a
     120:	83 30       	cpi	r24, 0x03	; 3
     122:	91 05       	cpc	r25, r1
     124:	09 f4       	brne	.+2      	; 0x128 <DIO_InitPin+0x96>
     126:	76 c0       	rjmp	.+236    	; 0x214 <DIO_InitPin+0x182>
     128:	1b c2       	rjmp	.+1078   	; 0x560 <DIO_InitPin+0x4ce>
     12a:	aa e3       	ldi	r26, 0x3A	; 58
     12c:	b0 e0       	ldi	r27, 0x00	; 0
     12e:	ea e3       	ldi	r30, 0x3A	; 58
     130:	f0 e0       	ldi	r31, 0x00	; 0
     132:	80 81       	ld	r24, Z
     134:	48 2f       	mov	r20, r24
     136:	89 81       	ldd	r24, Y+1	; 0x01
     138:	28 2f       	mov	r18, r24
     13a:	30 e0       	ldi	r19, 0x00	; 0
     13c:	81 e0       	ldi	r24, 0x01	; 1
     13e:	90 e0       	ldi	r25, 0x00	; 0
     140:	02 c0       	rjmp	.+4      	; 0x146 <DIO_InitPin+0xb4>
     142:	88 0f       	add	r24, r24
     144:	99 1f       	adc	r25, r25
     146:	2a 95       	dec	r18
     148:	e2 f7       	brpl	.-8      	; 0x142 <DIO_InitPin+0xb0>
     14a:	84 2b       	or	r24, r20
     14c:	8c 93       	st	X, r24
     14e:	ab e3       	ldi	r26, 0x3B	; 59
     150:	b0 e0       	ldi	r27, 0x00	; 0
     152:	eb e3       	ldi	r30, 0x3B	; 59
     154:	f0 e0       	ldi	r31, 0x00	; 0
     156:	80 81       	ld	r24, Z
     158:	48 2f       	mov	r20, r24
     15a:	89 81       	ldd	r24, Y+1	; 0x01
     15c:	28 2f       	mov	r18, r24
     15e:	30 e0       	ldi	r19, 0x00	; 0
     160:	81 e0       	ldi	r24, 0x01	; 1
     162:	90 e0       	ldi	r25, 0x00	; 0
     164:	02 2e       	mov	r0, r18
     166:	02 c0       	rjmp	.+4      	; 0x16c <DIO_InitPin+0xda>
     168:	88 0f       	add	r24, r24
     16a:	99 1f       	adc	r25, r25
     16c:	0a 94       	dec	r0
     16e:	e2 f7       	brpl	.-8      	; 0x168 <DIO_InitPin+0xd6>
     170:	80 95       	com	r24
     172:	84 23       	and	r24, r20
     174:	8c 93       	st	X, r24
     176:	f4 c1       	rjmp	.+1000   	; 0x560 <DIO_InitPin+0x4ce>
     178:	a7 e3       	ldi	r26, 0x37	; 55
     17a:	b0 e0       	ldi	r27, 0x00	; 0
     17c:	e7 e3       	ldi	r30, 0x37	; 55
     17e:	f0 e0       	ldi	r31, 0x00	; 0
     180:	80 81       	ld	r24, Z
     182:	48 2f       	mov	r20, r24
     184:	89 81       	ldd	r24, Y+1	; 0x01
     186:	28 2f       	mov	r18, r24
     188:	30 e0       	ldi	r19, 0x00	; 0
     18a:	81 e0       	ldi	r24, 0x01	; 1
     18c:	90 e0       	ldi	r25, 0x00	; 0
     18e:	02 c0       	rjmp	.+4      	; 0x194 <DIO_InitPin+0x102>
     190:	88 0f       	add	r24, r24
     192:	99 1f       	adc	r25, r25
     194:	2a 95       	dec	r18
     196:	e2 f7       	brpl	.-8      	; 0x190 <DIO_InitPin+0xfe>
     198:	84 2b       	or	r24, r20
     19a:	8c 93       	st	X, r24
     19c:	a8 e3       	ldi	r26, 0x38	; 56
     19e:	b0 e0       	ldi	r27, 0x00	; 0
     1a0:	e8 e3       	ldi	r30, 0x38	; 56
     1a2:	f0 e0       	ldi	r31, 0x00	; 0
     1a4:	80 81       	ld	r24, Z
     1a6:	48 2f       	mov	r20, r24
     1a8:	89 81       	ldd	r24, Y+1	; 0x01
     1aa:	28 2f       	mov	r18, r24
     1ac:	30 e0       	ldi	r19, 0x00	; 0
     1ae:	81 e0       	ldi	r24, 0x01	; 1
     1b0:	90 e0       	ldi	r25, 0x00	; 0
     1b2:	02 2e       	mov	r0, r18
     1b4:	02 c0       	rjmp	.+4      	; 0x1ba <DIO_InitPin+0x128>
     1b6:	88 0f       	add	r24, r24
     1b8:	99 1f       	adc	r25, r25
     1ba:	0a 94       	dec	r0
     1bc:	e2 f7       	brpl	.-8      	; 0x1b6 <DIO_InitPin+0x124>
     1be:	80 95       	com	r24
     1c0:	84 23       	and	r24, r20
     1c2:	8c 93       	st	X, r24
     1c4:	cd c1       	rjmp	.+922    	; 0x560 <DIO_InitPin+0x4ce>
     1c6:	a4 e3       	ldi	r26, 0x34	; 52
     1c8:	b0 e0       	ldi	r27, 0x00	; 0
     1ca:	e4 e3       	ldi	r30, 0x34	; 52
     1cc:	f0 e0       	ldi	r31, 0x00	; 0
     1ce:	80 81       	ld	r24, Z
     1d0:	48 2f       	mov	r20, r24
     1d2:	89 81       	ldd	r24, Y+1	; 0x01
     1d4:	28 2f       	mov	r18, r24
     1d6:	30 e0       	ldi	r19, 0x00	; 0
     1d8:	81 e0       	ldi	r24, 0x01	; 1
     1da:	90 e0       	ldi	r25, 0x00	; 0
     1dc:	02 c0       	rjmp	.+4      	; 0x1e2 <DIO_InitPin+0x150>
     1de:	88 0f       	add	r24, r24
     1e0:	99 1f       	adc	r25, r25
     1e2:	2a 95       	dec	r18
     1e4:	e2 f7       	brpl	.-8      	; 0x1de <DIO_InitPin+0x14c>
     1e6:	84 2b       	or	r24, r20
     1e8:	8c 93       	st	X, r24
     1ea:	a5 e3       	ldi	r26, 0x35	; 53
     1ec:	b0 e0       	ldi	r27, 0x00	; 0
     1ee:	e5 e3       	ldi	r30, 0x35	; 53
     1f0:	f0 e0       	ldi	r31, 0x00	; 0
     1f2:	80 81       	ld	r24, Z
     1f4:	48 2f       	mov	r20, r24
     1f6:	89 81       	ldd	r24, Y+1	; 0x01
     1f8:	28 2f       	mov	r18, r24
     1fa:	30 e0       	ldi	r19, 0x00	; 0
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	02 2e       	mov	r0, r18
     202:	02 c0       	rjmp	.+4      	; 0x208 <DIO_InitPin+0x176>
     204:	88 0f       	add	r24, r24
     206:	99 1f       	adc	r25, r25
     208:	0a 94       	dec	r0
     20a:	e2 f7       	brpl	.-8      	; 0x204 <DIO_InitPin+0x172>
     20c:	80 95       	com	r24
     20e:	84 23       	and	r24, r20
     210:	8c 93       	st	X, r24
     212:	a6 c1       	rjmp	.+844    	; 0x560 <DIO_InitPin+0x4ce>
     214:	a1 e3       	ldi	r26, 0x31	; 49
     216:	b0 e0       	ldi	r27, 0x00	; 0
     218:	e1 e3       	ldi	r30, 0x31	; 49
     21a:	f0 e0       	ldi	r31, 0x00	; 0
     21c:	80 81       	ld	r24, Z
     21e:	48 2f       	mov	r20, r24
     220:	89 81       	ldd	r24, Y+1	; 0x01
     222:	28 2f       	mov	r18, r24
     224:	30 e0       	ldi	r19, 0x00	; 0
     226:	81 e0       	ldi	r24, 0x01	; 1
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	02 c0       	rjmp	.+4      	; 0x230 <DIO_InitPin+0x19e>
     22c:	88 0f       	add	r24, r24
     22e:	99 1f       	adc	r25, r25
     230:	2a 95       	dec	r18
     232:	e2 f7       	brpl	.-8      	; 0x22c <DIO_InitPin+0x19a>
     234:	84 2b       	or	r24, r20
     236:	8c 93       	st	X, r24
     238:	a2 e3       	ldi	r26, 0x32	; 50
     23a:	b0 e0       	ldi	r27, 0x00	; 0
     23c:	e2 e3       	ldi	r30, 0x32	; 50
     23e:	f0 e0       	ldi	r31, 0x00	; 0
     240:	80 81       	ld	r24, Z
     242:	48 2f       	mov	r20, r24
     244:	89 81       	ldd	r24, Y+1	; 0x01
     246:	28 2f       	mov	r18, r24
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	81 e0       	ldi	r24, 0x01	; 1
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	02 2e       	mov	r0, r18
     250:	02 c0       	rjmp	.+4      	; 0x256 <DIO_InitPin+0x1c4>
     252:	88 0f       	add	r24, r24
     254:	99 1f       	adc	r25, r25
     256:	0a 94       	dec	r0
     258:	e2 f7       	brpl	.-8      	; 0x252 <DIO_InitPin+0x1c0>
     25a:	80 95       	com	r24
     25c:	84 23       	and	r24, r20
     25e:	8c 93       	st	X, r24
     260:	7f c1       	rjmp	.+766    	; 0x560 <DIO_InitPin+0x4ce>
     262:	8a 81       	ldd	r24, Y+2	; 0x02
     264:	28 2f       	mov	r18, r24
     266:	30 e0       	ldi	r19, 0x00	; 0
     268:	38 87       	std	Y+8, r19	; 0x08
     26a:	2f 83       	std	Y+7, r18	; 0x07
     26c:	8f 81       	ldd	r24, Y+7	; 0x07
     26e:	98 85       	ldd	r25, Y+8	; 0x08
     270:	81 30       	cpi	r24, 0x01	; 1
     272:	91 05       	cpc	r25, r1
     274:	09 f4       	brne	.+2      	; 0x278 <DIO_InitPin+0x1e6>
     276:	3f c0       	rjmp	.+126    	; 0x2f6 <DIO_InitPin+0x264>
     278:	2f 81       	ldd	r18, Y+7	; 0x07
     27a:	38 85       	ldd	r19, Y+8	; 0x08
     27c:	22 30       	cpi	r18, 0x02	; 2
     27e:	31 05       	cpc	r19, r1
     280:	2c f4       	brge	.+10     	; 0x28c <DIO_InitPin+0x1fa>
     282:	8f 81       	ldd	r24, Y+7	; 0x07
     284:	98 85       	ldd	r25, Y+8	; 0x08
     286:	00 97       	sbiw	r24, 0x00	; 0
     288:	71 f0       	breq	.+28     	; 0x2a6 <DIO_InitPin+0x214>
     28a:	6a c1       	rjmp	.+724    	; 0x560 <DIO_InitPin+0x4ce>
     28c:	2f 81       	ldd	r18, Y+7	; 0x07
     28e:	38 85       	ldd	r19, Y+8	; 0x08
     290:	22 30       	cpi	r18, 0x02	; 2
     292:	31 05       	cpc	r19, r1
     294:	09 f4       	brne	.+2      	; 0x298 <DIO_InitPin+0x206>
     296:	57 c0       	rjmp	.+174    	; 0x346 <DIO_InitPin+0x2b4>
     298:	8f 81       	ldd	r24, Y+7	; 0x07
     29a:	98 85       	ldd	r25, Y+8	; 0x08
     29c:	83 30       	cpi	r24, 0x03	; 3
     29e:	91 05       	cpc	r25, r1
     2a0:	09 f4       	brne	.+2      	; 0x2a4 <DIO_InitPin+0x212>
     2a2:	79 c0       	rjmp	.+242    	; 0x396 <DIO_InitPin+0x304>
     2a4:	5d c1       	rjmp	.+698    	; 0x560 <DIO_InitPin+0x4ce>
     2a6:	aa e3       	ldi	r26, 0x3A	; 58
     2a8:	b0 e0       	ldi	r27, 0x00	; 0
     2aa:	ea e3       	ldi	r30, 0x3A	; 58
     2ac:	f0 e0       	ldi	r31, 0x00	; 0
     2ae:	80 81       	ld	r24, Z
     2b0:	48 2f       	mov	r20, r24
     2b2:	89 81       	ldd	r24, Y+1	; 0x01
     2b4:	28 2f       	mov	r18, r24
     2b6:	30 e0       	ldi	r19, 0x00	; 0
     2b8:	81 e0       	ldi	r24, 0x01	; 1
     2ba:	90 e0       	ldi	r25, 0x00	; 0
     2bc:	02 c0       	rjmp	.+4      	; 0x2c2 <DIO_InitPin+0x230>
     2be:	88 0f       	add	r24, r24
     2c0:	99 1f       	adc	r25, r25
     2c2:	2a 95       	dec	r18
     2c4:	e2 f7       	brpl	.-8      	; 0x2be <DIO_InitPin+0x22c>
     2c6:	80 95       	com	r24
     2c8:	84 23       	and	r24, r20
     2ca:	8c 93       	st	X, r24
     2cc:	ab e3       	ldi	r26, 0x3B	; 59
     2ce:	b0 e0       	ldi	r27, 0x00	; 0
     2d0:	eb e3       	ldi	r30, 0x3B	; 59
     2d2:	f0 e0       	ldi	r31, 0x00	; 0
     2d4:	80 81       	ld	r24, Z
     2d6:	48 2f       	mov	r20, r24
     2d8:	89 81       	ldd	r24, Y+1	; 0x01
     2da:	28 2f       	mov	r18, r24
     2dc:	30 e0       	ldi	r19, 0x00	; 0
     2de:	81 e0       	ldi	r24, 0x01	; 1
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	02 2e       	mov	r0, r18
     2e4:	02 c0       	rjmp	.+4      	; 0x2ea <DIO_InitPin+0x258>
     2e6:	88 0f       	add	r24, r24
     2e8:	99 1f       	adc	r25, r25
     2ea:	0a 94       	dec	r0
     2ec:	e2 f7       	brpl	.-8      	; 0x2e6 <DIO_InitPin+0x254>
     2ee:	80 95       	com	r24
     2f0:	84 23       	and	r24, r20
     2f2:	8c 93       	st	X, r24
     2f4:	35 c1       	rjmp	.+618    	; 0x560 <DIO_InitPin+0x4ce>
     2f6:	a7 e3       	ldi	r26, 0x37	; 55
     2f8:	b0 e0       	ldi	r27, 0x00	; 0
     2fa:	e7 e3       	ldi	r30, 0x37	; 55
     2fc:	f0 e0       	ldi	r31, 0x00	; 0
     2fe:	80 81       	ld	r24, Z
     300:	48 2f       	mov	r20, r24
     302:	89 81       	ldd	r24, Y+1	; 0x01
     304:	28 2f       	mov	r18, r24
     306:	30 e0       	ldi	r19, 0x00	; 0
     308:	81 e0       	ldi	r24, 0x01	; 1
     30a:	90 e0       	ldi	r25, 0x00	; 0
     30c:	02 c0       	rjmp	.+4      	; 0x312 <DIO_InitPin+0x280>
     30e:	88 0f       	add	r24, r24
     310:	99 1f       	adc	r25, r25
     312:	2a 95       	dec	r18
     314:	e2 f7       	brpl	.-8      	; 0x30e <DIO_InitPin+0x27c>
     316:	80 95       	com	r24
     318:	84 23       	and	r24, r20
     31a:	8c 93       	st	X, r24
     31c:	a8 e3       	ldi	r26, 0x38	; 56
     31e:	b0 e0       	ldi	r27, 0x00	; 0
     320:	e8 e3       	ldi	r30, 0x38	; 56
     322:	f0 e0       	ldi	r31, 0x00	; 0
     324:	80 81       	ld	r24, Z
     326:	48 2f       	mov	r20, r24
     328:	89 81       	ldd	r24, Y+1	; 0x01
     32a:	28 2f       	mov	r18, r24
     32c:	30 e0       	ldi	r19, 0x00	; 0
     32e:	81 e0       	ldi	r24, 0x01	; 1
     330:	90 e0       	ldi	r25, 0x00	; 0
     332:	02 2e       	mov	r0, r18
     334:	02 c0       	rjmp	.+4      	; 0x33a <DIO_InitPin+0x2a8>
     336:	88 0f       	add	r24, r24
     338:	99 1f       	adc	r25, r25
     33a:	0a 94       	dec	r0
     33c:	e2 f7       	brpl	.-8      	; 0x336 <DIO_InitPin+0x2a4>
     33e:	80 95       	com	r24
     340:	84 23       	and	r24, r20
     342:	8c 93       	st	X, r24
     344:	0d c1       	rjmp	.+538    	; 0x560 <DIO_InitPin+0x4ce>
     346:	a4 e3       	ldi	r26, 0x34	; 52
     348:	b0 e0       	ldi	r27, 0x00	; 0
     34a:	e4 e3       	ldi	r30, 0x34	; 52
     34c:	f0 e0       	ldi	r31, 0x00	; 0
     34e:	80 81       	ld	r24, Z
     350:	48 2f       	mov	r20, r24
     352:	89 81       	ldd	r24, Y+1	; 0x01
     354:	28 2f       	mov	r18, r24
     356:	30 e0       	ldi	r19, 0x00	; 0
     358:	81 e0       	ldi	r24, 0x01	; 1
     35a:	90 e0       	ldi	r25, 0x00	; 0
     35c:	02 c0       	rjmp	.+4      	; 0x362 <DIO_InitPin+0x2d0>
     35e:	88 0f       	add	r24, r24
     360:	99 1f       	adc	r25, r25
     362:	2a 95       	dec	r18
     364:	e2 f7       	brpl	.-8      	; 0x35e <DIO_InitPin+0x2cc>
     366:	80 95       	com	r24
     368:	84 23       	and	r24, r20
     36a:	8c 93       	st	X, r24
     36c:	a5 e3       	ldi	r26, 0x35	; 53
     36e:	b0 e0       	ldi	r27, 0x00	; 0
     370:	e5 e3       	ldi	r30, 0x35	; 53
     372:	f0 e0       	ldi	r31, 0x00	; 0
     374:	80 81       	ld	r24, Z
     376:	48 2f       	mov	r20, r24
     378:	89 81       	ldd	r24, Y+1	; 0x01
     37a:	28 2f       	mov	r18, r24
     37c:	30 e0       	ldi	r19, 0x00	; 0
     37e:	81 e0       	ldi	r24, 0x01	; 1
     380:	90 e0       	ldi	r25, 0x00	; 0
     382:	02 2e       	mov	r0, r18
     384:	02 c0       	rjmp	.+4      	; 0x38a <DIO_InitPin+0x2f8>
     386:	88 0f       	add	r24, r24
     388:	99 1f       	adc	r25, r25
     38a:	0a 94       	dec	r0
     38c:	e2 f7       	brpl	.-8      	; 0x386 <DIO_InitPin+0x2f4>
     38e:	80 95       	com	r24
     390:	84 23       	and	r24, r20
     392:	8c 93       	st	X, r24
     394:	e5 c0       	rjmp	.+458    	; 0x560 <DIO_InitPin+0x4ce>
     396:	a1 e3       	ldi	r26, 0x31	; 49
     398:	b0 e0       	ldi	r27, 0x00	; 0
     39a:	e1 e3       	ldi	r30, 0x31	; 49
     39c:	f0 e0       	ldi	r31, 0x00	; 0
     39e:	80 81       	ld	r24, Z
     3a0:	48 2f       	mov	r20, r24
     3a2:	89 81       	ldd	r24, Y+1	; 0x01
     3a4:	28 2f       	mov	r18, r24
     3a6:	30 e0       	ldi	r19, 0x00	; 0
     3a8:	81 e0       	ldi	r24, 0x01	; 1
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	02 c0       	rjmp	.+4      	; 0x3b2 <DIO_InitPin+0x320>
     3ae:	88 0f       	add	r24, r24
     3b0:	99 1f       	adc	r25, r25
     3b2:	2a 95       	dec	r18
     3b4:	e2 f7       	brpl	.-8      	; 0x3ae <DIO_InitPin+0x31c>
     3b6:	80 95       	com	r24
     3b8:	84 23       	and	r24, r20
     3ba:	8c 93       	st	X, r24
     3bc:	a2 e3       	ldi	r26, 0x32	; 50
     3be:	b0 e0       	ldi	r27, 0x00	; 0
     3c0:	e2 e3       	ldi	r30, 0x32	; 50
     3c2:	f0 e0       	ldi	r31, 0x00	; 0
     3c4:	80 81       	ld	r24, Z
     3c6:	48 2f       	mov	r20, r24
     3c8:	89 81       	ldd	r24, Y+1	; 0x01
     3ca:	28 2f       	mov	r18, r24
     3cc:	30 e0       	ldi	r19, 0x00	; 0
     3ce:	81 e0       	ldi	r24, 0x01	; 1
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	02 2e       	mov	r0, r18
     3d4:	02 c0       	rjmp	.+4      	; 0x3da <DIO_InitPin+0x348>
     3d6:	88 0f       	add	r24, r24
     3d8:	99 1f       	adc	r25, r25
     3da:	0a 94       	dec	r0
     3dc:	e2 f7       	brpl	.-8      	; 0x3d6 <DIO_InitPin+0x344>
     3de:	80 95       	com	r24
     3e0:	84 23       	and	r24, r20
     3e2:	8c 93       	st	X, r24
     3e4:	bd c0       	rjmp	.+378    	; 0x560 <DIO_InitPin+0x4ce>
     3e6:	8a 81       	ldd	r24, Y+2	; 0x02
     3e8:	28 2f       	mov	r18, r24
     3ea:	30 e0       	ldi	r19, 0x00	; 0
     3ec:	3e 83       	std	Y+6, r19	; 0x06
     3ee:	2d 83       	std	Y+5, r18	; 0x05
     3f0:	8d 81       	ldd	r24, Y+5	; 0x05
     3f2:	9e 81       	ldd	r25, Y+6	; 0x06
     3f4:	81 30       	cpi	r24, 0x01	; 1
     3f6:	91 05       	cpc	r25, r1
     3f8:	09 f4       	brne	.+2      	; 0x3fc <DIO_InitPin+0x36a>
     3fa:	3e c0       	rjmp	.+124    	; 0x478 <DIO_InitPin+0x3e6>
     3fc:	2d 81       	ldd	r18, Y+5	; 0x05
     3fe:	3e 81       	ldd	r19, Y+6	; 0x06
     400:	22 30       	cpi	r18, 0x02	; 2
     402:	31 05       	cpc	r19, r1
     404:	2c f4       	brge	.+10     	; 0x410 <DIO_InitPin+0x37e>
     406:	8d 81       	ldd	r24, Y+5	; 0x05
     408:	9e 81       	ldd	r25, Y+6	; 0x06
     40a:	00 97       	sbiw	r24, 0x00	; 0
     40c:	71 f0       	breq	.+28     	; 0x42a <DIO_InitPin+0x398>
     40e:	a8 c0       	rjmp	.+336    	; 0x560 <DIO_InitPin+0x4ce>
     410:	2d 81       	ldd	r18, Y+5	; 0x05
     412:	3e 81       	ldd	r19, Y+6	; 0x06
     414:	22 30       	cpi	r18, 0x02	; 2
     416:	31 05       	cpc	r19, r1
     418:	09 f4       	brne	.+2      	; 0x41c <DIO_InitPin+0x38a>
     41a:	55 c0       	rjmp	.+170    	; 0x4c6 <DIO_InitPin+0x434>
     41c:	8d 81       	ldd	r24, Y+5	; 0x05
     41e:	9e 81       	ldd	r25, Y+6	; 0x06
     420:	83 30       	cpi	r24, 0x03	; 3
     422:	91 05       	cpc	r25, r1
     424:	09 f4       	brne	.+2      	; 0x428 <DIO_InitPin+0x396>
     426:	76 c0       	rjmp	.+236    	; 0x514 <DIO_InitPin+0x482>
     428:	9b c0       	rjmp	.+310    	; 0x560 <DIO_InitPin+0x4ce>
     42a:	aa e3       	ldi	r26, 0x3A	; 58
     42c:	b0 e0       	ldi	r27, 0x00	; 0
     42e:	ea e3       	ldi	r30, 0x3A	; 58
     430:	f0 e0       	ldi	r31, 0x00	; 0
     432:	80 81       	ld	r24, Z
     434:	48 2f       	mov	r20, r24
     436:	89 81       	ldd	r24, Y+1	; 0x01
     438:	28 2f       	mov	r18, r24
     43a:	30 e0       	ldi	r19, 0x00	; 0
     43c:	81 e0       	ldi	r24, 0x01	; 1
     43e:	90 e0       	ldi	r25, 0x00	; 0
     440:	02 c0       	rjmp	.+4      	; 0x446 <DIO_InitPin+0x3b4>
     442:	88 0f       	add	r24, r24
     444:	99 1f       	adc	r25, r25
     446:	2a 95       	dec	r18
     448:	e2 f7       	brpl	.-8      	; 0x442 <DIO_InitPin+0x3b0>
     44a:	80 95       	com	r24
     44c:	84 23       	and	r24, r20
     44e:	8c 93       	st	X, r24
     450:	ab e3       	ldi	r26, 0x3B	; 59
     452:	b0 e0       	ldi	r27, 0x00	; 0
     454:	eb e3       	ldi	r30, 0x3B	; 59
     456:	f0 e0       	ldi	r31, 0x00	; 0
     458:	80 81       	ld	r24, Z
     45a:	48 2f       	mov	r20, r24
     45c:	89 81       	ldd	r24, Y+1	; 0x01
     45e:	28 2f       	mov	r18, r24
     460:	30 e0       	ldi	r19, 0x00	; 0
     462:	81 e0       	ldi	r24, 0x01	; 1
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	02 2e       	mov	r0, r18
     468:	02 c0       	rjmp	.+4      	; 0x46e <DIO_InitPin+0x3dc>
     46a:	88 0f       	add	r24, r24
     46c:	99 1f       	adc	r25, r25
     46e:	0a 94       	dec	r0
     470:	e2 f7       	brpl	.-8      	; 0x46a <DIO_InitPin+0x3d8>
     472:	84 2b       	or	r24, r20
     474:	8c 93       	st	X, r24
     476:	74 c0       	rjmp	.+232    	; 0x560 <DIO_InitPin+0x4ce>
     478:	a7 e3       	ldi	r26, 0x37	; 55
     47a:	b0 e0       	ldi	r27, 0x00	; 0
     47c:	e7 e3       	ldi	r30, 0x37	; 55
     47e:	f0 e0       	ldi	r31, 0x00	; 0
     480:	80 81       	ld	r24, Z
     482:	48 2f       	mov	r20, r24
     484:	89 81       	ldd	r24, Y+1	; 0x01
     486:	28 2f       	mov	r18, r24
     488:	30 e0       	ldi	r19, 0x00	; 0
     48a:	81 e0       	ldi	r24, 0x01	; 1
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	02 c0       	rjmp	.+4      	; 0x494 <DIO_InitPin+0x402>
     490:	88 0f       	add	r24, r24
     492:	99 1f       	adc	r25, r25
     494:	2a 95       	dec	r18
     496:	e2 f7       	brpl	.-8      	; 0x490 <DIO_InitPin+0x3fe>
     498:	80 95       	com	r24
     49a:	84 23       	and	r24, r20
     49c:	8c 93       	st	X, r24
     49e:	a8 e3       	ldi	r26, 0x38	; 56
     4a0:	b0 e0       	ldi	r27, 0x00	; 0
     4a2:	e8 e3       	ldi	r30, 0x38	; 56
     4a4:	f0 e0       	ldi	r31, 0x00	; 0
     4a6:	80 81       	ld	r24, Z
     4a8:	48 2f       	mov	r20, r24
     4aa:	89 81       	ldd	r24, Y+1	; 0x01
     4ac:	28 2f       	mov	r18, r24
     4ae:	30 e0       	ldi	r19, 0x00	; 0
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	02 2e       	mov	r0, r18
     4b6:	02 c0       	rjmp	.+4      	; 0x4bc <DIO_InitPin+0x42a>
     4b8:	88 0f       	add	r24, r24
     4ba:	99 1f       	adc	r25, r25
     4bc:	0a 94       	dec	r0
     4be:	e2 f7       	brpl	.-8      	; 0x4b8 <DIO_InitPin+0x426>
     4c0:	84 2b       	or	r24, r20
     4c2:	8c 93       	st	X, r24
     4c4:	4d c0       	rjmp	.+154    	; 0x560 <DIO_InitPin+0x4ce>
     4c6:	a4 e3       	ldi	r26, 0x34	; 52
     4c8:	b0 e0       	ldi	r27, 0x00	; 0
     4ca:	e4 e3       	ldi	r30, 0x34	; 52
     4cc:	f0 e0       	ldi	r31, 0x00	; 0
     4ce:	80 81       	ld	r24, Z
     4d0:	48 2f       	mov	r20, r24
     4d2:	89 81       	ldd	r24, Y+1	; 0x01
     4d4:	28 2f       	mov	r18, r24
     4d6:	30 e0       	ldi	r19, 0x00	; 0
     4d8:	81 e0       	ldi	r24, 0x01	; 1
     4da:	90 e0       	ldi	r25, 0x00	; 0
     4dc:	02 c0       	rjmp	.+4      	; 0x4e2 <DIO_InitPin+0x450>
     4de:	88 0f       	add	r24, r24
     4e0:	99 1f       	adc	r25, r25
     4e2:	2a 95       	dec	r18
     4e4:	e2 f7       	brpl	.-8      	; 0x4de <DIO_InitPin+0x44c>
     4e6:	80 95       	com	r24
     4e8:	84 23       	and	r24, r20
     4ea:	8c 93       	st	X, r24
     4ec:	a5 e3       	ldi	r26, 0x35	; 53
     4ee:	b0 e0       	ldi	r27, 0x00	; 0
     4f0:	e5 e3       	ldi	r30, 0x35	; 53
     4f2:	f0 e0       	ldi	r31, 0x00	; 0
     4f4:	80 81       	ld	r24, Z
     4f6:	48 2f       	mov	r20, r24
     4f8:	89 81       	ldd	r24, Y+1	; 0x01
     4fa:	28 2f       	mov	r18, r24
     4fc:	30 e0       	ldi	r19, 0x00	; 0
     4fe:	81 e0       	ldi	r24, 0x01	; 1
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	02 2e       	mov	r0, r18
     504:	02 c0       	rjmp	.+4      	; 0x50a <DIO_InitPin+0x478>
     506:	88 0f       	add	r24, r24
     508:	99 1f       	adc	r25, r25
     50a:	0a 94       	dec	r0
     50c:	e2 f7       	brpl	.-8      	; 0x506 <DIO_InitPin+0x474>
     50e:	84 2b       	or	r24, r20
     510:	8c 93       	st	X, r24
     512:	26 c0       	rjmp	.+76     	; 0x560 <DIO_InitPin+0x4ce>
     514:	a1 e3       	ldi	r26, 0x31	; 49
     516:	b0 e0       	ldi	r27, 0x00	; 0
     518:	e1 e3       	ldi	r30, 0x31	; 49
     51a:	f0 e0       	ldi	r31, 0x00	; 0
     51c:	80 81       	ld	r24, Z
     51e:	48 2f       	mov	r20, r24
     520:	89 81       	ldd	r24, Y+1	; 0x01
     522:	28 2f       	mov	r18, r24
     524:	30 e0       	ldi	r19, 0x00	; 0
     526:	81 e0       	ldi	r24, 0x01	; 1
     528:	90 e0       	ldi	r25, 0x00	; 0
     52a:	02 c0       	rjmp	.+4      	; 0x530 <DIO_InitPin+0x49e>
     52c:	88 0f       	add	r24, r24
     52e:	99 1f       	adc	r25, r25
     530:	2a 95       	dec	r18
     532:	e2 f7       	brpl	.-8      	; 0x52c <DIO_InitPin+0x49a>
     534:	80 95       	com	r24
     536:	84 23       	and	r24, r20
     538:	8c 93       	st	X, r24
     53a:	a2 e3       	ldi	r26, 0x32	; 50
     53c:	b0 e0       	ldi	r27, 0x00	; 0
     53e:	e2 e3       	ldi	r30, 0x32	; 50
     540:	f0 e0       	ldi	r31, 0x00	; 0
     542:	80 81       	ld	r24, Z
     544:	48 2f       	mov	r20, r24
     546:	89 81       	ldd	r24, Y+1	; 0x01
     548:	28 2f       	mov	r18, r24
     54a:	30 e0       	ldi	r19, 0x00	; 0
     54c:	81 e0       	ldi	r24, 0x01	; 1
     54e:	90 e0       	ldi	r25, 0x00	; 0
     550:	02 2e       	mov	r0, r18
     552:	02 c0       	rjmp	.+4      	; 0x558 <DIO_InitPin+0x4c6>
     554:	88 0f       	add	r24, r24
     556:	99 1f       	adc	r25, r25
     558:	0a 94       	dec	r0
     55a:	e2 f7       	brpl	.-8      	; 0x554 <DIO_InitPin+0x4c2>
     55c:	84 2b       	or	r24, r20
     55e:	8c 93       	st	X, r24
     560:	2c 96       	adiw	r28, 0x0c	; 12
     562:	0f b6       	in	r0, 0x3f	; 63
     564:	f8 94       	cli
     566:	de bf       	out	0x3e, r29	; 62
     568:	0f be       	out	0x3f, r0	; 63
     56a:	cd bf       	out	0x3d, r28	; 61
     56c:	cf 91       	pop	r28
     56e:	df 91       	pop	r29
     570:	08 95       	ret

00000572 <DIO_Init>:
	}
}


void DIO_Init(void)
{
     572:	df 93       	push	r29
     574:	cf 93       	push	r28
     576:	0f 92       	push	r0
     578:	cd b7       	in	r28, 0x3d	; 61
     57a:	de b7       	in	r29, 0x3e	; 62
	DIO_Pin_type counter;
	for (counter=PINA0; counter<TOTAL_PINS; ++counter)
     57c:	19 82       	std	Y+1, r1	; 0x01
     57e:	0e c0       	rjmp	.+28     	; 0x59c <DIO_Init+0x2a>
	{
		DIO_InitPin(counter , PinsStatusArray[counter]);
     580:	89 81       	ldd	r24, Y+1	; 0x01
     582:	88 2f       	mov	r24, r24
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	fc 01       	movw	r30, r24
     588:	e0 5a       	subi	r30, 0xA0	; 160
     58a:	ff 4f       	sbci	r31, 0xFF	; 255
     58c:	90 81       	ld	r25, Z
     58e:	89 81       	ldd	r24, Y+1	; 0x01
     590:	69 2f       	mov	r22, r25
     592:	0e 94 49 00 	call	0x92	; 0x92 <DIO_InitPin>


void DIO_Init(void)
{
	DIO_Pin_type counter;
	for (counter=PINA0; counter<TOTAL_PINS; ++counter)
     596:	89 81       	ldd	r24, Y+1	; 0x01
     598:	8f 5f       	subi	r24, 0xFF	; 255
     59a:	89 83       	std	Y+1, r24	; 0x01
     59c:	89 81       	ldd	r24, Y+1	; 0x01
     59e:	80 32       	cpi	r24, 0x20	; 32
     5a0:	78 f3       	brcs	.-34     	; 0x580 <DIO_Init+0xe>
	{
		DIO_InitPin(counter , PinsStatusArray[counter]);
	}
}
     5a2:	0f 90       	pop	r0
     5a4:	cf 91       	pop	r28
     5a6:	df 91       	pop	r29
     5a8:	08 95       	ret

000005aa <DIO_WritePin>:

void DIO_WritePin(DIO_Pin_type pin, DIO_PinVoltage_type volt)
{
     5aa:	df 93       	push	r29
     5ac:	cf 93       	push	r28
     5ae:	cd b7       	in	r28, 0x3d	; 61
     5b0:	de b7       	in	r29, 0x3e	; 62
     5b2:	28 97       	sbiw	r28, 0x08	; 8
     5b4:	0f b6       	in	r0, 0x3f	; 63
     5b6:	f8 94       	cli
     5b8:	de bf       	out	0x3e, r29	; 62
     5ba:	0f be       	out	0x3f, r0	; 63
     5bc:	cd bf       	out	0x3d, r28	; 61
     5be:	8b 83       	std	Y+3, r24	; 0x03
     5c0:	6c 83       	std	Y+4, r22	; 0x04
	DIO_Port_type port = pin/8;
     5c2:	8b 81       	ldd	r24, Y+3	; 0x03
     5c4:	86 95       	lsr	r24
     5c6:	86 95       	lsr	r24
     5c8:	86 95       	lsr	r24
     5ca:	8a 83       	std	Y+2, r24	; 0x02
	u8 pin_num  = pin % 8;
     5cc:	8b 81       	ldd	r24, Y+3	; 0x03
     5ce:	87 70       	andi	r24, 0x07	; 7
     5d0:	89 83       	std	Y+1, r24	; 0x01
	
	if (volt == LOW)
     5d2:	8c 81       	ldd	r24, Y+4	; 0x04
     5d4:	88 23       	and	r24, r24
     5d6:	09 f0       	breq	.+2      	; 0x5da <DIO_WritePin+0x30>
     5d8:	74 c0       	rjmp	.+232    	; 0x6c2 <DIO_WritePin+0x118>
	{
		switch(port)
     5da:	8a 81       	ldd	r24, Y+2	; 0x02
     5dc:	28 2f       	mov	r18, r24
     5de:	30 e0       	ldi	r19, 0x00	; 0
     5e0:	38 87       	std	Y+8, r19	; 0x08
     5e2:	2f 83       	std	Y+7, r18	; 0x07
     5e4:	8f 81       	ldd	r24, Y+7	; 0x07
     5e6:	98 85       	ldd	r25, Y+8	; 0x08
     5e8:	81 30       	cpi	r24, 0x01	; 1
     5ea:	91 05       	cpc	r25, r1
     5ec:	59 f1       	breq	.+86     	; 0x644 <DIO_WritePin+0x9a>
     5ee:	2f 81       	ldd	r18, Y+7	; 0x07
     5f0:	38 85       	ldd	r19, Y+8	; 0x08
     5f2:	22 30       	cpi	r18, 0x02	; 2
     5f4:	31 05       	cpc	r19, r1
     5f6:	2c f4       	brge	.+10     	; 0x602 <DIO_WritePin+0x58>
     5f8:	8f 81       	ldd	r24, Y+7	; 0x07
     5fa:	98 85       	ldd	r25, Y+8	; 0x08
     5fc:	00 97       	sbiw	r24, 0x00	; 0
     5fe:	69 f0       	breq	.+26     	; 0x61a <DIO_WritePin+0x70>
     600:	d2 c0       	rjmp	.+420    	; 0x7a6 <DIO_WritePin+0x1fc>
     602:	2f 81       	ldd	r18, Y+7	; 0x07
     604:	38 85       	ldd	r19, Y+8	; 0x08
     606:	22 30       	cpi	r18, 0x02	; 2
     608:	31 05       	cpc	r19, r1
     60a:	89 f1       	breq	.+98     	; 0x66e <DIO_WritePin+0xc4>
     60c:	8f 81       	ldd	r24, Y+7	; 0x07
     60e:	98 85       	ldd	r25, Y+8	; 0x08
     610:	83 30       	cpi	r24, 0x03	; 3
     612:	91 05       	cpc	r25, r1
     614:	09 f4       	brne	.+2      	; 0x618 <DIO_WritePin+0x6e>
     616:	40 c0       	rjmp	.+128    	; 0x698 <DIO_WritePin+0xee>
     618:	c6 c0       	rjmp	.+396    	; 0x7a6 <DIO_WritePin+0x1fc>
		{
			case PA:
			CLR_BIT(PORTA,pin_num);
     61a:	ab e3       	ldi	r26, 0x3B	; 59
     61c:	b0 e0       	ldi	r27, 0x00	; 0
     61e:	eb e3       	ldi	r30, 0x3B	; 59
     620:	f0 e0       	ldi	r31, 0x00	; 0
     622:	80 81       	ld	r24, Z
     624:	48 2f       	mov	r20, r24
     626:	89 81       	ldd	r24, Y+1	; 0x01
     628:	28 2f       	mov	r18, r24
     62a:	30 e0       	ldi	r19, 0x00	; 0
     62c:	81 e0       	ldi	r24, 0x01	; 1
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	02 2e       	mov	r0, r18
     632:	02 c0       	rjmp	.+4      	; 0x638 <DIO_WritePin+0x8e>
     634:	88 0f       	add	r24, r24
     636:	99 1f       	adc	r25, r25
     638:	0a 94       	dec	r0
     63a:	e2 f7       	brpl	.-8      	; 0x634 <DIO_WritePin+0x8a>
     63c:	80 95       	com	r24
     63e:	84 23       	and	r24, r20
     640:	8c 93       	st	X, r24
     642:	b1 c0       	rjmp	.+354    	; 0x7a6 <DIO_WritePin+0x1fc>
			break;
			case PB:
			CLR_BIT(PORTB,pin_num);
     644:	a8 e3       	ldi	r26, 0x38	; 56
     646:	b0 e0       	ldi	r27, 0x00	; 0
     648:	e8 e3       	ldi	r30, 0x38	; 56
     64a:	f0 e0       	ldi	r31, 0x00	; 0
     64c:	80 81       	ld	r24, Z
     64e:	48 2f       	mov	r20, r24
     650:	89 81       	ldd	r24, Y+1	; 0x01
     652:	28 2f       	mov	r18, r24
     654:	30 e0       	ldi	r19, 0x00	; 0
     656:	81 e0       	ldi	r24, 0x01	; 1
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	02 2e       	mov	r0, r18
     65c:	02 c0       	rjmp	.+4      	; 0x662 <DIO_WritePin+0xb8>
     65e:	88 0f       	add	r24, r24
     660:	99 1f       	adc	r25, r25
     662:	0a 94       	dec	r0
     664:	e2 f7       	brpl	.-8      	; 0x65e <DIO_WritePin+0xb4>
     666:	80 95       	com	r24
     668:	84 23       	and	r24, r20
     66a:	8c 93       	st	X, r24
     66c:	9c c0       	rjmp	.+312    	; 0x7a6 <DIO_WritePin+0x1fc>
			break;
			case PC:
			CLR_BIT(PORTC,pin_num);
     66e:	a5 e3       	ldi	r26, 0x35	; 53
     670:	b0 e0       	ldi	r27, 0x00	; 0
     672:	e5 e3       	ldi	r30, 0x35	; 53
     674:	f0 e0       	ldi	r31, 0x00	; 0
     676:	80 81       	ld	r24, Z
     678:	48 2f       	mov	r20, r24
     67a:	89 81       	ldd	r24, Y+1	; 0x01
     67c:	28 2f       	mov	r18, r24
     67e:	30 e0       	ldi	r19, 0x00	; 0
     680:	81 e0       	ldi	r24, 0x01	; 1
     682:	90 e0       	ldi	r25, 0x00	; 0
     684:	02 2e       	mov	r0, r18
     686:	02 c0       	rjmp	.+4      	; 0x68c <DIO_WritePin+0xe2>
     688:	88 0f       	add	r24, r24
     68a:	99 1f       	adc	r25, r25
     68c:	0a 94       	dec	r0
     68e:	e2 f7       	brpl	.-8      	; 0x688 <DIO_WritePin+0xde>
     690:	80 95       	com	r24
     692:	84 23       	and	r24, r20
     694:	8c 93       	st	X, r24
     696:	87 c0       	rjmp	.+270    	; 0x7a6 <DIO_WritePin+0x1fc>
			break;
			case PD:
			CLR_BIT(PORTD,pin_num);
     698:	a2 e3       	ldi	r26, 0x32	; 50
     69a:	b0 e0       	ldi	r27, 0x00	; 0
     69c:	e2 e3       	ldi	r30, 0x32	; 50
     69e:	f0 e0       	ldi	r31, 0x00	; 0
     6a0:	80 81       	ld	r24, Z
     6a2:	48 2f       	mov	r20, r24
     6a4:	89 81       	ldd	r24, Y+1	; 0x01
     6a6:	28 2f       	mov	r18, r24
     6a8:	30 e0       	ldi	r19, 0x00	; 0
     6aa:	81 e0       	ldi	r24, 0x01	; 1
     6ac:	90 e0       	ldi	r25, 0x00	; 0
     6ae:	02 2e       	mov	r0, r18
     6b0:	02 c0       	rjmp	.+4      	; 0x6b6 <DIO_WritePin+0x10c>
     6b2:	88 0f       	add	r24, r24
     6b4:	99 1f       	adc	r25, r25
     6b6:	0a 94       	dec	r0
     6b8:	e2 f7       	brpl	.-8      	; 0x6b2 <DIO_WritePin+0x108>
     6ba:	80 95       	com	r24
     6bc:	84 23       	and	r24, r20
     6be:	8c 93       	st	X, r24
     6c0:	72 c0       	rjmp	.+228    	; 0x7a6 <DIO_WritePin+0x1fc>
			break;
		}
	}
	else if (volt == HIGH)
     6c2:	8c 81       	ldd	r24, Y+4	; 0x04
     6c4:	81 30       	cpi	r24, 0x01	; 1
     6c6:	09 f0       	breq	.+2      	; 0x6ca <DIO_WritePin+0x120>
     6c8:	6e c0       	rjmp	.+220    	; 0x7a6 <DIO_WritePin+0x1fc>
	{
		switch(port)
     6ca:	8a 81       	ldd	r24, Y+2	; 0x02
     6cc:	28 2f       	mov	r18, r24
     6ce:	30 e0       	ldi	r19, 0x00	; 0
     6d0:	3e 83       	std	Y+6, r19	; 0x06
     6d2:	2d 83       	std	Y+5, r18	; 0x05
     6d4:	8d 81       	ldd	r24, Y+5	; 0x05
     6d6:	9e 81       	ldd	r25, Y+6	; 0x06
     6d8:	81 30       	cpi	r24, 0x01	; 1
     6da:	91 05       	cpc	r25, r1
     6dc:	49 f1       	breq	.+82     	; 0x730 <DIO_WritePin+0x186>
     6de:	2d 81       	ldd	r18, Y+5	; 0x05
     6e0:	3e 81       	ldd	r19, Y+6	; 0x06
     6e2:	22 30       	cpi	r18, 0x02	; 2
     6e4:	31 05       	cpc	r19, r1
     6e6:	2c f4       	brge	.+10     	; 0x6f2 <DIO_WritePin+0x148>
     6e8:	8d 81       	ldd	r24, Y+5	; 0x05
     6ea:	9e 81       	ldd	r25, Y+6	; 0x06
     6ec:	00 97       	sbiw	r24, 0x00	; 0
     6ee:	61 f0       	breq	.+24     	; 0x708 <DIO_WritePin+0x15e>
     6f0:	5a c0       	rjmp	.+180    	; 0x7a6 <DIO_WritePin+0x1fc>
     6f2:	2d 81       	ldd	r18, Y+5	; 0x05
     6f4:	3e 81       	ldd	r19, Y+6	; 0x06
     6f6:	22 30       	cpi	r18, 0x02	; 2
     6f8:	31 05       	cpc	r19, r1
     6fa:	71 f1       	breq	.+92     	; 0x758 <DIO_WritePin+0x1ae>
     6fc:	8d 81       	ldd	r24, Y+5	; 0x05
     6fe:	9e 81       	ldd	r25, Y+6	; 0x06
     700:	83 30       	cpi	r24, 0x03	; 3
     702:	91 05       	cpc	r25, r1
     704:	e9 f1       	breq	.+122    	; 0x780 <DIO_WritePin+0x1d6>
     706:	4f c0       	rjmp	.+158    	; 0x7a6 <DIO_WritePin+0x1fc>
		{
			case PA:
			SET_BIT(PORTA,pin_num);
     708:	ab e3       	ldi	r26, 0x3B	; 59
     70a:	b0 e0       	ldi	r27, 0x00	; 0
     70c:	eb e3       	ldi	r30, 0x3B	; 59
     70e:	f0 e0       	ldi	r31, 0x00	; 0
     710:	80 81       	ld	r24, Z
     712:	48 2f       	mov	r20, r24
     714:	89 81       	ldd	r24, Y+1	; 0x01
     716:	28 2f       	mov	r18, r24
     718:	30 e0       	ldi	r19, 0x00	; 0
     71a:	81 e0       	ldi	r24, 0x01	; 1
     71c:	90 e0       	ldi	r25, 0x00	; 0
     71e:	02 2e       	mov	r0, r18
     720:	02 c0       	rjmp	.+4      	; 0x726 <DIO_WritePin+0x17c>
     722:	88 0f       	add	r24, r24
     724:	99 1f       	adc	r25, r25
     726:	0a 94       	dec	r0
     728:	e2 f7       	brpl	.-8      	; 0x722 <DIO_WritePin+0x178>
     72a:	84 2b       	or	r24, r20
     72c:	8c 93       	st	X, r24
     72e:	3b c0       	rjmp	.+118    	; 0x7a6 <DIO_WritePin+0x1fc>
			break;
			case PB:
			SET_BIT(PORTB,pin_num);
     730:	a8 e3       	ldi	r26, 0x38	; 56
     732:	b0 e0       	ldi	r27, 0x00	; 0
     734:	e8 e3       	ldi	r30, 0x38	; 56
     736:	f0 e0       	ldi	r31, 0x00	; 0
     738:	80 81       	ld	r24, Z
     73a:	48 2f       	mov	r20, r24
     73c:	89 81       	ldd	r24, Y+1	; 0x01
     73e:	28 2f       	mov	r18, r24
     740:	30 e0       	ldi	r19, 0x00	; 0
     742:	81 e0       	ldi	r24, 0x01	; 1
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	02 2e       	mov	r0, r18
     748:	02 c0       	rjmp	.+4      	; 0x74e <DIO_WritePin+0x1a4>
     74a:	88 0f       	add	r24, r24
     74c:	99 1f       	adc	r25, r25
     74e:	0a 94       	dec	r0
     750:	e2 f7       	brpl	.-8      	; 0x74a <DIO_WritePin+0x1a0>
     752:	84 2b       	or	r24, r20
     754:	8c 93       	st	X, r24
     756:	27 c0       	rjmp	.+78     	; 0x7a6 <DIO_WritePin+0x1fc>
			break;
			case PC:
			SET_BIT(PORTC,pin_num);
     758:	a5 e3       	ldi	r26, 0x35	; 53
     75a:	b0 e0       	ldi	r27, 0x00	; 0
     75c:	e5 e3       	ldi	r30, 0x35	; 53
     75e:	f0 e0       	ldi	r31, 0x00	; 0
     760:	80 81       	ld	r24, Z
     762:	48 2f       	mov	r20, r24
     764:	89 81       	ldd	r24, Y+1	; 0x01
     766:	28 2f       	mov	r18, r24
     768:	30 e0       	ldi	r19, 0x00	; 0
     76a:	81 e0       	ldi	r24, 0x01	; 1
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	02 2e       	mov	r0, r18
     770:	02 c0       	rjmp	.+4      	; 0x776 <DIO_WritePin+0x1cc>
     772:	88 0f       	add	r24, r24
     774:	99 1f       	adc	r25, r25
     776:	0a 94       	dec	r0
     778:	e2 f7       	brpl	.-8      	; 0x772 <DIO_WritePin+0x1c8>
     77a:	84 2b       	or	r24, r20
     77c:	8c 93       	st	X, r24
     77e:	13 c0       	rjmp	.+38     	; 0x7a6 <DIO_WritePin+0x1fc>
			break;
			case PD:
			SET_BIT(PORTD,pin_num);
     780:	a2 e3       	ldi	r26, 0x32	; 50
     782:	b0 e0       	ldi	r27, 0x00	; 0
     784:	e2 e3       	ldi	r30, 0x32	; 50
     786:	f0 e0       	ldi	r31, 0x00	; 0
     788:	80 81       	ld	r24, Z
     78a:	48 2f       	mov	r20, r24
     78c:	89 81       	ldd	r24, Y+1	; 0x01
     78e:	28 2f       	mov	r18, r24
     790:	30 e0       	ldi	r19, 0x00	; 0
     792:	81 e0       	ldi	r24, 0x01	; 1
     794:	90 e0       	ldi	r25, 0x00	; 0
     796:	02 2e       	mov	r0, r18
     798:	02 c0       	rjmp	.+4      	; 0x79e <DIO_WritePin+0x1f4>
     79a:	88 0f       	add	r24, r24
     79c:	99 1f       	adc	r25, r25
     79e:	0a 94       	dec	r0
     7a0:	e2 f7       	brpl	.-8      	; 0x79a <DIO_WritePin+0x1f0>
     7a2:	84 2b       	or	r24, r20
     7a4:	8c 93       	st	X, r24
			break;
		}
	}
}
     7a6:	28 96       	adiw	r28, 0x08	; 8
     7a8:	0f b6       	in	r0, 0x3f	; 63
     7aa:	f8 94       	cli
     7ac:	de bf       	out	0x3e, r29	; 62
     7ae:	0f be       	out	0x3f, r0	; 63
     7b0:	cd bf       	out	0x3d, r28	; 61
     7b2:	cf 91       	pop	r28
     7b4:	df 91       	pop	r29
     7b6:	08 95       	ret

000007b8 <DIO_ReadPin>:

DIO_PinVoltage_type DIO_ReadPin(DIO_Pin_type pin)
{
     7b8:	df 93       	push	r29
     7ba:	cf 93       	push	r28
     7bc:	00 d0       	rcall	.+0      	; 0x7be <DIO_ReadPin+0x6>
     7be:	00 d0       	rcall	.+0      	; 0x7c0 <DIO_ReadPin+0x8>
     7c0:	00 d0       	rcall	.+0      	; 0x7c2 <DIO_ReadPin+0xa>
     7c2:	cd b7       	in	r28, 0x3d	; 61
     7c4:	de b7       	in	r29, 0x3e	; 62
     7c6:	8c 83       	std	Y+4, r24	; 0x04
	DIO_PinVoltage_type volt = LOW;
     7c8:	1b 82       	std	Y+3, r1	; 0x03
	DIO_Port_type port = pin/8;
     7ca:	8c 81       	ldd	r24, Y+4	; 0x04
     7cc:	86 95       	lsr	r24
     7ce:	86 95       	lsr	r24
     7d0:	86 95       	lsr	r24
     7d2:	8a 83       	std	Y+2, r24	; 0x02
	u8 pin_num  = pin % 8;
     7d4:	8c 81       	ldd	r24, Y+4	; 0x04
     7d6:	87 70       	andi	r24, 0x07	; 7
     7d8:	89 83       	std	Y+1, r24	; 0x01
	
	switch (port)
     7da:	8a 81       	ldd	r24, Y+2	; 0x02
     7dc:	28 2f       	mov	r18, r24
     7de:	30 e0       	ldi	r19, 0x00	; 0
     7e0:	3e 83       	std	Y+6, r19	; 0x06
     7e2:	2d 83       	std	Y+5, r18	; 0x05
     7e4:	4d 81       	ldd	r20, Y+5	; 0x05
     7e6:	5e 81       	ldd	r21, Y+6	; 0x06
     7e8:	41 30       	cpi	r20, 0x01	; 1
     7ea:	51 05       	cpc	r21, r1
     7ec:	41 f1       	breq	.+80     	; 0x83e <DIO_ReadPin+0x86>
     7ee:	8d 81       	ldd	r24, Y+5	; 0x05
     7f0:	9e 81       	ldd	r25, Y+6	; 0x06
     7f2:	82 30       	cpi	r24, 0x02	; 2
     7f4:	91 05       	cpc	r25, r1
     7f6:	34 f4       	brge	.+12     	; 0x804 <DIO_ReadPin+0x4c>
     7f8:	2d 81       	ldd	r18, Y+5	; 0x05
     7fa:	3e 81       	ldd	r19, Y+6	; 0x06
     7fc:	21 15       	cp	r18, r1
     7fe:	31 05       	cpc	r19, r1
     800:	61 f0       	breq	.+24     	; 0x81a <DIO_ReadPin+0x62>
     802:	52 c0       	rjmp	.+164    	; 0x8a8 <__stack+0x49>
     804:	4d 81       	ldd	r20, Y+5	; 0x05
     806:	5e 81       	ldd	r21, Y+6	; 0x06
     808:	42 30       	cpi	r20, 0x02	; 2
     80a:	51 05       	cpc	r21, r1
     80c:	51 f1       	breq	.+84     	; 0x862 <__stack+0x3>
     80e:	8d 81       	ldd	r24, Y+5	; 0x05
     810:	9e 81       	ldd	r25, Y+6	; 0x06
     812:	83 30       	cpi	r24, 0x03	; 3
     814:	91 05       	cpc	r25, r1
     816:	b9 f1       	breq	.+110    	; 0x886 <__stack+0x27>
     818:	47 c0       	rjmp	.+142    	; 0x8a8 <__stack+0x49>
	{
		case PA:
		volt = READ_BIT(PINA,pin_num);
     81a:	e9 e3       	ldi	r30, 0x39	; 57
     81c:	f0 e0       	ldi	r31, 0x00	; 0
     81e:	80 81       	ld	r24, Z
     820:	28 2f       	mov	r18, r24
     822:	30 e0       	ldi	r19, 0x00	; 0
     824:	89 81       	ldd	r24, Y+1	; 0x01
     826:	88 2f       	mov	r24, r24
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	a9 01       	movw	r20, r18
     82c:	02 c0       	rjmp	.+4      	; 0x832 <DIO_ReadPin+0x7a>
     82e:	55 95       	asr	r21
     830:	47 95       	ror	r20
     832:	8a 95       	dec	r24
     834:	e2 f7       	brpl	.-8      	; 0x82e <DIO_ReadPin+0x76>
     836:	ca 01       	movw	r24, r20
     838:	81 70       	andi	r24, 0x01	; 1
     83a:	8b 83       	std	Y+3, r24	; 0x03
     83c:	35 c0       	rjmp	.+106    	; 0x8a8 <__stack+0x49>
		break;
		case PB:
		volt = READ_BIT(PINB,pin_num);
     83e:	e6 e3       	ldi	r30, 0x36	; 54
     840:	f0 e0       	ldi	r31, 0x00	; 0
     842:	80 81       	ld	r24, Z
     844:	28 2f       	mov	r18, r24
     846:	30 e0       	ldi	r19, 0x00	; 0
     848:	89 81       	ldd	r24, Y+1	; 0x01
     84a:	88 2f       	mov	r24, r24
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	a9 01       	movw	r20, r18
     850:	02 c0       	rjmp	.+4      	; 0x856 <DIO_ReadPin+0x9e>
     852:	55 95       	asr	r21
     854:	47 95       	ror	r20
     856:	8a 95       	dec	r24
     858:	e2 f7       	brpl	.-8      	; 0x852 <DIO_ReadPin+0x9a>
     85a:	ca 01       	movw	r24, r20
     85c:	81 70       	andi	r24, 0x01	; 1
     85e:	8b 83       	std	Y+3, r24	; 0x03
     860:	23 c0       	rjmp	.+70     	; 0x8a8 <__stack+0x49>
		break;
		case PC:
		volt = READ_BIT(PINC,pin_num);
     862:	e3 e3       	ldi	r30, 0x33	; 51
     864:	f0 e0       	ldi	r31, 0x00	; 0
     866:	80 81       	ld	r24, Z
     868:	28 2f       	mov	r18, r24
     86a:	30 e0       	ldi	r19, 0x00	; 0
     86c:	89 81       	ldd	r24, Y+1	; 0x01
     86e:	88 2f       	mov	r24, r24
     870:	90 e0       	ldi	r25, 0x00	; 0
     872:	a9 01       	movw	r20, r18
     874:	02 c0       	rjmp	.+4      	; 0x87a <__stack+0x1b>
     876:	55 95       	asr	r21
     878:	47 95       	ror	r20
     87a:	8a 95       	dec	r24
     87c:	e2 f7       	brpl	.-8      	; 0x876 <__stack+0x17>
     87e:	ca 01       	movw	r24, r20
     880:	81 70       	andi	r24, 0x01	; 1
     882:	8b 83       	std	Y+3, r24	; 0x03
     884:	11 c0       	rjmp	.+34     	; 0x8a8 <__stack+0x49>
		break;
		case PD:
		volt = READ_BIT(PIND,pin_num);
     886:	e0 e3       	ldi	r30, 0x30	; 48
     888:	f0 e0       	ldi	r31, 0x00	; 0
     88a:	80 81       	ld	r24, Z
     88c:	28 2f       	mov	r18, r24
     88e:	30 e0       	ldi	r19, 0x00	; 0
     890:	89 81       	ldd	r24, Y+1	; 0x01
     892:	88 2f       	mov	r24, r24
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	a9 01       	movw	r20, r18
     898:	02 c0       	rjmp	.+4      	; 0x89e <__stack+0x3f>
     89a:	55 95       	asr	r21
     89c:	47 95       	ror	r20
     89e:	8a 95       	dec	r24
     8a0:	e2 f7       	brpl	.-8      	; 0x89a <__stack+0x3b>
     8a2:	ca 01       	movw	r24, r20
     8a4:	81 70       	andi	r24, 0x01	; 1
     8a6:	8b 83       	std	Y+3, r24	; 0x03
		break;
	}
	return volt;
     8a8:	8b 81       	ldd	r24, Y+3	; 0x03
}
     8aa:	26 96       	adiw	r28, 0x06	; 6
     8ac:	0f b6       	in	r0, 0x3f	; 63
     8ae:	f8 94       	cli
     8b0:	de bf       	out	0x3e, r29	; 62
     8b2:	0f be       	out	0x3f, r0	; 63
     8b4:	cd bf       	out	0x3d, r28	; 61
     8b6:	cf 91       	pop	r28
     8b8:	df 91       	pop	r29
     8ba:	08 95       	ret

000008bc <DIO_TogglePin>:

void DIO_TogglePin(DIO_Pin_type pin)
{
     8bc:	df 93       	push	r29
     8be:	cf 93       	push	r28
     8c0:	00 d0       	rcall	.+0      	; 0x8c2 <DIO_TogglePin+0x6>
     8c2:	00 d0       	rcall	.+0      	; 0x8c4 <DIO_TogglePin+0x8>
     8c4:	0f 92       	push	r0
     8c6:	cd b7       	in	r28, 0x3d	; 61
     8c8:	de b7       	in	r29, 0x3e	; 62
     8ca:	8b 83       	std	Y+3, r24	; 0x03
	DIO_Port_type port = pin/8;
     8cc:	8b 81       	ldd	r24, Y+3	; 0x03
     8ce:	86 95       	lsr	r24
     8d0:	86 95       	lsr	r24
     8d2:	86 95       	lsr	r24
     8d4:	8a 83       	std	Y+2, r24	; 0x02
	u8 pin_num  = pin % 8;
     8d6:	8b 81       	ldd	r24, Y+3	; 0x03
     8d8:	87 70       	andi	r24, 0x07	; 7
     8da:	89 83       	std	Y+1, r24	; 0x01
	switch (port)
     8dc:	8a 81       	ldd	r24, Y+2	; 0x02
     8de:	28 2f       	mov	r18, r24
     8e0:	30 e0       	ldi	r19, 0x00	; 0
     8e2:	3d 83       	std	Y+5, r19	; 0x05
     8e4:	2c 83       	std	Y+4, r18	; 0x04
     8e6:	8c 81       	ldd	r24, Y+4	; 0x04
     8e8:	9d 81       	ldd	r25, Y+5	; 0x05
     8ea:	81 30       	cpi	r24, 0x01	; 1
     8ec:	91 05       	cpc	r25, r1
     8ee:	49 f1       	breq	.+82     	; 0x942 <DIO_TogglePin+0x86>
     8f0:	2c 81       	ldd	r18, Y+4	; 0x04
     8f2:	3d 81       	ldd	r19, Y+5	; 0x05
     8f4:	22 30       	cpi	r18, 0x02	; 2
     8f6:	31 05       	cpc	r19, r1
     8f8:	2c f4       	brge	.+10     	; 0x904 <DIO_TogglePin+0x48>
     8fa:	8c 81       	ldd	r24, Y+4	; 0x04
     8fc:	9d 81       	ldd	r25, Y+5	; 0x05
     8fe:	00 97       	sbiw	r24, 0x00	; 0
     900:	61 f0       	breq	.+24     	; 0x91a <DIO_TogglePin+0x5e>
     902:	5a c0       	rjmp	.+180    	; 0x9b8 <DIO_TogglePin+0xfc>
     904:	2c 81       	ldd	r18, Y+4	; 0x04
     906:	3d 81       	ldd	r19, Y+5	; 0x05
     908:	22 30       	cpi	r18, 0x02	; 2
     90a:	31 05       	cpc	r19, r1
     90c:	71 f1       	breq	.+92     	; 0x96a <DIO_TogglePin+0xae>
     90e:	8c 81       	ldd	r24, Y+4	; 0x04
     910:	9d 81       	ldd	r25, Y+5	; 0x05
     912:	83 30       	cpi	r24, 0x03	; 3
     914:	91 05       	cpc	r25, r1
     916:	e9 f1       	breq	.+122    	; 0x992 <DIO_TogglePin+0xd6>
     918:	4f c0       	rjmp	.+158    	; 0x9b8 <DIO_TogglePin+0xfc>
	{
		case PA:
		TOG_BIT(PORTA,pin_num);
     91a:	ab e3       	ldi	r26, 0x3B	; 59
     91c:	b0 e0       	ldi	r27, 0x00	; 0
     91e:	eb e3       	ldi	r30, 0x3B	; 59
     920:	f0 e0       	ldi	r31, 0x00	; 0
     922:	80 81       	ld	r24, Z
     924:	48 2f       	mov	r20, r24
     926:	89 81       	ldd	r24, Y+1	; 0x01
     928:	28 2f       	mov	r18, r24
     92a:	30 e0       	ldi	r19, 0x00	; 0
     92c:	81 e0       	ldi	r24, 0x01	; 1
     92e:	90 e0       	ldi	r25, 0x00	; 0
     930:	02 2e       	mov	r0, r18
     932:	02 c0       	rjmp	.+4      	; 0x938 <DIO_TogglePin+0x7c>
     934:	88 0f       	add	r24, r24
     936:	99 1f       	adc	r25, r25
     938:	0a 94       	dec	r0
     93a:	e2 f7       	brpl	.-8      	; 0x934 <DIO_TogglePin+0x78>
     93c:	84 27       	eor	r24, r20
     93e:	8c 93       	st	X, r24
     940:	3b c0       	rjmp	.+118    	; 0x9b8 <DIO_TogglePin+0xfc>
		break;
		case PB:
		TOG_BIT(PORTB,pin_num);
     942:	a8 e3       	ldi	r26, 0x38	; 56
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 e3       	ldi	r30, 0x38	; 56
     948:	f0 e0       	ldi	r31, 0x00	; 0
     94a:	80 81       	ld	r24, Z
     94c:	48 2f       	mov	r20, r24
     94e:	89 81       	ldd	r24, Y+1	; 0x01
     950:	28 2f       	mov	r18, r24
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	81 e0       	ldi	r24, 0x01	; 1
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	02 2e       	mov	r0, r18
     95a:	02 c0       	rjmp	.+4      	; 0x960 <DIO_TogglePin+0xa4>
     95c:	88 0f       	add	r24, r24
     95e:	99 1f       	adc	r25, r25
     960:	0a 94       	dec	r0
     962:	e2 f7       	brpl	.-8      	; 0x95c <DIO_TogglePin+0xa0>
     964:	84 27       	eor	r24, r20
     966:	8c 93       	st	X, r24
     968:	27 c0       	rjmp	.+78     	; 0x9b8 <DIO_TogglePin+0xfc>
		break;
		case PC:
		TOG_BIT(PORTC,pin_num);
     96a:	a5 e3       	ldi	r26, 0x35	; 53
     96c:	b0 e0       	ldi	r27, 0x00	; 0
     96e:	e5 e3       	ldi	r30, 0x35	; 53
     970:	f0 e0       	ldi	r31, 0x00	; 0
     972:	80 81       	ld	r24, Z
     974:	48 2f       	mov	r20, r24
     976:	89 81       	ldd	r24, Y+1	; 0x01
     978:	28 2f       	mov	r18, r24
     97a:	30 e0       	ldi	r19, 0x00	; 0
     97c:	81 e0       	ldi	r24, 0x01	; 1
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	02 2e       	mov	r0, r18
     982:	02 c0       	rjmp	.+4      	; 0x988 <DIO_TogglePin+0xcc>
     984:	88 0f       	add	r24, r24
     986:	99 1f       	adc	r25, r25
     988:	0a 94       	dec	r0
     98a:	e2 f7       	brpl	.-8      	; 0x984 <DIO_TogglePin+0xc8>
     98c:	84 27       	eor	r24, r20
     98e:	8c 93       	st	X, r24
     990:	13 c0       	rjmp	.+38     	; 0x9b8 <DIO_TogglePin+0xfc>
		break;
		case PD:
		TOG_BIT(PORTD,pin_num);
     992:	a2 e3       	ldi	r26, 0x32	; 50
     994:	b0 e0       	ldi	r27, 0x00	; 0
     996:	e2 e3       	ldi	r30, 0x32	; 50
     998:	f0 e0       	ldi	r31, 0x00	; 0
     99a:	80 81       	ld	r24, Z
     99c:	48 2f       	mov	r20, r24
     99e:	89 81       	ldd	r24, Y+1	; 0x01
     9a0:	28 2f       	mov	r18, r24
     9a2:	30 e0       	ldi	r19, 0x00	; 0
     9a4:	81 e0       	ldi	r24, 0x01	; 1
     9a6:	90 e0       	ldi	r25, 0x00	; 0
     9a8:	02 2e       	mov	r0, r18
     9aa:	02 c0       	rjmp	.+4      	; 0x9b0 <DIO_TogglePin+0xf4>
     9ac:	88 0f       	add	r24, r24
     9ae:	99 1f       	adc	r25, r25
     9b0:	0a 94       	dec	r0
     9b2:	e2 f7       	brpl	.-8      	; 0x9ac <DIO_TogglePin+0xf0>
     9b4:	84 27       	eor	r24, r20
     9b6:	8c 93       	st	X, r24
		break;
	}
}
     9b8:	0f 90       	pop	r0
     9ba:	0f 90       	pop	r0
     9bc:	0f 90       	pop	r0
     9be:	0f 90       	pop	r0
     9c0:	0f 90       	pop	r0
     9c2:	cf 91       	pop	r28
     9c4:	df 91       	pop	r29
     9c6:	08 95       	ret

000009c8 <DIO_WritePort>:

void DIO_WritePort(DIO_Port_type port , u8 Value)
{
     9c8:	df 93       	push	r29
     9ca:	cf 93       	push	r28
     9cc:	00 d0       	rcall	.+0      	; 0x9ce <DIO_WritePort+0x6>
     9ce:	00 d0       	rcall	.+0      	; 0x9d0 <DIO_WritePort+0x8>
     9d0:	cd b7       	in	r28, 0x3d	; 61
     9d2:	de b7       	in	r29, 0x3e	; 62
     9d4:	89 83       	std	Y+1, r24	; 0x01
     9d6:	6a 83       	std	Y+2, r22	; 0x02
	switch(port)
     9d8:	89 81       	ldd	r24, Y+1	; 0x01
     9da:	28 2f       	mov	r18, r24
     9dc:	30 e0       	ldi	r19, 0x00	; 0
     9de:	3c 83       	std	Y+4, r19	; 0x04
     9e0:	2b 83       	std	Y+3, r18	; 0x03
     9e2:	8b 81       	ldd	r24, Y+3	; 0x03
     9e4:	9c 81       	ldd	r25, Y+4	; 0x04
     9e6:	81 30       	cpi	r24, 0x01	; 1
     9e8:	91 05       	cpc	r25, r1
     9ea:	d1 f0       	breq	.+52     	; 0xa20 <DIO_WritePort+0x58>
     9ec:	2b 81       	ldd	r18, Y+3	; 0x03
     9ee:	3c 81       	ldd	r19, Y+4	; 0x04
     9f0:	22 30       	cpi	r18, 0x02	; 2
     9f2:	31 05       	cpc	r19, r1
     9f4:	2c f4       	brge	.+10     	; 0xa00 <DIO_WritePort+0x38>
     9f6:	8b 81       	ldd	r24, Y+3	; 0x03
     9f8:	9c 81       	ldd	r25, Y+4	; 0x04
     9fa:	00 97       	sbiw	r24, 0x00	; 0
     9fc:	61 f0       	breq	.+24     	; 0xa16 <DIO_WritePort+0x4e>
     9fe:	1e c0       	rjmp	.+60     	; 0xa3c <DIO_WritePort+0x74>
     a00:	2b 81       	ldd	r18, Y+3	; 0x03
     a02:	3c 81       	ldd	r19, Y+4	; 0x04
     a04:	22 30       	cpi	r18, 0x02	; 2
     a06:	31 05       	cpc	r19, r1
     a08:	81 f0       	breq	.+32     	; 0xa2a <DIO_WritePort+0x62>
     a0a:	8b 81       	ldd	r24, Y+3	; 0x03
     a0c:	9c 81       	ldd	r25, Y+4	; 0x04
     a0e:	83 30       	cpi	r24, 0x03	; 3
     a10:	91 05       	cpc	r25, r1
     a12:	81 f0       	breq	.+32     	; 0xa34 <DIO_WritePort+0x6c>
     a14:	13 c0       	rjmp	.+38     	; 0xa3c <DIO_WritePort+0x74>
	{
		case PA:
		PORTA = Value;
     a16:	eb e3       	ldi	r30, 0x3B	; 59
     a18:	f0 e0       	ldi	r31, 0x00	; 0
     a1a:	8a 81       	ldd	r24, Y+2	; 0x02
     a1c:	80 83       	st	Z, r24
     a1e:	0e c0       	rjmp	.+28     	; 0xa3c <DIO_WritePort+0x74>
		break;
		case PB:
		PORTB = Value;
     a20:	e8 e3       	ldi	r30, 0x38	; 56
     a22:	f0 e0       	ldi	r31, 0x00	; 0
     a24:	8a 81       	ldd	r24, Y+2	; 0x02
     a26:	80 83       	st	Z, r24
     a28:	09 c0       	rjmp	.+18     	; 0xa3c <DIO_WritePort+0x74>
		break;
		case PC:
		PORTC = Value;
     a2a:	e5 e3       	ldi	r30, 0x35	; 53
     a2c:	f0 e0       	ldi	r31, 0x00	; 0
     a2e:	8a 81       	ldd	r24, Y+2	; 0x02
     a30:	80 83       	st	Z, r24
     a32:	04 c0       	rjmp	.+8      	; 0xa3c <DIO_WritePort+0x74>
		break;
		case PD:
		PORTD = Value;
     a34:	e2 e3       	ldi	r30, 0x32	; 50
     a36:	f0 e0       	ldi	r31, 0x00	; 0
     a38:	8a 81       	ldd	r24, Y+2	; 0x02
     a3a:	80 83       	st	Z, r24
		break;
	}
}
     a3c:	0f 90       	pop	r0
     a3e:	0f 90       	pop	r0
     a40:	0f 90       	pop	r0
     a42:	0f 90       	pop	r0
     a44:	cf 91       	pop	r28
     a46:	df 91       	pop	r29
     a48:	08 95       	ret

00000a4a <DIO_WriteBitsInPort>:
void DIO_WriteBitsInPort(DIO_Port_type Port,u8 Value,u8 Mask)
{
     a4a:	df 93       	push	r29
     a4c:	cf 93       	push	r28
     a4e:	00 d0       	rcall	.+0      	; 0xa50 <DIO_WriteBitsInPort+0x6>
     a50:	00 d0       	rcall	.+0      	; 0xa52 <DIO_WriteBitsInPort+0x8>
     a52:	0f 92       	push	r0
     a54:	cd b7       	in	r28, 0x3d	; 61
     a56:	de b7       	in	r29, 0x3e	; 62
     a58:	89 83       	std	Y+1, r24	; 0x01
     a5a:	6a 83       	std	Y+2, r22	; 0x02
     a5c:	4b 83       	std	Y+3, r20	; 0x03
	switch (Port)
     a5e:	89 81       	ldd	r24, Y+1	; 0x01
     a60:	28 2f       	mov	r18, r24
     a62:	30 e0       	ldi	r19, 0x00	; 0
     a64:	3d 83       	std	Y+5, r19	; 0x05
     a66:	2c 83       	std	Y+4, r18	; 0x04
     a68:	8c 81       	ldd	r24, Y+4	; 0x04
     a6a:	9d 81       	ldd	r25, Y+5	; 0x05
     a6c:	81 30       	cpi	r24, 0x01	; 1
     a6e:	91 05       	cpc	r25, r1
     a70:	59 f1       	breq	.+86     	; 0xac8 <DIO_WriteBitsInPort+0x7e>
     a72:	2c 81       	ldd	r18, Y+4	; 0x04
     a74:	3d 81       	ldd	r19, Y+5	; 0x05
     a76:	22 30       	cpi	r18, 0x02	; 2
     a78:	31 05       	cpc	r19, r1
     a7a:	2c f4       	brge	.+10     	; 0xa86 <DIO_WriteBitsInPort+0x3c>
     a7c:	8c 81       	ldd	r24, Y+4	; 0x04
     a7e:	9d 81       	ldd	r25, Y+5	; 0x05
     a80:	00 97       	sbiw	r24, 0x00	; 0
     a82:	69 f0       	breq	.+26     	; 0xa9e <DIO_WriteBitsInPort+0x54>
     a84:	5f c0       	rjmp	.+190    	; 0xb44 <DIO_WriteBitsInPort+0xfa>
     a86:	2c 81       	ldd	r18, Y+4	; 0x04
     a88:	3d 81       	ldd	r19, Y+5	; 0x05
     a8a:	22 30       	cpi	r18, 0x02	; 2
     a8c:	31 05       	cpc	r19, r1
     a8e:	89 f1       	breq	.+98     	; 0xaf2 <DIO_WriteBitsInPort+0xa8>
     a90:	8c 81       	ldd	r24, Y+4	; 0x04
     a92:	9d 81       	ldd	r25, Y+5	; 0x05
     a94:	83 30       	cpi	r24, 0x03	; 3
     a96:	91 05       	cpc	r25, r1
     a98:	09 f4       	brne	.+2      	; 0xa9c <DIO_WriteBitsInPort+0x52>
     a9a:	40 c0       	rjmp	.+128    	; 0xb1c <DIO_WriteBitsInPort+0xd2>
     a9c:	53 c0       	rjmp	.+166    	; 0xb44 <DIO_WriteBitsInPort+0xfa>
	{
		case PA:
		CLR_BITS_REG(PORTA,Mask);
     a9e:	ab e3       	ldi	r26, 0x3B	; 59
     aa0:	b0 e0       	ldi	r27, 0x00	; 0
     aa2:	eb e3       	ldi	r30, 0x3B	; 59
     aa4:	f0 e0       	ldi	r31, 0x00	; 0
     aa6:	80 81       	ld	r24, Z
     aa8:	98 2f       	mov	r25, r24
     aaa:	8b 81       	ldd	r24, Y+3	; 0x03
     aac:	80 95       	com	r24
     aae:	89 23       	and	r24, r25
     ab0:	8c 93       	st	X, r24
		SET_BITS_REG(PORTA,Value&Mask);
     ab2:	ab e3       	ldi	r26, 0x3B	; 59
     ab4:	b0 e0       	ldi	r27, 0x00	; 0
     ab6:	eb e3       	ldi	r30, 0x3B	; 59
     ab8:	f0 e0       	ldi	r31, 0x00	; 0
     aba:	20 81       	ld	r18, Z
     abc:	9a 81       	ldd	r25, Y+2	; 0x02
     abe:	8b 81       	ldd	r24, Y+3	; 0x03
     ac0:	89 23       	and	r24, r25
     ac2:	82 2b       	or	r24, r18
     ac4:	8c 93       	st	X, r24
     ac6:	3e c0       	rjmp	.+124    	; 0xb44 <DIO_WriteBitsInPort+0xfa>
		break;
		case PB:
		CLR_BITS_REG(PORTB,Mask);
     ac8:	a8 e3       	ldi	r26, 0x38	; 56
     aca:	b0 e0       	ldi	r27, 0x00	; 0
     acc:	e8 e3       	ldi	r30, 0x38	; 56
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	80 81       	ld	r24, Z
     ad2:	98 2f       	mov	r25, r24
     ad4:	8b 81       	ldd	r24, Y+3	; 0x03
     ad6:	80 95       	com	r24
     ad8:	89 23       	and	r24, r25
     ada:	8c 93       	st	X, r24
		SET_BITS_REG(PORTB,Value&Mask);
     adc:	a8 e3       	ldi	r26, 0x38	; 56
     ade:	b0 e0       	ldi	r27, 0x00	; 0
     ae0:	e8 e3       	ldi	r30, 0x38	; 56
     ae2:	f0 e0       	ldi	r31, 0x00	; 0
     ae4:	20 81       	ld	r18, Z
     ae6:	9a 81       	ldd	r25, Y+2	; 0x02
     ae8:	8b 81       	ldd	r24, Y+3	; 0x03
     aea:	89 23       	and	r24, r25
     aec:	82 2b       	or	r24, r18
     aee:	8c 93       	st	X, r24
     af0:	29 c0       	rjmp	.+82     	; 0xb44 <DIO_WriteBitsInPort+0xfa>
		break;
		case PC:
		CLR_BITS_REG(PORTC,Mask);
     af2:	a5 e3       	ldi	r26, 0x35	; 53
     af4:	b0 e0       	ldi	r27, 0x00	; 0
     af6:	e5 e3       	ldi	r30, 0x35	; 53
     af8:	f0 e0       	ldi	r31, 0x00	; 0
     afa:	80 81       	ld	r24, Z
     afc:	98 2f       	mov	r25, r24
     afe:	8b 81       	ldd	r24, Y+3	; 0x03
     b00:	80 95       	com	r24
     b02:	89 23       	and	r24, r25
     b04:	8c 93       	st	X, r24
		SET_BITS_REG(PORTC,Value&Mask);
     b06:	a5 e3       	ldi	r26, 0x35	; 53
     b08:	b0 e0       	ldi	r27, 0x00	; 0
     b0a:	e5 e3       	ldi	r30, 0x35	; 53
     b0c:	f0 e0       	ldi	r31, 0x00	; 0
     b0e:	20 81       	ld	r18, Z
     b10:	9a 81       	ldd	r25, Y+2	; 0x02
     b12:	8b 81       	ldd	r24, Y+3	; 0x03
     b14:	89 23       	and	r24, r25
     b16:	82 2b       	or	r24, r18
     b18:	8c 93       	st	X, r24
     b1a:	14 c0       	rjmp	.+40     	; 0xb44 <DIO_WriteBitsInPort+0xfa>
		break;
		case PD:
		CLR_BITS_REG(PORTD,Mask);
     b1c:	a2 e3       	ldi	r26, 0x32	; 50
     b1e:	b0 e0       	ldi	r27, 0x00	; 0
     b20:	e2 e3       	ldi	r30, 0x32	; 50
     b22:	f0 e0       	ldi	r31, 0x00	; 0
     b24:	80 81       	ld	r24, Z
     b26:	98 2f       	mov	r25, r24
     b28:	8b 81       	ldd	r24, Y+3	; 0x03
     b2a:	80 95       	com	r24
     b2c:	89 23       	and	r24, r25
     b2e:	8c 93       	st	X, r24
		SET_BITS_REG(PORTD,Value&Mask);
     b30:	a2 e3       	ldi	r26, 0x32	; 50
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	e2 e3       	ldi	r30, 0x32	; 50
     b36:	f0 e0       	ldi	r31, 0x00	; 0
     b38:	20 81       	ld	r18, Z
     b3a:	9a 81       	ldd	r25, Y+2	; 0x02
     b3c:	8b 81       	ldd	r24, Y+3	; 0x03
     b3e:	89 23       	and	r24, r25
     b40:	82 2b       	or	r24, r18
     b42:	8c 93       	st	X, r24
		break;
	}
}
     b44:	0f 90       	pop	r0
     b46:	0f 90       	pop	r0
     b48:	0f 90       	pop	r0
     b4a:	0f 90       	pop	r0
     b4c:	0f 90       	pop	r0
     b4e:	cf 91       	pop	r28
     b50:	df 91       	pop	r29
     b52:	08 95       	ret

00000b54 <DIO_higher_nibble_Value>:
void DIO_higher_nibble_Value(DIO_Port_type portNumber,u8 value)
{
     b54:	df 93       	push	r29
     b56:	cf 93       	push	r28
     b58:	00 d0       	rcall	.+0      	; 0xb5a <DIO_higher_nibble_Value+0x6>
     b5a:	00 d0       	rcall	.+0      	; 0xb5c <DIO_higher_nibble_Value+0x8>
     b5c:	cd b7       	in	r28, 0x3d	; 61
     b5e:	de b7       	in	r29, 0x3e	; 62
     b60:	89 83       	std	Y+1, r24	; 0x01
     b62:	6a 83       	std	Y+2, r22	; 0x02
	value<<=4;
     b64:	8a 81       	ldd	r24, Y+2	; 0x02
     b66:	82 95       	swap	r24
     b68:	80 7f       	andi	r24, 0xF0	; 240
     b6a:	8a 83       	std	Y+2, r24	; 0x02
	switch(portNumber)
     b6c:	89 81       	ldd	r24, Y+1	; 0x01
     b6e:	28 2f       	mov	r18, r24
     b70:	30 e0       	ldi	r19, 0x00	; 0
     b72:	3c 83       	std	Y+4, r19	; 0x04
     b74:	2b 83       	std	Y+3, r18	; 0x03
     b76:	8b 81       	ldd	r24, Y+3	; 0x03
     b78:	9c 81       	ldd	r25, Y+4	; 0x04
     b7a:	81 30       	cpi	r24, 0x01	; 1
     b7c:	91 05       	cpc	r25, r1
     b7e:	29 f1       	breq	.+74     	; 0xbca <DIO_higher_nibble_Value+0x76>
     b80:	2b 81       	ldd	r18, Y+3	; 0x03
     b82:	3c 81       	ldd	r19, Y+4	; 0x04
     b84:	22 30       	cpi	r18, 0x02	; 2
     b86:	31 05       	cpc	r19, r1
     b88:	2c f4       	brge	.+10     	; 0xb94 <DIO_higher_nibble_Value+0x40>
     b8a:	8b 81       	ldd	r24, Y+3	; 0x03
     b8c:	9c 81       	ldd	r25, Y+4	; 0x04
     b8e:	00 97       	sbiw	r24, 0x00	; 0
     b90:	61 f0       	breq	.+24     	; 0xbaa <DIO_higher_nibble_Value+0x56>
     b92:	4a c0       	rjmp	.+148    	; 0xc28 <DIO_higher_nibble_Value+0xd4>
     b94:	2b 81       	ldd	r18, Y+3	; 0x03
     b96:	3c 81       	ldd	r19, Y+4	; 0x04
     b98:	22 30       	cpi	r18, 0x02	; 2
     b9a:	31 05       	cpc	r19, r1
     b9c:	31 f1       	breq	.+76     	; 0xbea <DIO_higher_nibble_Value+0x96>
     b9e:	8b 81       	ldd	r24, Y+3	; 0x03
     ba0:	9c 81       	ldd	r25, Y+4	; 0x04
     ba2:	83 30       	cpi	r24, 0x03	; 3
     ba4:	91 05       	cpc	r25, r1
     ba6:	89 f1       	breq	.+98     	; 0xc0a <DIO_higher_nibble_Value+0xb6>
     ba8:	3f c0       	rjmp	.+126    	; 0xc28 <DIO_higher_nibble_Value+0xd4>
	{
		case PA:
		PORTA&=0x0f;
     baa:	ab e3       	ldi	r26, 0x3B	; 59
     bac:	b0 e0       	ldi	r27, 0x00	; 0
     bae:	eb e3       	ldi	r30, 0x3B	; 59
     bb0:	f0 e0       	ldi	r31, 0x00	; 0
     bb2:	80 81       	ld	r24, Z
     bb4:	8f 70       	andi	r24, 0x0F	; 15
     bb6:	8c 93       	st	X, r24
		PORTA|=value;
     bb8:	ab e3       	ldi	r26, 0x3B	; 59
     bba:	b0 e0       	ldi	r27, 0x00	; 0
     bbc:	eb e3       	ldi	r30, 0x3B	; 59
     bbe:	f0 e0       	ldi	r31, 0x00	; 0
     bc0:	90 81       	ld	r25, Z
     bc2:	8a 81       	ldd	r24, Y+2	; 0x02
     bc4:	89 2b       	or	r24, r25
     bc6:	8c 93       	st	X, r24
     bc8:	2f c0       	rjmp	.+94     	; 0xc28 <DIO_higher_nibble_Value+0xd4>
		//higher_nibble_value(PORTA,value);
		break;
		case PB:
		PORTB&=0x0f;
     bca:	a8 e3       	ldi	r26, 0x38	; 56
     bcc:	b0 e0       	ldi	r27, 0x00	; 0
     bce:	e8 e3       	ldi	r30, 0x38	; 56
     bd0:	f0 e0       	ldi	r31, 0x00	; 0
     bd2:	80 81       	ld	r24, Z
     bd4:	8f 70       	andi	r24, 0x0F	; 15
     bd6:	8c 93       	st	X, r24
		PORTB|=value;
     bd8:	a8 e3       	ldi	r26, 0x38	; 56
     bda:	b0 e0       	ldi	r27, 0x00	; 0
     bdc:	e8 e3       	ldi	r30, 0x38	; 56
     bde:	f0 e0       	ldi	r31, 0x00	; 0
     be0:	90 81       	ld	r25, Z
     be2:	8a 81       	ldd	r24, Y+2	; 0x02
     be4:	89 2b       	or	r24, r25
     be6:	8c 93       	st	X, r24
     be8:	1f c0       	rjmp	.+62     	; 0xc28 <DIO_higher_nibble_Value+0xd4>
		//higher_nibble_value(PORTB,value);
		break;
		case PC:
		PORTC&=0x0f;
     bea:	a5 e3       	ldi	r26, 0x35	; 53
     bec:	b0 e0       	ldi	r27, 0x00	; 0
     bee:	e5 e3       	ldi	r30, 0x35	; 53
     bf0:	f0 e0       	ldi	r31, 0x00	; 0
     bf2:	80 81       	ld	r24, Z
     bf4:	8f 70       	andi	r24, 0x0F	; 15
     bf6:	8c 93       	st	X, r24
		PORTC|=value;
     bf8:	a5 e3       	ldi	r26, 0x35	; 53
     bfa:	b0 e0       	ldi	r27, 0x00	; 0
     bfc:	e5 e3       	ldi	r30, 0x35	; 53
     bfe:	f0 e0       	ldi	r31, 0x00	; 0
     c00:	90 81       	ld	r25, Z
     c02:	8a 81       	ldd	r24, Y+2	; 0x02
     c04:	89 2b       	or	r24, r25
     c06:	8c 93       	st	X, r24
     c08:	0f c0       	rjmp	.+30     	; 0xc28 <DIO_higher_nibble_Value+0xd4>
		//higher_nibble_value(PORTC,value);
		break;
		case PD:
		PORTD&=0x0f;
     c0a:	a2 e3       	ldi	r26, 0x32	; 50
     c0c:	b0 e0       	ldi	r27, 0x00	; 0
     c0e:	e2 e3       	ldi	r30, 0x32	; 50
     c10:	f0 e0       	ldi	r31, 0x00	; 0
     c12:	80 81       	ld	r24, Z
     c14:	8f 70       	andi	r24, 0x0F	; 15
     c16:	8c 93       	st	X, r24
		PORTD|=value;
     c18:	a2 e3       	ldi	r26, 0x32	; 50
     c1a:	b0 e0       	ldi	r27, 0x00	; 0
     c1c:	e2 e3       	ldi	r30, 0x32	; 50
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	90 81       	ld	r25, Z
     c22:	8a 81       	ldd	r24, Y+2	; 0x02
     c24:	89 2b       	or	r24, r25
     c26:	8c 93       	st	X, r24
		//higher_nibble_value(PORTD,value);
		break;
	}
	
}
     c28:	0f 90       	pop	r0
     c2a:	0f 90       	pop	r0
     c2c:	0f 90       	pop	r0
     c2e:	0f 90       	pop	r0
     c30:	cf 91       	pop	r28
     c32:	df 91       	pop	r29
     c34:	08 95       	ret

00000c36 <DIO_lower_nibble_value>:

void DIO_lower_nibble_value(DIO_Port_type portNumber,u8 value)
{
     c36:	df 93       	push	r29
     c38:	cf 93       	push	r28
     c3a:	00 d0       	rcall	.+0      	; 0xc3c <DIO_lower_nibble_value+0x6>
     c3c:	00 d0       	rcall	.+0      	; 0xc3e <DIO_lower_nibble_value+0x8>
     c3e:	cd b7       	in	r28, 0x3d	; 61
     c40:	de b7       	in	r29, 0x3e	; 62
     c42:	89 83       	std	Y+1, r24	; 0x01
     c44:	6a 83       	std	Y+2, r22	; 0x02
	value&=0x0f;
     c46:	8a 81       	ldd	r24, Y+2	; 0x02
     c48:	8f 70       	andi	r24, 0x0F	; 15
     c4a:	8a 83       	std	Y+2, r24	; 0x02
	switch(portNumber)
     c4c:	89 81       	ldd	r24, Y+1	; 0x01
     c4e:	28 2f       	mov	r18, r24
     c50:	30 e0       	ldi	r19, 0x00	; 0
     c52:	3c 83       	std	Y+4, r19	; 0x04
     c54:	2b 83       	std	Y+3, r18	; 0x03
     c56:	8b 81       	ldd	r24, Y+3	; 0x03
     c58:	9c 81       	ldd	r25, Y+4	; 0x04
     c5a:	81 30       	cpi	r24, 0x01	; 1
     c5c:	91 05       	cpc	r25, r1
     c5e:	29 f1       	breq	.+74     	; 0xcaa <DIO_lower_nibble_value+0x74>
     c60:	2b 81       	ldd	r18, Y+3	; 0x03
     c62:	3c 81       	ldd	r19, Y+4	; 0x04
     c64:	22 30       	cpi	r18, 0x02	; 2
     c66:	31 05       	cpc	r19, r1
     c68:	2c f4       	brge	.+10     	; 0xc74 <DIO_lower_nibble_value+0x3e>
     c6a:	8b 81       	ldd	r24, Y+3	; 0x03
     c6c:	9c 81       	ldd	r25, Y+4	; 0x04
     c6e:	00 97       	sbiw	r24, 0x00	; 0
     c70:	61 f0       	breq	.+24     	; 0xc8a <DIO_lower_nibble_value+0x54>
     c72:	4a c0       	rjmp	.+148    	; 0xd08 <DIO_lower_nibble_value+0xd2>
     c74:	2b 81       	ldd	r18, Y+3	; 0x03
     c76:	3c 81       	ldd	r19, Y+4	; 0x04
     c78:	22 30       	cpi	r18, 0x02	; 2
     c7a:	31 05       	cpc	r19, r1
     c7c:	31 f1       	breq	.+76     	; 0xcca <DIO_lower_nibble_value+0x94>
     c7e:	8b 81       	ldd	r24, Y+3	; 0x03
     c80:	9c 81       	ldd	r25, Y+4	; 0x04
     c82:	83 30       	cpi	r24, 0x03	; 3
     c84:	91 05       	cpc	r25, r1
     c86:	89 f1       	breq	.+98     	; 0xcea <DIO_lower_nibble_value+0xb4>
     c88:	3f c0       	rjmp	.+126    	; 0xd08 <DIO_lower_nibble_value+0xd2>
	{
		case PA:
		PORTA&=0xf0;
     c8a:	ab e3       	ldi	r26, 0x3B	; 59
     c8c:	b0 e0       	ldi	r27, 0x00	; 0
     c8e:	eb e3       	ldi	r30, 0x3B	; 59
     c90:	f0 e0       	ldi	r31, 0x00	; 0
     c92:	80 81       	ld	r24, Z
     c94:	80 7f       	andi	r24, 0xF0	; 240
     c96:	8c 93       	st	X, r24
		PORTA|=value;
     c98:	ab e3       	ldi	r26, 0x3B	; 59
     c9a:	b0 e0       	ldi	r27, 0x00	; 0
     c9c:	eb e3       	ldi	r30, 0x3B	; 59
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	90 81       	ld	r25, Z
     ca2:	8a 81       	ldd	r24, Y+2	; 0x02
     ca4:	89 2b       	or	r24, r25
     ca6:	8c 93       	st	X, r24
     ca8:	2f c0       	rjmp	.+94     	; 0xd08 <DIO_lower_nibble_value+0xd2>
		//lower_nibble_value(PORTA,value);
		break;
		case PB:
		PORTB&=0xf0;
     caa:	a8 e3       	ldi	r26, 0x38	; 56
     cac:	b0 e0       	ldi	r27, 0x00	; 0
     cae:	e8 e3       	ldi	r30, 0x38	; 56
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	80 7f       	andi	r24, 0xF0	; 240
     cb6:	8c 93       	st	X, r24
		PORTB|=value;
     cb8:	a8 e3       	ldi	r26, 0x38	; 56
     cba:	b0 e0       	ldi	r27, 0x00	; 0
     cbc:	e8 e3       	ldi	r30, 0x38	; 56
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	90 81       	ld	r25, Z
     cc2:	8a 81       	ldd	r24, Y+2	; 0x02
     cc4:	89 2b       	or	r24, r25
     cc6:	8c 93       	st	X, r24
     cc8:	1f c0       	rjmp	.+62     	; 0xd08 <DIO_lower_nibble_value+0xd2>
		//lower_nibble_value(PORTB,value);
		break;
		case PC:
		PORTC&=0xf0;
     cca:	a5 e3       	ldi	r26, 0x35	; 53
     ccc:	b0 e0       	ldi	r27, 0x00	; 0
     cce:	e5 e3       	ldi	r30, 0x35	; 53
     cd0:	f0 e0       	ldi	r31, 0x00	; 0
     cd2:	80 81       	ld	r24, Z
     cd4:	80 7f       	andi	r24, 0xF0	; 240
     cd6:	8c 93       	st	X, r24
		PORTC|=value;
     cd8:	a5 e3       	ldi	r26, 0x35	; 53
     cda:	b0 e0       	ldi	r27, 0x00	; 0
     cdc:	e5 e3       	ldi	r30, 0x35	; 53
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	90 81       	ld	r25, Z
     ce2:	8a 81       	ldd	r24, Y+2	; 0x02
     ce4:	89 2b       	or	r24, r25
     ce6:	8c 93       	st	X, r24
     ce8:	0f c0       	rjmp	.+30     	; 0xd08 <DIO_lower_nibble_value+0xd2>
		//lower_nibble_value(PORTC,value);
		break;
		case PD:
		PORTD&=0xf0;
     cea:	a2 e3       	ldi	r26, 0x32	; 50
     cec:	b0 e0       	ldi	r27, 0x00	; 0
     cee:	e2 e3       	ldi	r30, 0x32	; 50
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	80 81       	ld	r24, Z
     cf4:	80 7f       	andi	r24, 0xF0	; 240
     cf6:	8c 93       	st	X, r24
		PORTD|=value;
     cf8:	a2 e3       	ldi	r26, 0x32	; 50
     cfa:	b0 e0       	ldi	r27, 0x00	; 0
     cfc:	e2 e3       	ldi	r30, 0x32	; 50
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	90 81       	ld	r25, Z
     d02:	8a 81       	ldd	r24, Y+2	; 0x02
     d04:	89 2b       	or	r24, r25
     d06:	8c 93       	st	X, r24
		//lower_nibble_value(PORTD,value);
		break;
		
	}
}
     d08:	0f 90       	pop	r0
     d0a:	0f 90       	pop	r0
     d0c:	0f 90       	pop	r0
     d0e:	0f 90       	pop	r0
     d10:	cf 91       	pop	r28
     d12:	df 91       	pop	r29
     d14:	08 95       	ret

00000d16 <LED_On>:
}TLS_t;

static void LED_On(const LED_t LED_ID);
static void LED_Off(const LED_t LED_ID);

static void LED_On(const LED_t LED_ID){
     d16:	df 93       	push	r29
     d18:	cf 93       	push	r28
     d1a:	00 d0       	rcall	.+0      	; 0xd1c <LED_On+0x6>
     d1c:	0f 92       	push	r0
     d1e:	cd b7       	in	r28, 0x3d	; 61
     d20:	de b7       	in	r29, 0x3e	; 62
     d22:	89 83       	std	Y+1, r24	; 0x01
	switch(LED_ID){
     d24:	89 81       	ldd	r24, Y+1	; 0x01
     d26:	28 2f       	mov	r18, r24
     d28:	30 e0       	ldi	r19, 0x00	; 0
     d2a:	3b 83       	std	Y+3, r19	; 0x03
     d2c:	2a 83       	std	Y+2, r18	; 0x02
     d2e:	8a 81       	ldd	r24, Y+2	; 0x02
     d30:	9b 81       	ldd	r25, Y+3	; 0x03
     d32:	81 30       	cpi	r24, 0x01	; 1
     d34:	91 05       	cpc	r25, r1
     d36:	71 f0       	breq	.+28     	; 0xd54 <LED_On+0x3e>
     d38:	2a 81       	ldd	r18, Y+2	; 0x02
     d3a:	3b 81       	ldd	r19, Y+3	; 0x03
     d3c:	22 30       	cpi	r18, 0x02	; 2
     d3e:	31 05       	cpc	r19, r1
     d40:	71 f0       	breq	.+28     	; 0xd5e <LED_On+0x48>
     d42:	8a 81       	ldd	r24, Y+2	; 0x02
     d44:	9b 81       	ldd	r25, Y+3	; 0x03
     d46:	00 97       	sbiw	r24, 0x00	; 0
     d48:	71 f4       	brne	.+28     	; 0xd66 <LED_On+0x50>
		case LED_RED:
		DIO_WritePin(LED_RED_PIN_ID, LED_STATE_ON);
     d4a:	88 e0       	ldi	r24, 0x08	; 8
     d4c:	61 e0       	ldi	r22, 0x01	; 1
     d4e:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
     d52:	09 c0       	rjmp	.+18     	; 0xd66 <LED_On+0x50>
		break;
		case LED_YELLOW:
		DIO_WritePin(LED_YELLOW_PIN_ID, LED_STATE_ON);
     d54:	89 e0       	ldi	r24, 0x09	; 9
     d56:	61 e0       	ldi	r22, 0x01	; 1
     d58:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
     d5c:	04 c0       	rjmp	.+8      	; 0xd66 <LED_On+0x50>
		break;
		case LED_GREEN:
		DIO_WritePin(LED_GREEN_PIN_ID, LED_STATE_ON);
     d5e:	8a e0       	ldi	r24, 0x0A	; 10
     d60:	61 e0       	ldi	r22, 0x01	; 1
     d62:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
		break;
		default:
		/* Error: Undefined LED */
		break;
	}
}
     d66:	0f 90       	pop	r0
     d68:	0f 90       	pop	r0
     d6a:	0f 90       	pop	r0
     d6c:	cf 91       	pop	r28
     d6e:	df 91       	pop	r29
     d70:	08 95       	ret

00000d72 <LED_Off>:

static void LED_Off(const LED_t LED_ID){
     d72:	df 93       	push	r29
     d74:	cf 93       	push	r28
     d76:	00 d0       	rcall	.+0      	; 0xd78 <LED_Off+0x6>
     d78:	0f 92       	push	r0
     d7a:	cd b7       	in	r28, 0x3d	; 61
     d7c:	de b7       	in	r29, 0x3e	; 62
     d7e:	89 83       	std	Y+1, r24	; 0x01
	switch(LED_ID){
     d80:	89 81       	ldd	r24, Y+1	; 0x01
     d82:	28 2f       	mov	r18, r24
     d84:	30 e0       	ldi	r19, 0x00	; 0
     d86:	3b 83       	std	Y+3, r19	; 0x03
     d88:	2a 83       	std	Y+2, r18	; 0x02
     d8a:	8a 81       	ldd	r24, Y+2	; 0x02
     d8c:	9b 81       	ldd	r25, Y+3	; 0x03
     d8e:	81 30       	cpi	r24, 0x01	; 1
     d90:	91 05       	cpc	r25, r1
     d92:	71 f0       	breq	.+28     	; 0xdb0 <LED_Off+0x3e>
     d94:	2a 81       	ldd	r18, Y+2	; 0x02
     d96:	3b 81       	ldd	r19, Y+3	; 0x03
     d98:	22 30       	cpi	r18, 0x02	; 2
     d9a:	31 05       	cpc	r19, r1
     d9c:	71 f0       	breq	.+28     	; 0xdba <LED_Off+0x48>
     d9e:	8a 81       	ldd	r24, Y+2	; 0x02
     da0:	9b 81       	ldd	r25, Y+3	; 0x03
     da2:	00 97       	sbiw	r24, 0x00	; 0
     da4:	71 f4       	brne	.+28     	; 0xdc2 <LED_Off+0x50>
		case LED_RED:
		DIO_WritePin(LED_RED_PIN_ID, LED_STATE_OFF);
     da6:	88 e0       	ldi	r24, 0x08	; 8
     da8:	60 e0       	ldi	r22, 0x00	; 0
     daa:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
     dae:	09 c0       	rjmp	.+18     	; 0xdc2 <LED_Off+0x50>
		break;
		case LED_YELLOW:
		DIO_WritePin(LED_YELLOW_PIN_ID, LED_STATE_OFF);
     db0:	89 e0       	ldi	r24, 0x09	; 9
     db2:	60 e0       	ldi	r22, 0x00	; 0
     db4:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
     db8:	04 c0       	rjmp	.+8      	; 0xdc2 <LED_Off+0x50>
		break;
		case LED_GREEN:
		DIO_WritePin(LED_GREEN_PIN_ID, LED_STATE_OFF);
     dba:	8a e0       	ldi	r24, 0x0A	; 10
     dbc:	60 e0       	ldi	r22, 0x00	; 0
     dbe:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
		break;
		default:
		/* Error: Undefined LED */
		break;
	}
}
     dc2:	0f 90       	pop	r0
     dc4:	0f 90       	pop	r0
     dc6:	0f 90       	pop	r0
     dc8:	cf 91       	pop	r28
     dca:	df 91       	pop	r29
     dcc:	08 95       	ret

00000dce <LED_Update>:

void LED_Update(void){
     dce:	df 93       	push	r29
     dd0:	cf 93       	push	r28
     dd2:	00 d0       	rcall	.+0      	; 0xdd4 <LED_Update+0x6>
     dd4:	cd b7       	in	r28, 0x3d	; 61
     dd6:	de b7       	in	r29, 0x3e	; 62
	static TLS_t TLS_Mode = TLS_RED;
	switch(TLS_Mode){
     dd8:	80 91 80 00 	lds	r24, 0x0080
     ddc:	28 2f       	mov	r18, r24
     dde:	30 e0       	ldi	r19, 0x00	; 0
     de0:	3a 83       	std	Y+2, r19	; 0x02
     de2:	29 83       	std	Y+1, r18	; 0x01
     de4:	89 81       	ldd	r24, Y+1	; 0x01
     de6:	9a 81       	ldd	r25, Y+2	; 0x02
     de8:	81 30       	cpi	r24, 0x01	; 1
     dea:	91 05       	cpc	r25, r1
     dec:	b1 f0       	breq	.+44     	; 0xe1a <LED_Update+0x4c>
     dee:	29 81       	ldd	r18, Y+1	; 0x01
     df0:	3a 81       	ldd	r19, Y+2	; 0x02
     df2:	22 30       	cpi	r18, 0x02	; 2
     df4:	31 05       	cpc	r19, r1
     df6:	f1 f0       	breq	.+60     	; 0xe34 <LED_Update+0x66>
     df8:	89 81       	ldd	r24, Y+1	; 0x01
     dfa:	9a 81       	ldd	r25, Y+2	; 0x02
     dfc:	00 97       	sbiw	r24, 0x00	; 0
     dfe:	29 f5       	brne	.+74     	; 0xe4a <LED_Update+0x7c>
		case TLS_RED:
		LED_On(LED_RED);
     e00:	80 e0       	ldi	r24, 0x00	; 0
     e02:	0e 94 8b 06 	call	0xd16	; 0xd16 <LED_On>
		LED_Off(LED_YELLOW);
     e06:	81 e0       	ldi	r24, 0x01	; 1
     e08:	0e 94 b9 06 	call	0xd72	; 0xd72 <LED_Off>
		LED_Off(LED_GREEN);
     e0c:	82 e0       	ldi	r24, 0x02	; 2
     e0e:	0e 94 b9 06 	call	0xd72	; 0xd72 <LED_Off>
		TLS_Mode = TLS_YELLOW;
     e12:	81 e0       	ldi	r24, 0x01	; 1
     e14:	80 93 80 00 	sts	0x0080, r24
     e18:	18 c0       	rjmp	.+48     	; 0xe4a <LED_Update+0x7c>
		break;
		case TLS_YELLOW:
		LED_Off(LED_RED);
     e1a:	80 e0       	ldi	r24, 0x00	; 0
     e1c:	0e 94 b9 06 	call	0xd72	; 0xd72 <LED_Off>
		LED_On(LED_YELLOW);
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	0e 94 8b 06 	call	0xd16	; 0xd16 <LED_On>
		LED_Off(LED_GREEN);
     e26:	82 e0       	ldi	r24, 0x02	; 2
     e28:	0e 94 b9 06 	call	0xd72	; 0xd72 <LED_Off>
		TLS_Mode = TLS_GREEN;
     e2c:	82 e0       	ldi	r24, 0x02	; 2
     e2e:	80 93 80 00 	sts	0x0080, r24
     e32:	0b c0       	rjmp	.+22     	; 0xe4a <LED_Update+0x7c>
		break;
		case TLS_GREEN:
		LED_Off(LED_RED);
     e34:	80 e0       	ldi	r24, 0x00	; 0
     e36:	0e 94 b9 06 	call	0xd72	; 0xd72 <LED_Off>
		LED_Off(LED_YELLOW);
     e3a:	81 e0       	ldi	r24, 0x01	; 1
     e3c:	0e 94 b9 06 	call	0xd72	; 0xd72 <LED_Off>
		LED_On(LED_GREEN);
     e40:	82 e0       	ldi	r24, 0x02	; 2
     e42:	0e 94 8b 06 	call	0xd16	; 0xd16 <LED_On>
		TLS_Mode = TLS_RED;
     e46:	10 92 80 00 	sts	0x0080, r1
		break;
		default:
		/* Error: Undefined TLS_Mode */
		break;
	}
}
     e4a:	0f 90       	pop	r0
     e4c:	0f 90       	pop	r0
     e4e:	cf 91       	pop	r28
     e50:	df 91       	pop	r29
     e52:	08 95       	ret

00000e54 <SSD_On>:
static void SSD_Refesh(void);
void SSD_Set_Symbol(const u8 SYMBOL);

static u8 SSD_Symbol = 0;

static void SSD_On(const SSD_t SSD_ID){
     e54:	df 93       	push	r29
     e56:	cf 93       	push	r28
     e58:	00 d0       	rcall	.+0      	; 0xe5a <SSD_On+0x6>
     e5a:	0f 92       	push	r0
     e5c:	cd b7       	in	r28, 0x3d	; 61
     e5e:	de b7       	in	r29, 0x3e	; 62
     e60:	89 83       	std	Y+1, r24	; 0x01
	switch(SSD_ID){
     e62:	89 81       	ldd	r24, Y+1	; 0x01
     e64:	28 2f       	mov	r18, r24
     e66:	30 e0       	ldi	r19, 0x00	; 0
     e68:	3b 83       	std	Y+3, r19	; 0x03
     e6a:	2a 83       	std	Y+2, r18	; 0x02
     e6c:	8a 81       	ldd	r24, Y+2	; 0x02
     e6e:	9b 81       	ldd	r25, Y+3	; 0x03
     e70:	00 97       	sbiw	r24, 0x00	; 0
     e72:	31 f0       	breq	.+12     	; 0xe80 <SSD_On+0x2c>
     e74:	2a 81       	ldd	r18, Y+2	; 0x02
     e76:	3b 81       	ldd	r19, Y+3	; 0x03
     e78:	21 30       	cpi	r18, 0x01	; 1
     e7a:	31 05       	cpc	r19, r1
     e7c:	31 f0       	breq	.+12     	; 0xe8a <SSD_On+0x36>
     e7e:	09 c0       	rjmp	.+18     	; 0xe92 <SSD_On+0x3e>
		case SSD_TENS:
		DIO_WritePin(SSD_TENS_PIN_ID, SSD_STATE_ON);
     e80:	84 e0       	ldi	r24, 0x04	; 4
     e82:	60 e0       	ldi	r22, 0x00	; 0
     e84:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
     e88:	04 c0       	rjmp	.+8      	; 0xe92 <SSD_On+0x3e>
		break;
		case SSD_UNITS:
		DIO_WritePin(SSD_UNITS_PIN_ID, SSD_STATE_ON);
     e8a:	85 e0       	ldi	r24, 0x05	; 5
     e8c:	60 e0       	ldi	r22, 0x00	; 0
     e8e:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
		break;
		default:
		/* Error: Undefined SSD */
		break;
	}
}
     e92:	0f 90       	pop	r0
     e94:	0f 90       	pop	r0
     e96:	0f 90       	pop	r0
     e98:	cf 91       	pop	r28
     e9a:	df 91       	pop	r29
     e9c:	08 95       	ret

00000e9e <SSD_Off>:

static void SSD_Off(const SSD_t SSD_ID){
     e9e:	df 93       	push	r29
     ea0:	cf 93       	push	r28
     ea2:	00 d0       	rcall	.+0      	; 0xea4 <SSD_Off+0x6>
     ea4:	0f 92       	push	r0
     ea6:	cd b7       	in	r28, 0x3d	; 61
     ea8:	de b7       	in	r29, 0x3e	; 62
     eaa:	89 83       	std	Y+1, r24	; 0x01
	switch(SSD_ID){
     eac:	89 81       	ldd	r24, Y+1	; 0x01
     eae:	28 2f       	mov	r18, r24
     eb0:	30 e0       	ldi	r19, 0x00	; 0
     eb2:	3b 83       	std	Y+3, r19	; 0x03
     eb4:	2a 83       	std	Y+2, r18	; 0x02
     eb6:	8a 81       	ldd	r24, Y+2	; 0x02
     eb8:	9b 81       	ldd	r25, Y+3	; 0x03
     eba:	00 97       	sbiw	r24, 0x00	; 0
     ebc:	31 f0       	breq	.+12     	; 0xeca <SSD_Off+0x2c>
     ebe:	2a 81       	ldd	r18, Y+2	; 0x02
     ec0:	3b 81       	ldd	r19, Y+3	; 0x03
     ec2:	21 30       	cpi	r18, 0x01	; 1
     ec4:	31 05       	cpc	r19, r1
     ec6:	31 f0       	breq	.+12     	; 0xed4 <SSD_Off+0x36>
     ec8:	09 c0       	rjmp	.+18     	; 0xedc <SSD_Off+0x3e>
		case SSD_TENS:
		DIO_WritePin(SSD_TENS_PIN_ID, SSD_STATE_OFF);
     eca:	84 e0       	ldi	r24, 0x04	; 4
     ecc:	61 e0       	ldi	r22, 0x01	; 1
     ece:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
     ed2:	04 c0       	rjmp	.+8      	; 0xedc <SSD_Off+0x3e>
		break;
		case SSD_UNITS:
		DIO_WritePin(SSD_UNITS_PIN_ID, SSD_STATE_OFF);
     ed4:	85 e0       	ldi	r24, 0x05	; 5
     ed6:	61 e0       	ldi	r22, 0x01	; 1
     ed8:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
		break;
		default:
		/* Error: Undefined SSD */
		break;
	}
}
     edc:	0f 90       	pop	r0
     ede:	0f 90       	pop	r0
     ee0:	0f 90       	pop	r0
     ee2:	cf 91       	pop	r28
     ee4:	df 91       	pop	r29
     ee6:	08 95       	ret

00000ee8 <SSD_Update_Symbol>:

static void SSD_Update_Symbol(const u8 SYMBOL){
     ee8:	df 93       	push	r29
     eea:	cf 93       	push	r28
     eec:	0f 92       	push	r0
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
     ef2:	89 83       	std	Y+1, r24	; 0x01
	DIO_WritePin(SSD_A_PIN_ID, READ_BIT(SYMBOL, 0));
     ef4:	89 81       	ldd	r24, Y+1	; 0x01
     ef6:	98 2f       	mov	r25, r24
     ef8:	91 70       	andi	r25, 0x01	; 1
     efa:	80 e0       	ldi	r24, 0x00	; 0
     efc:	69 2f       	mov	r22, r25
     efe:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
	DIO_WritePin(SSD_B_PIN_ID, READ_BIT(SYMBOL, 1));
     f02:	89 81       	ldd	r24, Y+1	; 0x01
     f04:	86 95       	lsr	r24
     f06:	98 2f       	mov	r25, r24
     f08:	91 70       	andi	r25, 0x01	; 1
     f0a:	81 e0       	ldi	r24, 0x01	; 1
     f0c:	69 2f       	mov	r22, r25
     f0e:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
	DIO_WritePin(SSD_C_PIN_ID, READ_BIT(SYMBOL, 2));
     f12:	89 81       	ldd	r24, Y+1	; 0x01
     f14:	86 95       	lsr	r24
     f16:	86 95       	lsr	r24
     f18:	98 2f       	mov	r25, r24
     f1a:	91 70       	andi	r25, 0x01	; 1
     f1c:	82 e0       	ldi	r24, 0x02	; 2
     f1e:	69 2f       	mov	r22, r25
     f20:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
	DIO_WritePin(SSD_D_PIN_ID, READ_BIT(SYMBOL, 3));
     f24:	89 81       	ldd	r24, Y+1	; 0x01
     f26:	86 95       	lsr	r24
     f28:	86 95       	lsr	r24
     f2a:	86 95       	lsr	r24
     f2c:	98 2f       	mov	r25, r24
     f2e:	91 70       	andi	r25, 0x01	; 1
     f30:	83 e0       	ldi	r24, 0x03	; 3
     f32:	69 2f       	mov	r22, r25
     f34:	0e 94 d5 02 	call	0x5aa	; 0x5aa <DIO_WritePin>
}
     f38:	0f 90       	pop	r0
     f3a:	cf 91       	pop	r28
     f3c:	df 91       	pop	r29
     f3e:	08 95       	ret

00000f40 <SSD_Refesh>:

static void SSD_Refesh(void){
     f40:	df 93       	push	r29
     f42:	cf 93       	push	r28
     f44:	00 d0       	rcall	.+0      	; 0xf46 <SSD_Refesh+0x6>
     f46:	cd b7       	in	r28, 0x3d	; 61
     f48:	de b7       	in	r29, 0x3e	; 62
	static SSD_t SSD_Id = SSD_TENS;
	SSD_Off(SSD_TENS);
     f4a:	80 e0       	ldi	r24, 0x00	; 0
     f4c:	0e 94 4f 07 	call	0xe9e	; 0xe9e <SSD_Off>
	SSD_Off(SSD_UNITS);
     f50:	81 e0       	ldi	r24, 0x01	; 1
     f52:	0e 94 4f 07 	call	0xe9e	; 0xe9e <SSD_Off>
	switch(SSD_Id){
     f56:	80 91 82 00 	lds	r24, 0x0082
     f5a:	28 2f       	mov	r18, r24
     f5c:	30 e0       	ldi	r19, 0x00	; 0
     f5e:	3a 83       	std	Y+2, r19	; 0x02
     f60:	29 83       	std	Y+1, r18	; 0x01
     f62:	89 81       	ldd	r24, Y+1	; 0x01
     f64:	9a 81       	ldd	r25, Y+2	; 0x02
     f66:	00 97       	sbiw	r24, 0x00	; 0
     f68:	31 f0       	breq	.+12     	; 0xf76 <SSD_Refesh+0x36>
     f6a:	29 81       	ldd	r18, Y+1	; 0x01
     f6c:	3a 81       	ldd	r19, Y+2	; 0x02
     f6e:	21 30       	cpi	r18, 0x01	; 1
     f70:	31 05       	cpc	r19, r1
     f72:	81 f0       	breq	.+32     	; 0xf94 <SSD_Refesh+0x54>
     f74:	1d c0       	rjmp	.+58     	; 0xfb0 <SSD_Refesh+0x70>
		case SSD_TENS:
		SSD_Update_Symbol(SSD_Symbol / 10);
     f76:	80 91 81 00 	lds	r24, 0x0081
     f7a:	9a e0       	ldi	r25, 0x0A	; 10
     f7c:	69 2f       	mov	r22, r25
     f7e:	0e 94 52 11 	call	0x22a4	; 0x22a4 <__udivmodqi4>
     f82:	0e 94 74 07 	call	0xee8	; 0xee8 <SSD_Update_Symbol>
		SSD_On(SSD_TENS);
     f86:	80 e0       	ldi	r24, 0x00	; 0
     f88:	0e 94 2a 07 	call	0xe54	; 0xe54 <SSD_On>
		SSD_Id = SSD_UNITS;
     f8c:	81 e0       	ldi	r24, 0x01	; 1
     f8e:	80 93 82 00 	sts	0x0082, r24
     f92:	0e c0       	rjmp	.+28     	; 0xfb0 <SSD_Refesh+0x70>
		break;
		case SSD_UNITS:
		SSD_Update_Symbol(SSD_Symbol % 10);
     f94:	80 91 81 00 	lds	r24, 0x0081
     f98:	9a e0       	ldi	r25, 0x0A	; 10
     f9a:	69 2f       	mov	r22, r25
     f9c:	0e 94 52 11 	call	0x22a4	; 0x22a4 <__udivmodqi4>
     fa0:	89 2f       	mov	r24, r25
     fa2:	0e 94 74 07 	call	0xee8	; 0xee8 <SSD_Update_Symbol>
		SSD_On(SSD_UNITS);
     fa6:	81 e0       	ldi	r24, 0x01	; 1
     fa8:	0e 94 2a 07 	call	0xe54	; 0xe54 <SSD_On>
		SSD_Id = SSD_TENS;
     fac:	10 92 82 00 	sts	0x0082, r1
		break;
		default:
		/* Error: Undefined SSD */
		break;
	}
}
     fb0:	0f 90       	pop	r0
     fb2:	0f 90       	pop	r0
     fb4:	cf 91       	pop	r28
     fb6:	df 91       	pop	r29
     fb8:	08 95       	ret

00000fba <SSD_Update>:

void SSD_Update(void){
     fba:	df 93       	push	r29
     fbc:	cf 93       	push	r28
     fbe:	cd b7       	in	r28, 0x3d	; 61
     fc0:	de b7       	in	r29, 0x3e	; 62
	SSD_Refesh();
     fc2:	0e 94 a0 07 	call	0xf40	; 0xf40 <SSD_Refesh>
}
     fc6:	cf 91       	pop	r28
     fc8:	df 91       	pop	r29
     fca:	08 95       	ret

00000fcc <SSD_Set_Symbol>:

void SSD_Set_Symbol(const u8 SYMBOL){
     fcc:	df 93       	push	r29
     fce:	cf 93       	push	r28
     fd0:	0f 92       	push	r0
     fd2:	cd b7       	in	r28, 0x3d	; 61
     fd4:	de b7       	in	r29, 0x3e	; 62
     fd6:	89 83       	std	Y+1, r24	; 0x01
	SSD_Symbol = SYMBOL;
     fd8:	89 81       	ldd	r24, Y+1	; 0x01
     fda:	80 93 81 00 	sts	0x0081, r24
}
     fde:	0f 90       	pop	r0
     fe0:	cf 91       	pop	r28
     fe2:	df 91       	pop	r29
     fe4:	08 95       	ret

00000fe6 <Scheduler>:

#define OK		0
#define NOK		1

static void Scheduler (void)
{
     fe6:	df 93       	push	r29
     fe8:	cf 93       	push	r28
     fea:	0f 92       	push	r0
     fec:	cd b7       	in	r28, 0x3d	; 61
     fee:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8TaskCounter;

	for(Local_u8TaskCounter=0;Local_u8TaskCounter<NUMBER_OF_TASKS;Local_u8TaskCounter++)
     ff0:	19 82       	std	Y+1, r1	; 0x01
     ff2:	98 c0       	rjmp	.+304    	; 0x1124 <Scheduler+0x13e>
	{

		if (SystemTasks[Local_u8TaskCounter].State == TASK_READY)
     ff4:	89 81       	ldd	r24, Y+1	; 0x01
     ff6:	28 2f       	mov	r18, r24
     ff8:	30 e0       	ldi	r19, 0x00	; 0
     ffa:	c9 01       	movw	r24, r18
     ffc:	88 0f       	add	r24, r24
     ffe:	99 1f       	adc	r25, r25
    1000:	88 0f       	add	r24, r24
    1002:	99 1f       	adc	r25, r25
    1004:	88 0f       	add	r24, r24
    1006:	99 1f       	adc	r25, r25
    1008:	82 1b       	sub	r24, r18
    100a:	93 0b       	sbc	r25, r19
    100c:	fc 01       	movw	r30, r24
    100e:	e7 57       	subi	r30, 0x77	; 119
    1010:	ff 4f       	sbci	r31, 0xFF	; 255
    1012:	80 81       	ld	r24, Z
    1014:	81 30       	cpi	r24, 0x01	; 1
    1016:	09 f0       	breq	.+2      	; 0x101a <Scheduler+0x34>
    1018:	82 c0       	rjmp	.+260    	; 0x111e <Scheduler+0x138>
		{
			if(SystemTasks[Local_u8TaskCounter].FirstDelay == 0)
    101a:	89 81       	ldd	r24, Y+1	; 0x01
    101c:	28 2f       	mov	r18, r24
    101e:	30 e0       	ldi	r19, 0x00	; 0
    1020:	c9 01       	movw	r24, r18
    1022:	88 0f       	add	r24, r24
    1024:	99 1f       	adc	r25, r25
    1026:	88 0f       	add	r24, r24
    1028:	99 1f       	adc	r25, r25
    102a:	88 0f       	add	r24, r24
    102c:	99 1f       	adc	r25, r25
    102e:	82 1b       	sub	r24, r18
    1030:	93 0b       	sbc	r25, r19
    1032:	fc 01       	movw	r30, r24
    1034:	eb 57       	subi	r30, 0x7B	; 123
    1036:	ff 4f       	sbci	r31, 0xFF	; 255
    1038:	80 81       	ld	r24, Z
    103a:	91 81       	ldd	r25, Z+1	; 0x01
    103c:	00 97       	sbiw	r24, 0x00	; 0
    103e:	09 f0       	breq	.+2      	; 0x1042 <Scheduler+0x5c>
    1040:	4c c0       	rjmp	.+152    	; 0x10da <Scheduler+0xf4>
			{
				/*Invoke the task function if it is not NULL*/
				if(SystemTasks[Local_u8TaskCounter].TaskHandler != NULL)
    1042:	89 81       	ldd	r24, Y+1	; 0x01
    1044:	28 2f       	mov	r18, r24
    1046:	30 e0       	ldi	r19, 0x00	; 0
    1048:	c9 01       	movw	r24, r18
    104a:	88 0f       	add	r24, r24
    104c:	99 1f       	adc	r25, r25
    104e:	88 0f       	add	r24, r24
    1050:	99 1f       	adc	r25, r25
    1052:	88 0f       	add	r24, r24
    1054:	99 1f       	adc	r25, r25
    1056:	82 1b       	sub	r24, r18
    1058:	93 0b       	sbc	r25, r19
    105a:	fc 01       	movw	r30, r24
    105c:	e9 57       	subi	r30, 0x79	; 121
    105e:	ff 4f       	sbci	r31, 0xFF	; 255
    1060:	80 81       	ld	r24, Z
    1062:	91 81       	ldd	r25, Z+1	; 0x01
    1064:	00 97       	sbiw	r24, 0x00	; 0
    1066:	99 f0       	breq	.+38     	; 0x108e <Scheduler+0xa8>
				{
					SystemTasks[Local_u8TaskCounter].TaskHandler();
    1068:	89 81       	ldd	r24, Y+1	; 0x01
    106a:	28 2f       	mov	r18, r24
    106c:	30 e0       	ldi	r19, 0x00	; 0
    106e:	c9 01       	movw	r24, r18
    1070:	88 0f       	add	r24, r24
    1072:	99 1f       	adc	r25, r25
    1074:	88 0f       	add	r24, r24
    1076:	99 1f       	adc	r25, r25
    1078:	88 0f       	add	r24, r24
    107a:	99 1f       	adc	r25, r25
    107c:	82 1b       	sub	r24, r18
    107e:	93 0b       	sbc	r25, r19
    1080:	fc 01       	movw	r30, r24
    1082:	e9 57       	subi	r30, 0x79	; 121
    1084:	ff 4f       	sbci	r31, 0xFF	; 255
    1086:	01 90       	ld	r0, Z+
    1088:	f0 81       	ld	r31, Z
    108a:	e0 2d       	mov	r30, r0
    108c:	09 95       	icall
				}

				SystemTasks[Local_u8TaskCounter].FirstDelay = SystemTasks[Local_u8TaskCounter].priodicity-1;
    108e:	89 81       	ldd	r24, Y+1	; 0x01
    1090:	48 2f       	mov	r20, r24
    1092:	50 e0       	ldi	r21, 0x00	; 0
    1094:	89 81       	ldd	r24, Y+1	; 0x01
    1096:	28 2f       	mov	r18, r24
    1098:	30 e0       	ldi	r19, 0x00	; 0
    109a:	c9 01       	movw	r24, r18
    109c:	88 0f       	add	r24, r24
    109e:	99 1f       	adc	r25, r25
    10a0:	88 0f       	add	r24, r24
    10a2:	99 1f       	adc	r25, r25
    10a4:	88 0f       	add	r24, r24
    10a6:	99 1f       	adc	r25, r25
    10a8:	82 1b       	sub	r24, r18
    10aa:	93 0b       	sbc	r25, r19
    10ac:	fc 01       	movw	r30, r24
    10ae:	ed 57       	subi	r30, 0x7D	; 125
    10b0:	ff 4f       	sbci	r31, 0xFF	; 255
    10b2:	80 81       	ld	r24, Z
    10b4:	91 81       	ldd	r25, Z+1	; 0x01
    10b6:	9c 01       	movw	r18, r24
    10b8:	21 50       	subi	r18, 0x01	; 1
    10ba:	30 40       	sbci	r19, 0x00	; 0
    10bc:	ca 01       	movw	r24, r20
    10be:	88 0f       	add	r24, r24
    10c0:	99 1f       	adc	r25, r25
    10c2:	88 0f       	add	r24, r24
    10c4:	99 1f       	adc	r25, r25
    10c6:	88 0f       	add	r24, r24
    10c8:	99 1f       	adc	r25, r25
    10ca:	84 1b       	sub	r24, r20
    10cc:	95 0b       	sbc	r25, r21
    10ce:	fc 01       	movw	r30, r24
    10d0:	eb 57       	subi	r30, 0x7B	; 123
    10d2:	ff 4f       	sbci	r31, 0xFF	; 255
    10d4:	31 83       	std	Z+1, r19	; 0x01
    10d6:	20 83       	st	Z, r18
    10d8:	22 c0       	rjmp	.+68     	; 0x111e <Scheduler+0x138>

			}
			else
			{
				SystemTasks[Local_u8TaskCounter].FirstDelay--;
    10da:	89 81       	ldd	r24, Y+1	; 0x01
    10dc:	28 2f       	mov	r18, r24
    10de:	30 e0       	ldi	r19, 0x00	; 0
    10e0:	c9 01       	movw	r24, r18
    10e2:	88 0f       	add	r24, r24
    10e4:	99 1f       	adc	r25, r25
    10e6:	88 0f       	add	r24, r24
    10e8:	99 1f       	adc	r25, r25
    10ea:	88 0f       	add	r24, r24
    10ec:	99 1f       	adc	r25, r25
    10ee:	82 1b       	sub	r24, r18
    10f0:	93 0b       	sbc	r25, r19
    10f2:	fc 01       	movw	r30, r24
    10f4:	eb 57       	subi	r30, 0x7B	; 123
    10f6:	ff 4f       	sbci	r31, 0xFF	; 255
    10f8:	80 81       	ld	r24, Z
    10fa:	91 81       	ldd	r25, Z+1	; 0x01
    10fc:	ac 01       	movw	r20, r24
    10fe:	41 50       	subi	r20, 0x01	; 1
    1100:	50 40       	sbci	r21, 0x00	; 0
    1102:	c9 01       	movw	r24, r18
    1104:	88 0f       	add	r24, r24
    1106:	99 1f       	adc	r25, r25
    1108:	88 0f       	add	r24, r24
    110a:	99 1f       	adc	r25, r25
    110c:	88 0f       	add	r24, r24
    110e:	99 1f       	adc	r25, r25
    1110:	82 1b       	sub	r24, r18
    1112:	93 0b       	sbc	r25, r19
    1114:	fc 01       	movw	r30, r24
    1116:	eb 57       	subi	r30, 0x7B	; 123
    1118:	ff 4f       	sbci	r31, 0xFF	; 255
    111a:	51 83       	std	Z+1, r21	; 0x01
    111c:	40 83       	st	Z, r20

static void Scheduler (void)
{
	u8 Local_u8TaskCounter;

	for(Local_u8TaskCounter=0;Local_u8TaskCounter<NUMBER_OF_TASKS;Local_u8TaskCounter++)
    111e:	89 81       	ldd	r24, Y+1	; 0x01
    1120:	8f 5f       	subi	r24, 0xFF	; 255
    1122:	89 83       	std	Y+1, r24	; 0x01
    1124:	89 81       	ldd	r24, Y+1	; 0x01
    1126:	83 30       	cpi	r24, 0x03	; 3
    1128:	08 f4       	brcc	.+2      	; 0x112c <Scheduler+0x146>
    112a:	64 cf       	rjmp	.-312    	; 0xff4 <Scheduler+0xe>
		{
			/* Task is suspended */
		}

	}
}
    112c:	0f 90       	pop	r0
    112e:	cf 91       	pop	r28
    1130:	df 91       	pop	r29
    1132:	08 95       	ret

00001134 <STTS_voidStart>:


void STTS_voidStart(void)
{
    1134:	df 93       	push	r29
    1136:	cf 93       	push	r28
    1138:	cd b7       	in	r28, 0x3d	; 61
    113a:	de b7       	in	r29, 0x3e	; 62
	/*Configure timer to generate interrupt every 1 ms*/
	Timer1_SetInterruptTime_ms(1,&Scheduler);
    113c:	23 ef       	ldi	r18, 0xF3	; 243
    113e:	37 e0       	ldi	r19, 0x07	; 7
    1140:	81 e0       	ldi	r24, 0x01	; 1
    1142:	90 e0       	ldi	r25, 0x00	; 0
    1144:	b9 01       	movw	r22, r18
    1146:	0e 94 89 10 	call	0x2112	; 0x2112 <Timer1_SetInterruptTime_ms>

	/*Enable global interrupts*/
	sei();
    114a:	78 94       	sei
}
    114c:	cf 91       	pop	r28
    114e:	df 91       	pop	r29
    1150:	08 95       	ret

00001152 <STTS_u8CreateTask>:

u8 STTS_u8CreateTask(u8 Copy_u8Priority,void (*Copy_pvTaskFunc)(void),u16 Copy_u16Periodicity,u16 Copy_u16FirstDelay)
{
    1152:	df 93       	push	r29
    1154:	cf 93       	push	r28
    1156:	cd b7       	in	r28, 0x3d	; 61
    1158:	de b7       	in	r29, 0x3e	; 62
    115a:	28 97       	sbiw	r28, 0x08	; 8
    115c:	0f b6       	in	r0, 0x3f	; 63
    115e:	f8 94       	cli
    1160:	de bf       	out	0x3e, r29	; 62
    1162:	0f be       	out	0x3f, r0	; 63
    1164:	cd bf       	out	0x3d, r28	; 61
    1166:	8a 83       	std	Y+2, r24	; 0x02
    1168:	7c 83       	std	Y+4, r23	; 0x04
    116a:	6b 83       	std	Y+3, r22	; 0x03
    116c:	5e 83       	std	Y+6, r21	; 0x06
    116e:	4d 83       	std	Y+5, r20	; 0x05
    1170:	38 87       	std	Y+8, r19	; 0x08
    1172:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8ErrorState= OK;
    1174:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pvTaskFunc != NULL)
    1176:	8b 81       	ldd	r24, Y+3	; 0x03
    1178:	9c 81       	ldd	r25, Y+4	; 0x04
    117a:	00 97       	sbiw	r24, 0x00	; 0
    117c:	09 f4       	brne	.+2      	; 0x1180 <STTS_u8CreateTask+0x2e>
    117e:	5f c0       	rjmp	.+190    	; 0x123e <STTS_u8CreateTask+0xec>
	{
		/*check if the given priority is available or not*/
		if(SystemTasks[Copy_u8Priority].TaskHandler == NULL)
    1180:	8a 81       	ldd	r24, Y+2	; 0x02
    1182:	28 2f       	mov	r18, r24
    1184:	30 e0       	ldi	r19, 0x00	; 0
    1186:	c9 01       	movw	r24, r18
    1188:	88 0f       	add	r24, r24
    118a:	99 1f       	adc	r25, r25
    118c:	88 0f       	add	r24, r24
    118e:	99 1f       	adc	r25, r25
    1190:	88 0f       	add	r24, r24
    1192:	99 1f       	adc	r25, r25
    1194:	82 1b       	sub	r24, r18
    1196:	93 0b       	sbc	r25, r19
    1198:	fc 01       	movw	r30, r24
    119a:	e9 57       	subi	r30, 0x79	; 121
    119c:	ff 4f       	sbci	r31, 0xFF	; 255
    119e:	80 81       	ld	r24, Z
    11a0:	91 81       	ldd	r25, Z+1	; 0x01
    11a2:	00 97       	sbiw	r24, 0x00	; 0
    11a4:	09 f0       	breq	.+2      	; 0x11a8 <STTS_u8CreateTask+0x56>
    11a6:	4d c0       	rjmp	.+154    	; 0x1242 <STTS_u8CreateTask+0xf0>
		{
			SystemTasks[Copy_u8Priority].priodicity= Copy_u16Periodicity;
    11a8:	8a 81       	ldd	r24, Y+2	; 0x02
    11aa:	28 2f       	mov	r18, r24
    11ac:	30 e0       	ldi	r19, 0x00	; 0
    11ae:	c9 01       	movw	r24, r18
    11b0:	88 0f       	add	r24, r24
    11b2:	99 1f       	adc	r25, r25
    11b4:	88 0f       	add	r24, r24
    11b6:	99 1f       	adc	r25, r25
    11b8:	88 0f       	add	r24, r24
    11ba:	99 1f       	adc	r25, r25
    11bc:	82 1b       	sub	r24, r18
    11be:	93 0b       	sbc	r25, r19
    11c0:	fc 01       	movw	r30, r24
    11c2:	ed 57       	subi	r30, 0x7D	; 125
    11c4:	ff 4f       	sbci	r31, 0xFF	; 255
    11c6:	8d 81       	ldd	r24, Y+5	; 0x05
    11c8:	9e 81       	ldd	r25, Y+6	; 0x06
    11ca:	91 83       	std	Z+1, r25	; 0x01
    11cc:	80 83       	st	Z, r24
			SystemTasks[Copy_u8Priority].TaskHandler= Copy_pvTaskFunc;
    11ce:	8a 81       	ldd	r24, Y+2	; 0x02
    11d0:	28 2f       	mov	r18, r24
    11d2:	30 e0       	ldi	r19, 0x00	; 0
    11d4:	c9 01       	movw	r24, r18
    11d6:	88 0f       	add	r24, r24
    11d8:	99 1f       	adc	r25, r25
    11da:	88 0f       	add	r24, r24
    11dc:	99 1f       	adc	r25, r25
    11de:	88 0f       	add	r24, r24
    11e0:	99 1f       	adc	r25, r25
    11e2:	82 1b       	sub	r24, r18
    11e4:	93 0b       	sbc	r25, r19
    11e6:	fc 01       	movw	r30, r24
    11e8:	e9 57       	subi	r30, 0x79	; 121
    11ea:	ff 4f       	sbci	r31, 0xFF	; 255
    11ec:	8b 81       	ldd	r24, Y+3	; 0x03
    11ee:	9c 81       	ldd	r25, Y+4	; 0x04
    11f0:	91 83       	std	Z+1, r25	; 0x01
    11f2:	80 83       	st	Z, r24
			SystemTasks[Copy_u8Priority].State= TASK_READY;
    11f4:	8a 81       	ldd	r24, Y+2	; 0x02
    11f6:	28 2f       	mov	r18, r24
    11f8:	30 e0       	ldi	r19, 0x00	; 0
    11fa:	c9 01       	movw	r24, r18
    11fc:	88 0f       	add	r24, r24
    11fe:	99 1f       	adc	r25, r25
    1200:	88 0f       	add	r24, r24
    1202:	99 1f       	adc	r25, r25
    1204:	88 0f       	add	r24, r24
    1206:	99 1f       	adc	r25, r25
    1208:	82 1b       	sub	r24, r18
    120a:	93 0b       	sbc	r25, r19
    120c:	fc 01       	movw	r30, r24
    120e:	e7 57       	subi	r30, 0x77	; 119
    1210:	ff 4f       	sbci	r31, 0xFF	; 255
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	80 83       	st	Z, r24
			SystemTasks[Copy_u8Priority].FirstDelay = Copy_u16FirstDelay;
    1216:	8a 81       	ldd	r24, Y+2	; 0x02
    1218:	28 2f       	mov	r18, r24
    121a:	30 e0       	ldi	r19, 0x00	; 0
    121c:	c9 01       	movw	r24, r18
    121e:	88 0f       	add	r24, r24
    1220:	99 1f       	adc	r25, r25
    1222:	88 0f       	add	r24, r24
    1224:	99 1f       	adc	r25, r25
    1226:	88 0f       	add	r24, r24
    1228:	99 1f       	adc	r25, r25
    122a:	82 1b       	sub	r24, r18
    122c:	93 0b       	sbc	r25, r19
    122e:	fc 01       	movw	r30, r24
    1230:	eb 57       	subi	r30, 0x7B	; 123
    1232:	ff 4f       	sbci	r31, 0xFF	; 255
    1234:	8f 81       	ldd	r24, Y+7	; 0x07
    1236:	98 85       	ldd	r25, Y+8	; 0x08
    1238:	91 83       	std	Z+1, r25	; 0x01
    123a:	80 83       	st	Z, r24
    123c:	02 c0       	rjmp	.+4      	; 0x1242 <STTS_u8CreateTask+0xf0>
			/*priority is not available*/
		}
	}
	else
	{
		Local_u8ErrorState= NOK;
    123e:	81 e0       	ldi	r24, 0x01	; 1
    1240:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    1242:	89 81       	ldd	r24, Y+1	; 0x01
}
    1244:	28 96       	adiw	r28, 0x08	; 8
    1246:	0f b6       	in	r0, 0x3f	; 63
    1248:	f8 94       	cli
    124a:	de bf       	out	0x3e, r29	; 62
    124c:	0f be       	out	0x3f, r0	; 63
    124e:	cd bf       	out	0x3d, r28	; 61
    1250:	cf 91       	pop	r28
    1252:	df 91       	pop	r29
    1254:	08 95       	ret

00001256 <STTS_voidSuspendTask>:

void STTS_voidSuspendTask(u8 Copy_u8Priority)
{
    1256:	df 93       	push	r29
    1258:	cf 93       	push	r28
    125a:	0f 92       	push	r0
    125c:	cd b7       	in	r28, 0x3d	; 61
    125e:	de b7       	in	r29, 0x3e	; 62
    1260:	89 83       	std	Y+1, r24	; 0x01
	SystemTasks[Copy_u8Priority].State=TASK_SUSPENDED;
    1262:	89 81       	ldd	r24, Y+1	; 0x01
    1264:	28 2f       	mov	r18, r24
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	c9 01       	movw	r24, r18
    126a:	88 0f       	add	r24, r24
    126c:	99 1f       	adc	r25, r25
    126e:	88 0f       	add	r24, r24
    1270:	99 1f       	adc	r25, r25
    1272:	88 0f       	add	r24, r24
    1274:	99 1f       	adc	r25, r25
    1276:	82 1b       	sub	r24, r18
    1278:	93 0b       	sbc	r25, r19
    127a:	fc 01       	movw	r30, r24
    127c:	e7 57       	subi	r30, 0x77	; 119
    127e:	ff 4f       	sbci	r31, 0xFF	; 255
    1280:	82 e0       	ldi	r24, 0x02	; 2
    1282:	80 83       	st	Z, r24
}
    1284:	0f 90       	pop	r0
    1286:	cf 91       	pop	r28
    1288:	df 91       	pop	r29
    128a:	08 95       	ret

0000128c <STTS_voidResumeTask>:

void STTS_voidResumeTask(u8 Copy_u8Priority)
{
    128c:	df 93       	push	r29
    128e:	cf 93       	push	r28
    1290:	0f 92       	push	r0
    1292:	cd b7       	in	r28, 0x3d	; 61
    1294:	de b7       	in	r29, 0x3e	; 62
    1296:	89 83       	std	Y+1, r24	; 0x01
	SystemTasks[Copy_u8Priority].State= TASK_READY;
    1298:	89 81       	ldd	r24, Y+1	; 0x01
    129a:	28 2f       	mov	r18, r24
    129c:	30 e0       	ldi	r19, 0x00	; 0
    129e:	c9 01       	movw	r24, r18
    12a0:	88 0f       	add	r24, r24
    12a2:	99 1f       	adc	r25, r25
    12a4:	88 0f       	add	r24, r24
    12a6:	99 1f       	adc	r25, r25
    12a8:	88 0f       	add	r24, r24
    12aa:	99 1f       	adc	r25, r25
    12ac:	82 1b       	sub	r24, r18
    12ae:	93 0b       	sbc	r25, r19
    12b0:	fc 01       	movw	r30, r24
    12b2:	e7 57       	subi	r30, 0x77	; 119
    12b4:	ff 4f       	sbci	r31, 0xFF	; 255
    12b6:	81 e0       	ldi	r24, 0x01	; 1
    12b8:	80 83       	st	Z, r24
}
    12ba:	0f 90       	pop	r0
    12bc:	cf 91       	pop	r28
    12be:	df 91       	pop	r29
    12c0:	08 95       	ret

000012c2 <STTS_voidDeleteTask>:

void STTS_voidDeleteTask(u8 Copy_u8Priority)
{
    12c2:	df 93       	push	r29
    12c4:	cf 93       	push	r28
    12c6:	0f 92       	push	r0
    12c8:	cd b7       	in	r28, 0x3d	; 61
    12ca:	de b7       	in	r29, 0x3e	; 62
    12cc:	89 83       	std	Y+1, r24	; 0x01
	SystemTasks[Copy_u8Priority].TaskHandler= NULL;
    12ce:	89 81       	ldd	r24, Y+1	; 0x01
    12d0:	28 2f       	mov	r18, r24
    12d2:	30 e0       	ldi	r19, 0x00	; 0
    12d4:	c9 01       	movw	r24, r18
    12d6:	88 0f       	add	r24, r24
    12d8:	99 1f       	adc	r25, r25
    12da:	88 0f       	add	r24, r24
    12dc:	99 1f       	adc	r25, r25
    12de:	88 0f       	add	r24, r24
    12e0:	99 1f       	adc	r25, r25
    12e2:	82 1b       	sub	r24, r18
    12e4:	93 0b       	sbc	r25, r19
    12e6:	fc 01       	movw	r30, r24
    12e8:	e9 57       	subi	r30, 0x79	; 121
    12ea:	ff 4f       	sbci	r31, 0xFF	; 255
    12ec:	11 82       	std	Z+1, r1	; 0x01
    12ee:	10 82       	st	Z, r1
}
    12f0:	0f 90       	pop	r0
    12f2:	cf 91       	pop	r28
    12f4:	df 91       	pop	r29
    12f6:	08 95       	ret

000012f8 <TIME_Update>:

#define SEC_MAX_VAL 59

extern void SSD_Set_Symbol(const u8 SYMBOL);

void TIME_Update(void){
    12f8:	df 93       	push	r29
    12fa:	cf 93       	push	r28
    12fc:	cd b7       	in	r28, 0x3d	; 61
    12fe:	de b7       	in	r29, 0x3e	; 62
	static u8 Seconds = 0;
	if(Seconds < SEC_MAX_VAL){
    1300:	80 91 98 00 	lds	r24, 0x0098
    1304:	8b 33       	cpi	r24, 0x3B	; 59
    1306:	30 f4       	brcc	.+12     	; 0x1314 <TIME_Update+0x1c>
		Seconds++;
    1308:	80 91 98 00 	lds	r24, 0x0098
    130c:	8f 5f       	subi	r24, 0xFF	; 255
    130e:	80 93 98 00 	sts	0x0098, r24
    1312:	02 c0       	rjmp	.+4      	; 0x1318 <TIME_Update+0x20>
		}else{
		Seconds = 0;
    1314:	10 92 98 00 	sts	0x0098, r1
	}
	SSD_Set_Symbol(Seconds);
    1318:	80 91 98 00 	lds	r24, 0x0098
    131c:	0e 94 e6 07 	call	0xfcc	; 0xfcc <SSD_Set_Symbol>
}
    1320:	cf 91       	pop	r28
    1322:	df 91       	pop	r29
    1324:	08 95       	ret

00001326 <Timer0_Init>:
static void (*Timer0_OVF_Fptr) (void)=NULLPTR;
static void (*Timer0_OC_Fptr)  (void)=NULLPTR;
/**********************************Timer 0 ****************************************************/

void Timer0_Init( Timer0Mode_type mode,Timer0Scaler_type scaler,OC0Mode_type oc_mode)
{
    1326:	df 93       	push	r29
    1328:	cf 93       	push	r28
    132a:	cd b7       	in	r28, 0x3d	; 61
    132c:	de b7       	in	r29, 0x3e	; 62
    132e:	27 97       	sbiw	r28, 0x07	; 7
    1330:	0f b6       	in	r0, 0x3f	; 63
    1332:	f8 94       	cli
    1334:	de bf       	out	0x3e, r29	; 62
    1336:	0f be       	out	0x3f, r0	; 63
    1338:	cd bf       	out	0x3d, r28	; 61
    133a:	89 83       	std	Y+1, r24	; 0x01
    133c:	6a 83       	std	Y+2, r22	; 0x02
    133e:	4b 83       	std	Y+3, r20	; 0x03
	switch (mode)
    1340:	89 81       	ldd	r24, Y+1	; 0x01
    1342:	28 2f       	mov	r18, r24
    1344:	30 e0       	ldi	r19, 0x00	; 0
    1346:	3f 83       	std	Y+7, r19	; 0x07
    1348:	2e 83       	std	Y+6, r18	; 0x06
    134a:	8e 81       	ldd	r24, Y+6	; 0x06
    134c:	9f 81       	ldd	r25, Y+7	; 0x07
    134e:	81 30       	cpi	r24, 0x01	; 1
    1350:	91 05       	cpc	r25, r1
    1352:	21 f1       	breq	.+72     	; 0x139c <Timer0_Init+0x76>
    1354:	2e 81       	ldd	r18, Y+6	; 0x06
    1356:	3f 81       	ldd	r19, Y+7	; 0x07
    1358:	22 30       	cpi	r18, 0x02	; 2
    135a:	31 05       	cpc	r19, r1
    135c:	2c f4       	brge	.+10     	; 0x1368 <Timer0_Init+0x42>
    135e:	8e 81       	ldd	r24, Y+6	; 0x06
    1360:	9f 81       	ldd	r25, Y+7	; 0x07
    1362:	00 97       	sbiw	r24, 0x00	; 0
    1364:	61 f0       	breq	.+24     	; 0x137e <Timer0_Init+0x58>
    1366:	46 c0       	rjmp	.+140    	; 0x13f4 <Timer0_Init+0xce>
    1368:	2e 81       	ldd	r18, Y+6	; 0x06
    136a:	3f 81       	ldd	r19, Y+7	; 0x07
    136c:	22 30       	cpi	r18, 0x02	; 2
    136e:	31 05       	cpc	r19, r1
    1370:	21 f1       	breq	.+72     	; 0x13ba <Timer0_Init+0x94>
    1372:	8e 81       	ldd	r24, Y+6	; 0x06
    1374:	9f 81       	ldd	r25, Y+7	; 0x07
    1376:	83 30       	cpi	r24, 0x03	; 3
    1378:	91 05       	cpc	r25, r1
    137a:	71 f1       	breq	.+92     	; 0x13d8 <Timer0_Init+0xb2>
    137c:	3b c0       	rjmp	.+118    	; 0x13f4 <Timer0_Init+0xce>
	{
		case TIMER0_NORMAL_MODE:
		CLR_BIT(TCCR0,WGM00);
    137e:	a3 e5       	ldi	r26, 0x53	; 83
    1380:	b0 e0       	ldi	r27, 0x00	; 0
    1382:	e3 e5       	ldi	r30, 0x53	; 83
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	80 81       	ld	r24, Z
    1388:	8f 7b       	andi	r24, 0xBF	; 191
    138a:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,WGM01);
    138c:	a3 e5       	ldi	r26, 0x53	; 83
    138e:	b0 e0       	ldi	r27, 0x00	; 0
    1390:	e3 e5       	ldi	r30, 0x53	; 83
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
    1396:	87 7f       	andi	r24, 0xF7	; 247
    1398:	8c 93       	st	X, r24
    139a:	2c c0       	rjmp	.+88     	; 0x13f4 <Timer0_Init+0xce>
		break;
		case TIMER0_PHASECORRECT_MODE:
		SET_BIT(TCCR0,WGM00);
    139c:	a3 e5       	ldi	r26, 0x53	; 83
    139e:	b0 e0       	ldi	r27, 0x00	; 0
    13a0:	e3 e5       	ldi	r30, 0x53	; 83
    13a2:	f0 e0       	ldi	r31, 0x00	; 0
    13a4:	80 81       	ld	r24, Z
    13a6:	80 64       	ori	r24, 0x40	; 64
    13a8:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,WGM01);
    13aa:	a3 e5       	ldi	r26, 0x53	; 83
    13ac:	b0 e0       	ldi	r27, 0x00	; 0
    13ae:	e3 e5       	ldi	r30, 0x53	; 83
    13b0:	f0 e0       	ldi	r31, 0x00	; 0
    13b2:	80 81       	ld	r24, Z
    13b4:	87 7f       	andi	r24, 0xF7	; 247
    13b6:	8c 93       	st	X, r24
    13b8:	1d c0       	rjmp	.+58     	; 0x13f4 <Timer0_Init+0xce>
		break;
		case TIMER0_CTC_MODE:
		CLR_BIT(TCCR0,WGM00);
    13ba:	a3 e5       	ldi	r26, 0x53	; 83
    13bc:	b0 e0       	ldi	r27, 0x00	; 0
    13be:	e3 e5       	ldi	r30, 0x53	; 83
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	8f 7b       	andi	r24, 0xBF	; 191
    13c6:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
    13c8:	a3 e5       	ldi	r26, 0x53	; 83
    13ca:	b0 e0       	ldi	r27, 0x00	; 0
    13cc:	e3 e5       	ldi	r30, 0x53	; 83
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	80 81       	ld	r24, Z
    13d2:	88 60       	ori	r24, 0x08	; 8
    13d4:	8c 93       	st	X, r24
    13d6:	0e c0       	rjmp	.+28     	; 0x13f4 <Timer0_Init+0xce>
		break;
		case TIMER0_FASTPWM_MODE:
		SET_BIT(TCCR0,WGM00);
    13d8:	a3 e5       	ldi	r26, 0x53	; 83
    13da:	b0 e0       	ldi	r27, 0x00	; 0
    13dc:	e3 e5       	ldi	r30, 0x53	; 83
    13de:	f0 e0       	ldi	r31, 0x00	; 0
    13e0:	80 81       	ld	r24, Z
    13e2:	80 64       	ori	r24, 0x40	; 64
    13e4:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
    13e6:	a3 e5       	ldi	r26, 0x53	; 83
    13e8:	b0 e0       	ldi	r27, 0x00	; 0
    13ea:	e3 e5       	ldi	r30, 0x53	; 83
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	80 81       	ld	r24, Z
    13f0:	88 60       	ori	r24, 0x08	; 8
    13f2:	8c 93       	st	X, r24
		break;
	}

	TCCR0&=0XF8;
    13f4:	a3 e5       	ldi	r26, 0x53	; 83
    13f6:	b0 e0       	ldi	r27, 0x00	; 0
    13f8:	e3 e5       	ldi	r30, 0x53	; 83
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	80 81       	ld	r24, Z
    13fe:	88 7f       	andi	r24, 0xF8	; 248
    1400:	8c 93       	st	X, r24
	TCCR0|=scaler;
    1402:	a3 e5       	ldi	r26, 0x53	; 83
    1404:	b0 e0       	ldi	r27, 0x00	; 0
    1406:	e3 e5       	ldi	r30, 0x53	; 83
    1408:	f0 e0       	ldi	r31, 0x00	; 0
    140a:	90 81       	ld	r25, Z
    140c:	8a 81       	ldd	r24, Y+2	; 0x02
    140e:	89 2b       	or	r24, r25
    1410:	8c 93       	st	X, r24

	switch (oc_mode)
    1412:	8b 81       	ldd	r24, Y+3	; 0x03
    1414:	28 2f       	mov	r18, r24
    1416:	30 e0       	ldi	r19, 0x00	; 0
    1418:	3d 83       	std	Y+5, r19	; 0x05
    141a:	2c 83       	std	Y+4, r18	; 0x04
    141c:	8c 81       	ldd	r24, Y+4	; 0x04
    141e:	9d 81       	ldd	r25, Y+5	; 0x05
    1420:	81 30       	cpi	r24, 0x01	; 1
    1422:	91 05       	cpc	r25, r1
    1424:	21 f1       	breq	.+72     	; 0x146e <Timer0_Init+0x148>
    1426:	2c 81       	ldd	r18, Y+4	; 0x04
    1428:	3d 81       	ldd	r19, Y+5	; 0x05
    142a:	22 30       	cpi	r18, 0x02	; 2
    142c:	31 05       	cpc	r19, r1
    142e:	2c f4       	brge	.+10     	; 0x143a <Timer0_Init+0x114>
    1430:	8c 81       	ldd	r24, Y+4	; 0x04
    1432:	9d 81       	ldd	r25, Y+5	; 0x05
    1434:	00 97       	sbiw	r24, 0x00	; 0
    1436:	61 f0       	breq	.+24     	; 0x1450 <Timer0_Init+0x12a>
    1438:	46 c0       	rjmp	.+140    	; 0x14c6 <Timer0_Init+0x1a0>
    143a:	2c 81       	ldd	r18, Y+4	; 0x04
    143c:	3d 81       	ldd	r19, Y+5	; 0x05
    143e:	22 30       	cpi	r18, 0x02	; 2
    1440:	31 05       	cpc	r19, r1
    1442:	21 f1       	breq	.+72     	; 0x148c <Timer0_Init+0x166>
    1444:	8c 81       	ldd	r24, Y+4	; 0x04
    1446:	9d 81       	ldd	r25, Y+5	; 0x05
    1448:	83 30       	cpi	r24, 0x03	; 3
    144a:	91 05       	cpc	r25, r1
    144c:	71 f1       	breq	.+92     	; 0x14aa <Timer0_Init+0x184>
    144e:	3b c0       	rjmp	.+118    	; 0x14c6 <Timer0_Init+0x1a0>
	{
		case OCO_DISCONNECTED:
		CLR_BIT(TCCR0,COM00);
    1450:	a3 e5       	ldi	r26, 0x53	; 83
    1452:	b0 e0       	ldi	r27, 0x00	; 0
    1454:	e3 e5       	ldi	r30, 0x53	; 83
    1456:	f0 e0       	ldi	r31, 0x00	; 0
    1458:	80 81       	ld	r24, Z
    145a:	8f 7e       	andi	r24, 0xEF	; 239
    145c:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,COM01);
    145e:	a3 e5       	ldi	r26, 0x53	; 83
    1460:	b0 e0       	ldi	r27, 0x00	; 0
    1462:	e3 e5       	ldi	r30, 0x53	; 83
    1464:	f0 e0       	ldi	r31, 0x00	; 0
    1466:	80 81       	ld	r24, Z
    1468:	8f 7d       	andi	r24, 0xDF	; 223
    146a:	8c 93       	st	X, r24
    146c:	2c c0       	rjmp	.+88     	; 0x14c6 <Timer0_Init+0x1a0>
		break;
		case OCO_TOGGLE:
		SET_BIT(TCCR0,COM00);
    146e:	a3 e5       	ldi	r26, 0x53	; 83
    1470:	b0 e0       	ldi	r27, 0x00	; 0
    1472:	e3 e5       	ldi	r30, 0x53	; 83
    1474:	f0 e0       	ldi	r31, 0x00	; 0
    1476:	80 81       	ld	r24, Z
    1478:	80 61       	ori	r24, 0x10	; 16
    147a:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,COM01);
    147c:	a3 e5       	ldi	r26, 0x53	; 83
    147e:	b0 e0       	ldi	r27, 0x00	; 0
    1480:	e3 e5       	ldi	r30, 0x53	; 83
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	80 81       	ld	r24, Z
    1486:	8f 7d       	andi	r24, 0xDF	; 223
    1488:	8c 93       	st	X, r24
    148a:	1d c0       	rjmp	.+58     	; 0x14c6 <Timer0_Init+0x1a0>
		break;
		case OCO_NON_INVERTING:
		CLR_BIT(TCCR0,COM00);
    148c:	a3 e5       	ldi	r26, 0x53	; 83
    148e:	b0 e0       	ldi	r27, 0x00	; 0
    1490:	e3 e5       	ldi	r30, 0x53	; 83
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	80 81       	ld	r24, Z
    1496:	8f 7e       	andi	r24, 0xEF	; 239
    1498:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
    149a:	a3 e5       	ldi	r26, 0x53	; 83
    149c:	b0 e0       	ldi	r27, 0x00	; 0
    149e:	e3 e5       	ldi	r30, 0x53	; 83
    14a0:	f0 e0       	ldi	r31, 0x00	; 0
    14a2:	80 81       	ld	r24, Z
    14a4:	80 62       	ori	r24, 0x20	; 32
    14a6:	8c 93       	st	X, r24
    14a8:	0e c0       	rjmp	.+28     	; 0x14c6 <Timer0_Init+0x1a0>
		break;
		case OCO_INVERTING:
		SET_BIT(TCCR0,COM00);
    14aa:	a3 e5       	ldi	r26, 0x53	; 83
    14ac:	b0 e0       	ldi	r27, 0x00	; 0
    14ae:	e3 e5       	ldi	r30, 0x53	; 83
    14b0:	f0 e0       	ldi	r31, 0x00	; 0
    14b2:	80 81       	ld	r24, Z
    14b4:	80 61       	ori	r24, 0x10	; 16
    14b6:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
    14b8:	a3 e5       	ldi	r26, 0x53	; 83
    14ba:	b0 e0       	ldi	r27, 0x00	; 0
    14bc:	e3 e5       	ldi	r30, 0x53	; 83
    14be:	f0 e0       	ldi	r31, 0x00	; 0
    14c0:	80 81       	ld	r24, Z
    14c2:	80 62       	ori	r24, 0x20	; 32
    14c4:	8c 93       	st	X, r24
		break;
	}
	

}
    14c6:	27 96       	adiw	r28, 0x07	; 7
    14c8:	0f b6       	in	r0, 0x3f	; 63
    14ca:	f8 94       	cli
    14cc:	de bf       	out	0x3e, r29	; 62
    14ce:	0f be       	out	0x3f, r0	; 63
    14d0:	cd bf       	out	0x3d, r28	; 61
    14d2:	cf 91       	pop	r28
    14d4:	df 91       	pop	r29
    14d6:	08 95       	ret

000014d8 <Timer0_OV_InterruptEnable>:
void Timer0_OV_InterruptEnable(void)
{
    14d8:	df 93       	push	r29
    14da:	cf 93       	push	r28
    14dc:	cd b7       	in	r28, 0x3d	; 61
    14de:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE0);
    14e0:	a9 e5       	ldi	r26, 0x59	; 89
    14e2:	b0 e0       	ldi	r27, 0x00	; 0
    14e4:	e9 e5       	ldi	r30, 0x59	; 89
    14e6:	f0 e0       	ldi	r31, 0x00	; 0
    14e8:	80 81       	ld	r24, Z
    14ea:	81 60       	ori	r24, 0x01	; 1
    14ec:	8c 93       	st	X, r24
}
    14ee:	cf 91       	pop	r28
    14f0:	df 91       	pop	r29
    14f2:	08 95       	ret

000014f4 <Timer0_OV_InterruptDisable>:
void Timer0_OV_InterruptDisable(void)
{
    14f4:	df 93       	push	r29
    14f6:	cf 93       	push	r28
    14f8:	cd b7       	in	r28, 0x3d	; 61
    14fa:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TOIE0);
    14fc:	a9 e5       	ldi	r26, 0x59	; 89
    14fe:	b0 e0       	ldi	r27, 0x00	; 0
    1500:	e9 e5       	ldi	r30, 0x59	; 89
    1502:	f0 e0       	ldi	r31, 0x00	; 0
    1504:	80 81       	ld	r24, Z
    1506:	8e 7f       	andi	r24, 0xFE	; 254
    1508:	8c 93       	st	X, r24
}
    150a:	cf 91       	pop	r28
    150c:	df 91       	pop	r29
    150e:	08 95       	ret

00001510 <Timer0_OC_InterruptEnable>:
void Timer0_OC_InterruptEnable(void)
{
    1510:	df 93       	push	r29
    1512:	cf 93       	push	r28
    1514:	cd b7       	in	r28, 0x3d	; 61
    1516:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE0);
    1518:	a9 e5       	ldi	r26, 0x59	; 89
    151a:	b0 e0       	ldi	r27, 0x00	; 0
    151c:	e9 e5       	ldi	r30, 0x59	; 89
    151e:	f0 e0       	ldi	r31, 0x00	; 0
    1520:	80 81       	ld	r24, Z
    1522:	82 60       	ori	r24, 0x02	; 2
    1524:	8c 93       	st	X, r24
}
    1526:	cf 91       	pop	r28
    1528:	df 91       	pop	r29
    152a:	08 95       	ret

0000152c <Timer0_OC_InterruptDisable>:

void Timer0_OC_InterruptDisable(void)
{
    152c:	df 93       	push	r29
    152e:	cf 93       	push	r28
    1530:	cd b7       	in	r28, 0x3d	; 61
    1532:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,OCIE0);
    1534:	a9 e5       	ldi	r26, 0x59	; 89
    1536:	b0 e0       	ldi	r27, 0x00	; 0
    1538:	e9 e5       	ldi	r30, 0x59	; 89
    153a:	f0 e0       	ldi	r31, 0x00	; 0
    153c:	80 81       	ld	r24, Z
    153e:	8d 7f       	andi	r24, 0xFD	; 253
    1540:	8c 93       	st	X, r24
}
    1542:	cf 91       	pop	r28
    1544:	df 91       	pop	r29
    1546:	08 95       	ret

00001548 <Timer0_OVF_SetCallBack>:

/*******************************************TIMER 0 call Back function***************************************/

void Timer0_OVF_SetCallBack(void(*LocalFptr)(void))
{
    1548:	df 93       	push	r29
    154a:	cf 93       	push	r28
    154c:	00 d0       	rcall	.+0      	; 0x154e <Timer0_OVF_SetCallBack+0x6>
    154e:	cd b7       	in	r28, 0x3d	; 61
    1550:	de b7       	in	r29, 0x3e	; 62
    1552:	9a 83       	std	Y+2, r25	; 0x02
    1554:	89 83       	std	Y+1, r24	; 0x01
	Timer0_OVF_Fptr=LocalFptr;
    1556:	89 81       	ldd	r24, Y+1	; 0x01
    1558:	9a 81       	ldd	r25, Y+2	; 0x02
    155a:	90 93 a2 00 	sts	0x00A2, r25
    155e:	80 93 a1 00 	sts	0x00A1, r24
}
    1562:	0f 90       	pop	r0
    1564:	0f 90       	pop	r0
    1566:	cf 91       	pop	r28
    1568:	df 91       	pop	r29
    156a:	08 95       	ret

0000156c <Timer0_Oc_SetCallBack>:

void Timer0_Oc_SetCallBack(void(*LocalFptr)(void))
{
    156c:	df 93       	push	r29
    156e:	cf 93       	push	r28
    1570:	00 d0       	rcall	.+0      	; 0x1572 <Timer0_Oc_SetCallBack+0x6>
    1572:	cd b7       	in	r28, 0x3d	; 61
    1574:	de b7       	in	r29, 0x3e	; 62
    1576:	9a 83       	std	Y+2, r25	; 0x02
    1578:	89 83       	std	Y+1, r24	; 0x01
	Timer0_OC_Fptr=LocalFptr;
    157a:	89 81       	ldd	r24, Y+1	; 0x01
    157c:	9a 81       	ldd	r25, Y+2	; 0x02
    157e:	90 93 a4 00 	sts	0x00A4, r25
    1582:	80 93 a3 00 	sts	0x00A3, r24
}
    1586:	0f 90       	pop	r0
    1588:	0f 90       	pop	r0
    158a:	cf 91       	pop	r28
    158c:	df 91       	pop	r29
    158e:	08 95       	ret

00001590 <__vector_11>:

/*********************************Timer 0 ISR functions*********************************************/

ISR(TIMER0_OVF_vect)
{
    1590:	1f 92       	push	r1
    1592:	0f 92       	push	r0
    1594:	0f b6       	in	r0, 0x3f	; 63
    1596:	0f 92       	push	r0
    1598:	11 24       	eor	r1, r1
    159a:	2f 93       	push	r18
    159c:	3f 93       	push	r19
    159e:	4f 93       	push	r20
    15a0:	5f 93       	push	r21
    15a2:	6f 93       	push	r22
    15a4:	7f 93       	push	r23
    15a6:	8f 93       	push	r24
    15a8:	9f 93       	push	r25
    15aa:	af 93       	push	r26
    15ac:	bf 93       	push	r27
    15ae:	ef 93       	push	r30
    15b0:	ff 93       	push	r31
    15b2:	df 93       	push	r29
    15b4:	cf 93       	push	r28
    15b6:	cd b7       	in	r28, 0x3d	; 61
    15b8:	de b7       	in	r29, 0x3e	; 62
	if (Timer0_OVF_Fptr!=NULLPTR)
    15ba:	80 91 a1 00 	lds	r24, 0x00A1
    15be:	90 91 a2 00 	lds	r25, 0x00A2
    15c2:	00 97       	sbiw	r24, 0x00	; 0
    15c4:	29 f0       	breq	.+10     	; 0x15d0 <__vector_11+0x40>
	{
		Timer0_OVF_Fptr();
    15c6:	e0 91 a1 00 	lds	r30, 0x00A1
    15ca:	f0 91 a2 00 	lds	r31, 0x00A2
    15ce:	09 95       	icall
	}
}
    15d0:	cf 91       	pop	r28
    15d2:	df 91       	pop	r29
    15d4:	ff 91       	pop	r31
    15d6:	ef 91       	pop	r30
    15d8:	bf 91       	pop	r27
    15da:	af 91       	pop	r26
    15dc:	9f 91       	pop	r25
    15de:	8f 91       	pop	r24
    15e0:	7f 91       	pop	r23
    15e2:	6f 91       	pop	r22
    15e4:	5f 91       	pop	r21
    15e6:	4f 91       	pop	r20
    15e8:	3f 91       	pop	r19
    15ea:	2f 91       	pop	r18
    15ec:	0f 90       	pop	r0
    15ee:	0f be       	out	0x3f, r0	; 63
    15f0:	0f 90       	pop	r0
    15f2:	1f 90       	pop	r1
    15f4:	18 95       	reti

000015f6 <__vector_10>:
ISR(TIMER0_COMP_vect)
{
    15f6:	1f 92       	push	r1
    15f8:	0f 92       	push	r0
    15fa:	0f b6       	in	r0, 0x3f	; 63
    15fc:	0f 92       	push	r0
    15fe:	11 24       	eor	r1, r1
    1600:	2f 93       	push	r18
    1602:	3f 93       	push	r19
    1604:	4f 93       	push	r20
    1606:	5f 93       	push	r21
    1608:	6f 93       	push	r22
    160a:	7f 93       	push	r23
    160c:	8f 93       	push	r24
    160e:	9f 93       	push	r25
    1610:	af 93       	push	r26
    1612:	bf 93       	push	r27
    1614:	ef 93       	push	r30
    1616:	ff 93       	push	r31
    1618:	df 93       	push	r29
    161a:	cf 93       	push	r28
    161c:	cd b7       	in	r28, 0x3d	; 61
    161e:	de b7       	in	r29, 0x3e	; 62
	if (Timer0_OC_Fptr!=NULLPTR)
    1620:	80 91 a3 00 	lds	r24, 0x00A3
    1624:	90 91 a4 00 	lds	r25, 0x00A4
    1628:	00 97       	sbiw	r24, 0x00	; 0
    162a:	29 f0       	breq	.+10     	; 0x1636 <__vector_10+0x40>
	{
		Timer0_OC_Fptr();
    162c:	e0 91 a3 00 	lds	r30, 0x00A3
    1630:	f0 91 a4 00 	lds	r31, 0x00A4
    1634:	09 95       	icall
	}
}
    1636:	cf 91       	pop	r28
    1638:	df 91       	pop	r29
    163a:	ff 91       	pop	r31
    163c:	ef 91       	pop	r30
    163e:	bf 91       	pop	r27
    1640:	af 91       	pop	r26
    1642:	9f 91       	pop	r25
    1644:	8f 91       	pop	r24
    1646:	7f 91       	pop	r23
    1648:	6f 91       	pop	r22
    164a:	5f 91       	pop	r21
    164c:	4f 91       	pop	r20
    164e:	3f 91       	pop	r19
    1650:	2f 91       	pop	r18
    1652:	0f 90       	pop	r0
    1654:	0f be       	out	0x3f, r0	; 63
    1656:	0f 90       	pop	r0
    1658:	1f 90       	pop	r1
    165a:	18 95       	reti

0000165c <Timer1_Init>:

/*************************************************TIMER 1 **************************************************/


void Timer1_Init( Timer1Mode_type mode,Timer1Scaler_type scaler,OC1A_Mode_type oc1a_mode,OC1B_Mode_type oc1b_mode)
{
    165c:	df 93       	push	r29
    165e:	cf 93       	push	r28
    1660:	cd b7       	in	r28, 0x3d	; 61
    1662:	de b7       	in	r29, 0x3e	; 62
    1664:	2a 97       	sbiw	r28, 0x0a	; 10
    1666:	0f b6       	in	r0, 0x3f	; 63
    1668:	f8 94       	cli
    166a:	de bf       	out	0x3e, r29	; 62
    166c:	0f be       	out	0x3f, r0	; 63
    166e:	cd bf       	out	0x3d, r28	; 61
    1670:	89 83       	std	Y+1, r24	; 0x01
    1672:	6a 83       	std	Y+2, r22	; 0x02
    1674:	4b 83       	std	Y+3, r20	; 0x03
    1676:	2c 83       	std	Y+4, r18	; 0x04
	switch (mode)
    1678:	89 81       	ldd	r24, Y+1	; 0x01
    167a:	28 2f       	mov	r18, r24
    167c:	30 e0       	ldi	r19, 0x00	; 0
    167e:	3a 87       	std	Y+10, r19	; 0x0a
    1680:	29 87       	std	Y+9, r18	; 0x09
    1682:	89 85       	ldd	r24, Y+9	; 0x09
    1684:	9a 85       	ldd	r25, Y+10	; 0x0a
    1686:	83 30       	cpi	r24, 0x03	; 3
    1688:	91 05       	cpc	r25, r1
    168a:	09 f4       	brne	.+2      	; 0x168e <Timer1_Init+0x32>
    168c:	7f c0       	rjmp	.+254    	; 0x178c <Timer1_Init+0x130>
    168e:	29 85       	ldd	r18, Y+9	; 0x09
    1690:	3a 85       	ldd	r19, Y+10	; 0x0a
    1692:	24 30       	cpi	r18, 0x04	; 4
    1694:	31 05       	cpc	r19, r1
    1696:	84 f4       	brge	.+32     	; 0x16b8 <Timer1_Init+0x5c>
    1698:	89 85       	ldd	r24, Y+9	; 0x09
    169a:	9a 85       	ldd	r25, Y+10	; 0x0a
    169c:	81 30       	cpi	r24, 0x01	; 1
    169e:	91 05       	cpc	r25, r1
    16a0:	d9 f1       	breq	.+118    	; 0x1718 <Timer1_Init+0xbc>
    16a2:	29 85       	ldd	r18, Y+9	; 0x09
    16a4:	3a 85       	ldd	r19, Y+10	; 0x0a
    16a6:	22 30       	cpi	r18, 0x02	; 2
    16a8:	31 05       	cpc	r19, r1
    16aa:	0c f0       	brlt	.+2      	; 0x16ae <Timer1_Init+0x52>
    16ac:	52 c0       	rjmp	.+164    	; 0x1752 <Timer1_Init+0xf6>
    16ae:	89 85       	ldd	r24, Y+9	; 0x09
    16b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    16b2:	00 97       	sbiw	r24, 0x00	; 0
    16b4:	a1 f0       	breq	.+40     	; 0x16de <Timer1_Init+0x82>
    16b6:	dd c0       	rjmp	.+442    	; 0x1872 <Timer1_Init+0x216>
    16b8:	29 85       	ldd	r18, Y+9	; 0x09
    16ba:	3a 85       	ldd	r19, Y+10	; 0x0a
    16bc:	25 30       	cpi	r18, 0x05	; 5
    16be:	31 05       	cpc	r19, r1
    16c0:	09 f4       	brne	.+2      	; 0x16c4 <Timer1_Init+0x68>
    16c2:	9e c0       	rjmp	.+316    	; 0x1800 <Timer1_Init+0x1a4>
    16c4:	89 85       	ldd	r24, Y+9	; 0x09
    16c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    16c8:	85 30       	cpi	r24, 0x05	; 5
    16ca:	91 05       	cpc	r25, r1
    16cc:	0c f4       	brge	.+2      	; 0x16d0 <Timer1_Init+0x74>
    16ce:	7b c0       	rjmp	.+246    	; 0x17c6 <Timer1_Init+0x16a>
    16d0:	29 85       	ldd	r18, Y+9	; 0x09
    16d2:	3a 85       	ldd	r19, Y+10	; 0x0a
    16d4:	26 30       	cpi	r18, 0x06	; 6
    16d6:	31 05       	cpc	r19, r1
    16d8:	09 f4       	brne	.+2      	; 0x16dc <Timer1_Init+0x80>
    16da:	af c0       	rjmp	.+350    	; 0x183a <Timer1_Init+0x1de>
    16dc:	ca c0       	rjmp	.+404    	; 0x1872 <Timer1_Init+0x216>
	{
		case TIMER1_NORMAL_MODE:
		CLR_BIT(TCCR1A,WGM10);
    16de:	af e4       	ldi	r26, 0x4F	; 79
    16e0:	b0 e0       	ldi	r27, 0x00	; 0
    16e2:	ef e4       	ldi	r30, 0x4F	; 79
    16e4:	f0 e0       	ldi	r31, 0x00	; 0
    16e6:	80 81       	ld	r24, Z
    16e8:	8e 7f       	andi	r24, 0xFE	; 254
    16ea:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A,WGM11);
    16ec:	af e4       	ldi	r26, 0x4F	; 79
    16ee:	b0 e0       	ldi	r27, 0x00	; 0
    16f0:	ef e4       	ldi	r30, 0x4F	; 79
    16f2:	f0 e0       	ldi	r31, 0x00	; 0
    16f4:	80 81       	ld	r24, Z
    16f6:	8d 7f       	andi	r24, 0xFD	; 253
    16f8:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B,WGM12);
    16fa:	ae e4       	ldi	r26, 0x4E	; 78
    16fc:	b0 e0       	ldi	r27, 0x00	; 0
    16fe:	ee e4       	ldi	r30, 0x4E	; 78
    1700:	f0 e0       	ldi	r31, 0x00	; 0
    1702:	80 81       	ld	r24, Z
    1704:	87 7f       	andi	r24, 0xF7	; 247
    1706:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B,WGM13);
    1708:	ae e4       	ldi	r26, 0x4E	; 78
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	ee e4       	ldi	r30, 0x4E	; 78
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	80 81       	ld	r24, Z
    1712:	8f 7e       	andi	r24, 0xEF	; 239
    1714:	8c 93       	st	X, r24
    1716:	ad c0       	rjmp	.+346    	; 0x1872 <Timer1_Init+0x216>
		break;
		case TIMER1_CTC_ICR_TOP_MODE:
		CLR_BIT(TCCR1A,WGM10);
    1718:	af e4       	ldi	r26, 0x4F	; 79
    171a:	b0 e0       	ldi	r27, 0x00	; 0
    171c:	ef e4       	ldi	r30, 0x4F	; 79
    171e:	f0 e0       	ldi	r31, 0x00	; 0
    1720:	80 81       	ld	r24, Z
    1722:	8e 7f       	andi	r24, 0xFE	; 254
    1724:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A,WGM11);
    1726:	af e4       	ldi	r26, 0x4F	; 79
    1728:	b0 e0       	ldi	r27, 0x00	; 0
    172a:	ef e4       	ldi	r30, 0x4F	; 79
    172c:	f0 e0       	ldi	r31, 0x00	; 0
    172e:	80 81       	ld	r24, Z
    1730:	8d 7f       	andi	r24, 0xFD	; 253
    1732:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    1734:	ae e4       	ldi	r26, 0x4E	; 78
    1736:	b0 e0       	ldi	r27, 0x00	; 0
    1738:	ee e4       	ldi	r30, 0x4E	; 78
    173a:	f0 e0       	ldi	r31, 0x00	; 0
    173c:	80 81       	ld	r24, Z
    173e:	88 60       	ori	r24, 0x08	; 8
    1740:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    1742:	ae e4       	ldi	r26, 0x4E	; 78
    1744:	b0 e0       	ldi	r27, 0x00	; 0
    1746:	ee e4       	ldi	r30, 0x4E	; 78
    1748:	f0 e0       	ldi	r31, 0x00	; 0
    174a:	80 81       	ld	r24, Z
    174c:	80 61       	ori	r24, 0x10	; 16
    174e:	8c 93       	st	X, r24
    1750:	90 c0       	rjmp	.+288    	; 0x1872 <Timer1_Init+0x216>
		break;
		
		case TIMER1_CTC_OCRA_TOP_MODE:
		CLR_BIT(TCCR1A,WGM10);
    1752:	af e4       	ldi	r26, 0x4F	; 79
    1754:	b0 e0       	ldi	r27, 0x00	; 0
    1756:	ef e4       	ldi	r30, 0x4F	; 79
    1758:	f0 e0       	ldi	r31, 0x00	; 0
    175a:	80 81       	ld	r24, Z
    175c:	8e 7f       	andi	r24, 0xFE	; 254
    175e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A,WGM11);
    1760:	af e4       	ldi	r26, 0x4F	; 79
    1762:	b0 e0       	ldi	r27, 0x00	; 0
    1764:	ef e4       	ldi	r30, 0x4F	; 79
    1766:	f0 e0       	ldi	r31, 0x00	; 0
    1768:	80 81       	ld	r24, Z
    176a:	8d 7f       	andi	r24, 0xFD	; 253
    176c:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    176e:	ae e4       	ldi	r26, 0x4E	; 78
    1770:	b0 e0       	ldi	r27, 0x00	; 0
    1772:	ee e4       	ldi	r30, 0x4E	; 78
    1774:	f0 e0       	ldi	r31, 0x00	; 0
    1776:	80 81       	ld	r24, Z
    1778:	88 60       	ori	r24, 0x08	; 8
    177a:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B,WGM13);
    177c:	ae e4       	ldi	r26, 0x4E	; 78
    177e:	b0 e0       	ldi	r27, 0x00	; 0
    1780:	ee e4       	ldi	r30, 0x4E	; 78
    1782:	f0 e0       	ldi	r31, 0x00	; 0
    1784:	80 81       	ld	r24, Z
    1786:	8f 7e       	andi	r24, 0xEF	; 239
    1788:	8c 93       	st	X, r24
    178a:	73 c0       	rjmp	.+230    	; 0x1872 <Timer1_Init+0x216>
		break;
		
		case TIMER1_FASTPWM_ICR_TOP_MODE:
		CLR_BIT(TCCR1A,WGM10);
    178c:	af e4       	ldi	r26, 0x4F	; 79
    178e:	b0 e0       	ldi	r27, 0x00	; 0
    1790:	ef e4       	ldi	r30, 0x4F	; 79
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	80 81       	ld	r24, Z
    1796:	8e 7f       	andi	r24, 0xFE	; 254
    1798:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    179a:	af e4       	ldi	r26, 0x4F	; 79
    179c:	b0 e0       	ldi	r27, 0x00	; 0
    179e:	ef e4       	ldi	r30, 0x4F	; 79
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	80 81       	ld	r24, Z
    17a4:	82 60       	ori	r24, 0x02	; 2
    17a6:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    17a8:	ae e4       	ldi	r26, 0x4E	; 78
    17aa:	b0 e0       	ldi	r27, 0x00	; 0
    17ac:	ee e4       	ldi	r30, 0x4E	; 78
    17ae:	f0 e0       	ldi	r31, 0x00	; 0
    17b0:	80 81       	ld	r24, Z
    17b2:	88 60       	ori	r24, 0x08	; 8
    17b4:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    17b6:	ae e4       	ldi	r26, 0x4E	; 78
    17b8:	b0 e0       	ldi	r27, 0x00	; 0
    17ba:	ee e4       	ldi	r30, 0x4E	; 78
    17bc:	f0 e0       	ldi	r31, 0x00	; 0
    17be:	80 81       	ld	r24, Z
    17c0:	80 61       	ori	r24, 0x10	; 16
    17c2:	8c 93       	st	X, r24
    17c4:	56 c0       	rjmp	.+172    	; 0x1872 <Timer1_Init+0x216>
		break;
		
		case TIMER1_FASTPWM_OCRA_TOP_MODE:
		SET_BIT(TCCR1A,WGM10);
    17c6:	af e4       	ldi	r26, 0x4F	; 79
    17c8:	b0 e0       	ldi	r27, 0x00	; 0
    17ca:	ef e4       	ldi	r30, 0x4F	; 79
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	80 81       	ld	r24, Z
    17d0:	81 60       	ori	r24, 0x01	; 1
    17d2:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    17d4:	af e4       	ldi	r26, 0x4F	; 79
    17d6:	b0 e0       	ldi	r27, 0x00	; 0
    17d8:	ef e4       	ldi	r30, 0x4F	; 79
    17da:	f0 e0       	ldi	r31, 0x00	; 0
    17dc:	80 81       	ld	r24, Z
    17de:	82 60       	ori	r24, 0x02	; 2
    17e0:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    17e2:	ae e4       	ldi	r26, 0x4E	; 78
    17e4:	b0 e0       	ldi	r27, 0x00	; 0
    17e6:	ee e4       	ldi	r30, 0x4E	; 78
    17e8:	f0 e0       	ldi	r31, 0x00	; 0
    17ea:	80 81       	ld	r24, Z
    17ec:	88 60       	ori	r24, 0x08	; 8
    17ee:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    17f0:	ae e4       	ldi	r26, 0x4E	; 78
    17f2:	b0 e0       	ldi	r27, 0x00	; 0
    17f4:	ee e4       	ldi	r30, 0x4E	; 78
    17f6:	f0 e0       	ldi	r31, 0x00	; 0
    17f8:	80 81       	ld	r24, Z
    17fa:	80 61       	ori	r24, 0x10	; 16
    17fc:	8c 93       	st	X, r24
    17fe:	39 c0       	rjmp	.+114    	; 0x1872 <Timer1_Init+0x216>
		break;
		
		case TIMER1_PHASECORRECT_ICR_MODE:
		CLR_BIT(TCCR1A,WGM10);
    1800:	af e4       	ldi	r26, 0x4F	; 79
    1802:	b0 e0       	ldi	r27, 0x00	; 0
    1804:	ef e4       	ldi	r30, 0x4F	; 79
    1806:	f0 e0       	ldi	r31, 0x00	; 0
    1808:	80 81       	ld	r24, Z
    180a:	8e 7f       	andi	r24, 0xFE	; 254
    180c:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    180e:	af e4       	ldi	r26, 0x4F	; 79
    1810:	b0 e0       	ldi	r27, 0x00	; 0
    1812:	ef e4       	ldi	r30, 0x4F	; 79
    1814:	f0 e0       	ldi	r31, 0x00	; 0
    1816:	80 81       	ld	r24, Z
    1818:	82 60       	ori	r24, 0x02	; 2
    181a:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B,WGM12);
    181c:	ae e4       	ldi	r26, 0x4E	; 78
    181e:	b0 e0       	ldi	r27, 0x00	; 0
    1820:	ee e4       	ldi	r30, 0x4E	; 78
    1822:	f0 e0       	ldi	r31, 0x00	; 0
    1824:	80 81       	ld	r24, Z
    1826:	87 7f       	andi	r24, 0xF7	; 247
    1828:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    182a:	ae e4       	ldi	r26, 0x4E	; 78
    182c:	b0 e0       	ldi	r27, 0x00	; 0
    182e:	ee e4       	ldi	r30, 0x4E	; 78
    1830:	f0 e0       	ldi	r31, 0x00	; 0
    1832:	80 81       	ld	r24, Z
    1834:	80 61       	ori	r24, 0x10	; 16
    1836:	8c 93       	st	X, r24
    1838:	1c c0       	rjmp	.+56     	; 0x1872 <Timer1_Init+0x216>
		break;
		
		case TIMER1_PHASECORRECT_OCRA_MODE:
		SET_BIT(TCCR1A,WGM10);
    183a:	af e4       	ldi	r26, 0x4F	; 79
    183c:	b0 e0       	ldi	r27, 0x00	; 0
    183e:	ef e4       	ldi	r30, 0x4F	; 79
    1840:	f0 e0       	ldi	r31, 0x00	; 0
    1842:	80 81       	ld	r24, Z
    1844:	81 60       	ori	r24, 0x01	; 1
    1846:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    1848:	af e4       	ldi	r26, 0x4F	; 79
    184a:	b0 e0       	ldi	r27, 0x00	; 0
    184c:	ef e4       	ldi	r30, 0x4F	; 79
    184e:	f0 e0       	ldi	r31, 0x00	; 0
    1850:	80 81       	ld	r24, Z
    1852:	82 60       	ori	r24, 0x02	; 2
    1854:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B,WGM12);
    1856:	ae e4       	ldi	r26, 0x4E	; 78
    1858:	b0 e0       	ldi	r27, 0x00	; 0
    185a:	ee e4       	ldi	r30, 0x4E	; 78
    185c:	f0 e0       	ldi	r31, 0x00	; 0
    185e:	80 81       	ld	r24, Z
    1860:	87 7f       	andi	r24, 0xF7	; 247
    1862:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    1864:	ae e4       	ldi	r26, 0x4E	; 78
    1866:	b0 e0       	ldi	r27, 0x00	; 0
    1868:	ee e4       	ldi	r30, 0x4E	; 78
    186a:	f0 e0       	ldi	r31, 0x00	; 0
    186c:	80 81       	ld	r24, Z
    186e:	80 61       	ori	r24, 0x10	; 16
    1870:	8c 93       	st	X, r24
		break;
	}
	switch (oc1a_mode)
    1872:	8b 81       	ldd	r24, Y+3	; 0x03
    1874:	28 2f       	mov	r18, r24
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	38 87       	std	Y+8, r19	; 0x08
    187a:	2f 83       	std	Y+7, r18	; 0x07
    187c:	8f 81       	ldd	r24, Y+7	; 0x07
    187e:	98 85       	ldd	r25, Y+8	; 0x08
    1880:	81 30       	cpi	r24, 0x01	; 1
    1882:	91 05       	cpc	r25, r1
    1884:	21 f1       	breq	.+72     	; 0x18ce <Timer1_Init+0x272>
    1886:	2f 81       	ldd	r18, Y+7	; 0x07
    1888:	38 85       	ldd	r19, Y+8	; 0x08
    188a:	22 30       	cpi	r18, 0x02	; 2
    188c:	31 05       	cpc	r19, r1
    188e:	2c f4       	brge	.+10     	; 0x189a <Timer1_Init+0x23e>
    1890:	8f 81       	ldd	r24, Y+7	; 0x07
    1892:	98 85       	ldd	r25, Y+8	; 0x08
    1894:	00 97       	sbiw	r24, 0x00	; 0
    1896:	61 f0       	breq	.+24     	; 0x18b0 <Timer1_Init+0x254>
    1898:	46 c0       	rjmp	.+140    	; 0x1926 <Timer1_Init+0x2ca>
    189a:	2f 81       	ldd	r18, Y+7	; 0x07
    189c:	38 85       	ldd	r19, Y+8	; 0x08
    189e:	22 30       	cpi	r18, 0x02	; 2
    18a0:	31 05       	cpc	r19, r1
    18a2:	21 f1       	breq	.+72     	; 0x18ec <Timer1_Init+0x290>
    18a4:	8f 81       	ldd	r24, Y+7	; 0x07
    18a6:	98 85       	ldd	r25, Y+8	; 0x08
    18a8:	83 30       	cpi	r24, 0x03	; 3
    18aa:	91 05       	cpc	r25, r1
    18ac:	71 f1       	breq	.+92     	; 0x190a <Timer1_Init+0x2ae>
    18ae:	3b c0       	rjmp	.+118    	; 0x1926 <Timer1_Init+0x2ca>
	{
		case OCRA_DISCONNECTED:
		CLR_BIT(TCCR1A,COM1A0);
    18b0:	af e4       	ldi	r26, 0x4F	; 79
    18b2:	b0 e0       	ldi	r27, 0x00	; 0
    18b4:	ef e4       	ldi	r30, 0x4F	; 79
    18b6:	f0 e0       	ldi	r31, 0x00	; 0
    18b8:	80 81       	ld	r24, Z
    18ba:	8f 7b       	andi	r24, 0xBF	; 191
    18bc:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A,COM1A1);
    18be:	af e4       	ldi	r26, 0x4F	; 79
    18c0:	b0 e0       	ldi	r27, 0x00	; 0
    18c2:	ef e4       	ldi	r30, 0x4F	; 79
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	80 81       	ld	r24, Z
    18c8:	8f 77       	andi	r24, 0x7F	; 127
    18ca:	8c 93       	st	X, r24
    18cc:	2c c0       	rjmp	.+88     	; 0x1926 <Timer1_Init+0x2ca>
		break;
		case OCRA_TOGGLE:
		SET_BIT(TCCR1A,COM1A0);
    18ce:	af e4       	ldi	r26, 0x4F	; 79
    18d0:	b0 e0       	ldi	r27, 0x00	; 0
    18d2:	ef e4       	ldi	r30, 0x4F	; 79
    18d4:	f0 e0       	ldi	r31, 0x00	; 0
    18d6:	80 81       	ld	r24, Z
    18d8:	80 64       	ori	r24, 0x40	; 64
    18da:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A,COM1A1);
    18dc:	af e4       	ldi	r26, 0x4F	; 79
    18de:	b0 e0       	ldi	r27, 0x00	; 0
    18e0:	ef e4       	ldi	r30, 0x4F	; 79
    18e2:	f0 e0       	ldi	r31, 0x00	; 0
    18e4:	80 81       	ld	r24, Z
    18e6:	8f 77       	andi	r24, 0x7F	; 127
    18e8:	8c 93       	st	X, r24
    18ea:	1d c0       	rjmp	.+58     	; 0x1926 <Timer1_Init+0x2ca>
		break;
		case OCRA_NON_INVERTING:
		CLR_BIT(TCCR1A,COM1A0);
    18ec:	af e4       	ldi	r26, 0x4F	; 79
    18ee:	b0 e0       	ldi	r27, 0x00	; 0
    18f0:	ef e4       	ldi	r30, 0x4F	; 79
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	8f 7b       	andi	r24, 0xBF	; 191
    18f8:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1A1);
    18fa:	af e4       	ldi	r26, 0x4F	; 79
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	ef e4       	ldi	r30, 0x4F	; 79
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	80 68       	ori	r24, 0x80	; 128
    1906:	8c 93       	st	X, r24
    1908:	0e c0       	rjmp	.+28     	; 0x1926 <Timer1_Init+0x2ca>
		break;
		case OCRA_INVERTING:
		SET_BIT(TCCR1A,COM1A0);
    190a:	af e4       	ldi	r26, 0x4F	; 79
    190c:	b0 e0       	ldi	r27, 0x00	; 0
    190e:	ef e4       	ldi	r30, 0x4F	; 79
    1910:	f0 e0       	ldi	r31, 0x00	; 0
    1912:	80 81       	ld	r24, Z
    1914:	80 64       	ori	r24, 0x40	; 64
    1916:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1A1);
    1918:	af e4       	ldi	r26, 0x4F	; 79
    191a:	b0 e0       	ldi	r27, 0x00	; 0
    191c:	ef e4       	ldi	r30, 0x4F	; 79
    191e:	f0 e0       	ldi	r31, 0x00	; 0
    1920:	80 81       	ld	r24, Z
    1922:	80 68       	ori	r24, 0x80	; 128
    1924:	8c 93       	st	X, r24
		break;
	}
	switch (oc1b_mode)
    1926:	8c 81       	ldd	r24, Y+4	; 0x04
    1928:	28 2f       	mov	r18, r24
    192a:	30 e0       	ldi	r19, 0x00	; 0
    192c:	3e 83       	std	Y+6, r19	; 0x06
    192e:	2d 83       	std	Y+5, r18	; 0x05
    1930:	8d 81       	ldd	r24, Y+5	; 0x05
    1932:	9e 81       	ldd	r25, Y+6	; 0x06
    1934:	81 30       	cpi	r24, 0x01	; 1
    1936:	91 05       	cpc	r25, r1
    1938:	21 f1       	breq	.+72     	; 0x1982 <Timer1_Init+0x326>
    193a:	2d 81       	ldd	r18, Y+5	; 0x05
    193c:	3e 81       	ldd	r19, Y+6	; 0x06
    193e:	22 30       	cpi	r18, 0x02	; 2
    1940:	31 05       	cpc	r19, r1
    1942:	2c f4       	brge	.+10     	; 0x194e <Timer1_Init+0x2f2>
    1944:	8d 81       	ldd	r24, Y+5	; 0x05
    1946:	9e 81       	ldd	r25, Y+6	; 0x06
    1948:	00 97       	sbiw	r24, 0x00	; 0
    194a:	61 f0       	breq	.+24     	; 0x1964 <Timer1_Init+0x308>
    194c:	46 c0       	rjmp	.+140    	; 0x19da <Timer1_Init+0x37e>
    194e:	2d 81       	ldd	r18, Y+5	; 0x05
    1950:	3e 81       	ldd	r19, Y+6	; 0x06
    1952:	22 30       	cpi	r18, 0x02	; 2
    1954:	31 05       	cpc	r19, r1
    1956:	21 f1       	breq	.+72     	; 0x19a0 <Timer1_Init+0x344>
    1958:	8d 81       	ldd	r24, Y+5	; 0x05
    195a:	9e 81       	ldd	r25, Y+6	; 0x06
    195c:	83 30       	cpi	r24, 0x03	; 3
    195e:	91 05       	cpc	r25, r1
    1960:	71 f1       	breq	.+92     	; 0x19be <Timer1_Init+0x362>
    1962:	3b c0       	rjmp	.+118    	; 0x19da <Timer1_Init+0x37e>
	{
		case OCRB_DISCONNECTED:
		CLR_BIT(TCCR1A,COM1B0);
    1964:	af e4       	ldi	r26, 0x4F	; 79
    1966:	b0 e0       	ldi	r27, 0x00	; 0
    1968:	ef e4       	ldi	r30, 0x4F	; 79
    196a:	f0 e0       	ldi	r31, 0x00	; 0
    196c:	80 81       	ld	r24, Z
    196e:	8f 7e       	andi	r24, 0xEF	; 239
    1970:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A,COM1B1);
    1972:	af e4       	ldi	r26, 0x4F	; 79
    1974:	b0 e0       	ldi	r27, 0x00	; 0
    1976:	ef e4       	ldi	r30, 0x4F	; 79
    1978:	f0 e0       	ldi	r31, 0x00	; 0
    197a:	80 81       	ld	r24, Z
    197c:	8f 7d       	andi	r24, 0xDF	; 223
    197e:	8c 93       	st	X, r24
    1980:	2c c0       	rjmp	.+88     	; 0x19da <Timer1_Init+0x37e>
		break;
		case OCRB_TOGGLE:
		SET_BIT(TCCR1A,COM1B0);
    1982:	af e4       	ldi	r26, 0x4F	; 79
    1984:	b0 e0       	ldi	r27, 0x00	; 0
    1986:	ef e4       	ldi	r30, 0x4F	; 79
    1988:	f0 e0       	ldi	r31, 0x00	; 0
    198a:	80 81       	ld	r24, Z
    198c:	80 61       	ori	r24, 0x10	; 16
    198e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1A,COM1B1);
    1990:	af e4       	ldi	r26, 0x4F	; 79
    1992:	b0 e0       	ldi	r27, 0x00	; 0
    1994:	ef e4       	ldi	r30, 0x4F	; 79
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	80 81       	ld	r24, Z
    199a:	8f 7d       	andi	r24, 0xDF	; 223
    199c:	8c 93       	st	X, r24
    199e:	1d c0       	rjmp	.+58     	; 0x19da <Timer1_Init+0x37e>
		break;
		case OCRB_NON_INVERTING:
		CLR_BIT(TCCR1A,COM1B0);
    19a0:	af e4       	ldi	r26, 0x4F	; 79
    19a2:	b0 e0       	ldi	r27, 0x00	; 0
    19a4:	ef e4       	ldi	r30, 0x4F	; 79
    19a6:	f0 e0       	ldi	r31, 0x00	; 0
    19a8:	80 81       	ld	r24, Z
    19aa:	8f 7e       	andi	r24, 0xEF	; 239
    19ac:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1B1);
    19ae:	af e4       	ldi	r26, 0x4F	; 79
    19b0:	b0 e0       	ldi	r27, 0x00	; 0
    19b2:	ef e4       	ldi	r30, 0x4F	; 79
    19b4:	f0 e0       	ldi	r31, 0x00	; 0
    19b6:	80 81       	ld	r24, Z
    19b8:	80 62       	ori	r24, 0x20	; 32
    19ba:	8c 93       	st	X, r24
    19bc:	0e c0       	rjmp	.+28     	; 0x19da <Timer1_Init+0x37e>
		break;
		case OCRB_INVERTING:
		SET_BIT(TCCR1A,COM1B0);
    19be:	af e4       	ldi	r26, 0x4F	; 79
    19c0:	b0 e0       	ldi	r27, 0x00	; 0
    19c2:	ef e4       	ldi	r30, 0x4F	; 79
    19c4:	f0 e0       	ldi	r31, 0x00	; 0
    19c6:	80 81       	ld	r24, Z
    19c8:	80 61       	ori	r24, 0x10	; 16
    19ca:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1B1);
    19cc:	af e4       	ldi	r26, 0x4F	; 79
    19ce:	b0 e0       	ldi	r27, 0x00	; 0
    19d0:	ef e4       	ldi	r30, 0x4F	; 79
    19d2:	f0 e0       	ldi	r31, 0x00	; 0
    19d4:	80 81       	ld	r24, Z
    19d6:	80 62       	ori	r24, 0x20	; 32
    19d8:	8c 93       	st	X, r24
		break;
	}
	
	
	TCCR1B&=0XF8;
    19da:	ae e4       	ldi	r26, 0x4E	; 78
    19dc:	b0 e0       	ldi	r27, 0x00	; 0
    19de:	ee e4       	ldi	r30, 0x4E	; 78
    19e0:	f0 e0       	ldi	r31, 0x00	; 0
    19e2:	80 81       	ld	r24, Z
    19e4:	88 7f       	andi	r24, 0xF8	; 248
    19e6:	8c 93       	st	X, r24
	TCCR1B|=scaler;
    19e8:	ae e4       	ldi	r26, 0x4E	; 78
    19ea:	b0 e0       	ldi	r27, 0x00	; 0
    19ec:	ee e4       	ldi	r30, 0x4E	; 78
    19ee:	f0 e0       	ldi	r31, 0x00	; 0
    19f0:	90 81       	ld	r25, Z
    19f2:	8a 81       	ldd	r24, Y+2	; 0x02
    19f4:	89 2b       	or	r24, r25
    19f6:	8c 93       	st	X, r24

}
    19f8:	2a 96       	adiw	r28, 0x0a	; 10
    19fa:	0f b6       	in	r0, 0x3f	; 63
    19fc:	f8 94       	cli
    19fe:	de bf       	out	0x3e, r29	; 62
    1a00:	0f be       	out	0x3f, r0	; 63
    1a02:	cd bf       	out	0x3d, r28	; 61
    1a04:	cf 91       	pop	r28
    1a06:	df 91       	pop	r29
    1a08:	08 95       	ret

00001a0a <Timer1_InputCaptureEdge>:

void Timer1_InputCaptureEdge(ICU_Edge_type edge)
{
    1a0a:	df 93       	push	r29
    1a0c:	cf 93       	push	r28
    1a0e:	0f 92       	push	r0
    1a10:	cd b7       	in	r28, 0x3d	; 61
    1a12:	de b7       	in	r29, 0x3e	; 62
    1a14:	89 83       	std	Y+1, r24	; 0x01
	if(edge==RISING)
    1a16:	89 81       	ldd	r24, Y+1	; 0x01
    1a18:	88 23       	and	r24, r24
    1a1a:	41 f4       	brne	.+16     	; 0x1a2c <Timer1_InputCaptureEdge+0x22>
	SET_BIT(TCCR1B,ICES1);
    1a1c:	ae e4       	ldi	r26, 0x4E	; 78
    1a1e:	b0 e0       	ldi	r27, 0x00	; 0
    1a20:	ee e4       	ldi	r30, 0x4E	; 78
    1a22:	f0 e0       	ldi	r31, 0x00	; 0
    1a24:	80 81       	ld	r24, Z
    1a26:	80 64       	ori	r24, 0x40	; 64
    1a28:	8c 93       	st	X, r24
    1a2a:	0a c0       	rjmp	.+20     	; 0x1a40 <Timer1_InputCaptureEdge+0x36>
	
	else if(edge==FALLING)
    1a2c:	89 81       	ldd	r24, Y+1	; 0x01
    1a2e:	81 30       	cpi	r24, 0x01	; 1
    1a30:	39 f4       	brne	.+14     	; 0x1a40 <Timer1_InputCaptureEdge+0x36>
	CLR_BIT(TCCR1B,ICES1);
    1a32:	ae e4       	ldi	r26, 0x4E	; 78
    1a34:	b0 e0       	ldi	r27, 0x00	; 0
    1a36:	ee e4       	ldi	r30, 0x4E	; 78
    1a38:	f0 e0       	ldi	r31, 0x00	; 0
    1a3a:	80 81       	ld	r24, Z
    1a3c:	8f 7b       	andi	r24, 0xBF	; 191
    1a3e:	8c 93       	st	X, r24

}
    1a40:	0f 90       	pop	r0
    1a42:	cf 91       	pop	r28
    1a44:	df 91       	pop	r29
    1a46:	08 95       	ret

00001a48 <Timer1_WriteToTCNT1>:

void Timer1_WriteToTCNT1(u16 Value)
{
    1a48:	df 93       	push	r29
    1a4a:	cf 93       	push	r28
    1a4c:	00 d0       	rcall	.+0      	; 0x1a4e <Timer1_WriteToTCNT1+0x6>
    1a4e:	cd b7       	in	r28, 0x3d	; 61
    1a50:	de b7       	in	r29, 0x3e	; 62
    1a52:	9a 83       	std	Y+2, r25	; 0x02
    1a54:	89 83       	std	Y+1, r24	; 0x01
	ASSIGN_REG(TCNT1 , Value);
    1a56:	ec e4       	ldi	r30, 0x4C	; 76
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	89 81       	ldd	r24, Y+1	; 0x01
    1a5c:	9a 81       	ldd	r25, Y+2	; 0x02
    1a5e:	91 83       	std	Z+1, r25	; 0x01
    1a60:	80 83       	st	Z, r24
}
    1a62:	0f 90       	pop	r0
    1a64:	0f 90       	pop	r0
    1a66:	cf 91       	pop	r28
    1a68:	df 91       	pop	r29
    1a6a:	08 95       	ret

00001a6c <Timer1_ReadTCNT1>:


u16 Timer1_ReadTCNT1(void)
{
    1a6c:	df 93       	push	r29
    1a6e:	cf 93       	push	r28
    1a70:	cd b7       	in	r28, 0x3d	; 61
    1a72:	de b7       	in	r29, 0x3e	; 62
	return TCNT1;	
    1a74:	ec e4       	ldi	r30, 0x4C	; 76
    1a76:	f0 e0       	ldi	r31, 0x00	; 0
    1a78:	80 81       	ld	r24, Z
    1a7a:	91 81       	ldd	r25, Z+1	; 0x01
}
    1a7c:	cf 91       	pop	r28
    1a7e:	df 91       	pop	r29
    1a80:	08 95       	ret

00001a82 <Timer1_ICU_InterruptEnable>:

/****************************Timer 1 Interrupt functions**************************************/

void Timer1_ICU_InterruptEnable(void)
{
    1a82:	df 93       	push	r29
    1a84:	cf 93       	push	r28
    1a86:	cd b7       	in	r28, 0x3d	; 61
    1a88:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TICIE1);
    1a8a:	a9 e5       	ldi	r26, 0x59	; 89
    1a8c:	b0 e0       	ldi	r27, 0x00	; 0
    1a8e:	e9 e5       	ldi	r30, 0x59	; 89
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	80 81       	ld	r24, Z
    1a94:	80 62       	ori	r24, 0x20	; 32
    1a96:	8c 93       	st	X, r24
}
    1a98:	cf 91       	pop	r28
    1a9a:	df 91       	pop	r29
    1a9c:	08 95       	ret

00001a9e <Timer1_ICU_InterruptDisable>:
void Timer1_ICU_InterruptDisable(void)
{
    1a9e:	df 93       	push	r29
    1aa0:	cf 93       	push	r28
    1aa2:	cd b7       	in	r28, 0x3d	; 61
    1aa4:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TICIE1);
    1aa6:	a9 e5       	ldi	r26, 0x59	; 89
    1aa8:	b0 e0       	ldi	r27, 0x00	; 0
    1aaa:	e9 e5       	ldi	r30, 0x59	; 89
    1aac:	f0 e0       	ldi	r31, 0x00	; 0
    1aae:	80 81       	ld	r24, Z
    1ab0:	8f 7d       	andi	r24, 0xDF	; 223
    1ab2:	8c 93       	st	X, r24
}
    1ab4:	cf 91       	pop	r28
    1ab6:	df 91       	pop	r29
    1ab8:	08 95       	ret

00001aba <Timer1_OVF_InterruptEnable>:
void Timer1_OVF_InterruptEnable(void)
{
    1aba:	df 93       	push	r29
    1abc:	cf 93       	push	r28
    1abe:	cd b7       	in	r28, 0x3d	; 61
    1ac0:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE1);
    1ac2:	a9 e5       	ldi	r26, 0x59	; 89
    1ac4:	b0 e0       	ldi	r27, 0x00	; 0
    1ac6:	e9 e5       	ldi	r30, 0x59	; 89
    1ac8:	f0 e0       	ldi	r31, 0x00	; 0
    1aca:	80 81       	ld	r24, Z
    1acc:	84 60       	ori	r24, 0x04	; 4
    1ace:	8c 93       	st	X, r24
}
    1ad0:	cf 91       	pop	r28
    1ad2:	df 91       	pop	r29
    1ad4:	08 95       	ret

00001ad6 <Timer1_OVF_InterruptDisable>:
void Timer1_OVF_InterruptDisable(void)
{
    1ad6:	df 93       	push	r29
    1ad8:	cf 93       	push	r28
    1ada:	cd b7       	in	r28, 0x3d	; 61
    1adc:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TOIE1);
    1ade:	a9 e5       	ldi	r26, 0x59	; 89
    1ae0:	b0 e0       	ldi	r27, 0x00	; 0
    1ae2:	e9 e5       	ldi	r30, 0x59	; 89
    1ae4:	f0 e0       	ldi	r31, 0x00	; 0
    1ae6:	80 81       	ld	r24, Z
    1ae8:	8b 7f       	andi	r24, 0xFB	; 251
    1aea:	8c 93       	st	X, r24
}
    1aec:	cf 91       	pop	r28
    1aee:	df 91       	pop	r29
    1af0:	08 95       	ret

00001af2 <Timer1_OCA_InterruptEnable>:
void Timer1_OCA_InterruptEnable(void)
{
    1af2:	df 93       	push	r29
    1af4:	cf 93       	push	r28
    1af6:	cd b7       	in	r28, 0x3d	; 61
    1af8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1A);
    1afa:	a9 e5       	ldi	r26, 0x59	; 89
    1afc:	b0 e0       	ldi	r27, 0x00	; 0
    1afe:	e9 e5       	ldi	r30, 0x59	; 89
    1b00:	f0 e0       	ldi	r31, 0x00	; 0
    1b02:	80 81       	ld	r24, Z
    1b04:	80 61       	ori	r24, 0x10	; 16
    1b06:	8c 93       	st	X, r24
}
    1b08:	cf 91       	pop	r28
    1b0a:	df 91       	pop	r29
    1b0c:	08 95       	ret

00001b0e <Timer1_OCA_InterruptDisable>:
void Timer1_OCA_InterruptDisable(void)
{
    1b0e:	df 93       	push	r29
    1b10:	cf 93       	push	r28
    1b12:	cd b7       	in	r28, 0x3d	; 61
    1b14:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,OCIE1A);
    1b16:	a9 e5       	ldi	r26, 0x59	; 89
    1b18:	b0 e0       	ldi	r27, 0x00	; 0
    1b1a:	e9 e5       	ldi	r30, 0x59	; 89
    1b1c:	f0 e0       	ldi	r31, 0x00	; 0
    1b1e:	80 81       	ld	r24, Z
    1b20:	8f 7e       	andi	r24, 0xEF	; 239
    1b22:	8c 93       	st	X, r24
}
    1b24:	cf 91       	pop	r28
    1b26:	df 91       	pop	r29
    1b28:	08 95       	ret

00001b2a <Timer1_OCB_InterruptEnable>:
void Timer1_OCB_InterruptEnable(void)
{
    1b2a:	df 93       	push	r29
    1b2c:	cf 93       	push	r28
    1b2e:	cd b7       	in	r28, 0x3d	; 61
    1b30:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1B);
    1b32:	a9 e5       	ldi	r26, 0x59	; 89
    1b34:	b0 e0       	ldi	r27, 0x00	; 0
    1b36:	e9 e5       	ldi	r30, 0x59	; 89
    1b38:	f0 e0       	ldi	r31, 0x00	; 0
    1b3a:	80 81       	ld	r24, Z
    1b3c:	88 60       	ori	r24, 0x08	; 8
    1b3e:	8c 93       	st	X, r24
}
    1b40:	cf 91       	pop	r28
    1b42:	df 91       	pop	r29
    1b44:	08 95       	ret

00001b46 <Timer1_OCB_InterruptDisable>:
void Timer1_OCB_InterruptDisable(void)
{
    1b46:	df 93       	push	r29
    1b48:	cf 93       	push	r28
    1b4a:	cd b7       	in	r28, 0x3d	; 61
    1b4c:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,OCIE1B);
    1b4e:	a9 e5       	ldi	r26, 0x59	; 89
    1b50:	b0 e0       	ldi	r27, 0x00	; 0
    1b52:	e9 e5       	ldi	r30, 0x59	; 89
    1b54:	f0 e0       	ldi	r31, 0x00	; 0
    1b56:	80 81       	ld	r24, Z
    1b58:	87 7f       	andi	r24, 0xF7	; 247
    1b5a:	8c 93       	st	X, r24
}
    1b5c:	cf 91       	pop	r28
    1b5e:	df 91       	pop	r29
    1b60:	08 95       	ret

00001b62 <Timer1_OVF_SetCallBack>:

/*********************************Timer 1 Call Back functions*****************************************/

void Timer1_OVF_SetCallBack(void(*LocalFptr)(void))
{
    1b62:	df 93       	push	r29
    1b64:	cf 93       	push	r28
    1b66:	00 d0       	rcall	.+0      	; 0x1b68 <Timer1_OVF_SetCallBack+0x6>
    1b68:	cd b7       	in	r28, 0x3d	; 61
    1b6a:	de b7       	in	r29, 0x3e	; 62
    1b6c:	9a 83       	std	Y+2, r25	; 0x02
    1b6e:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OVF_Fptr=LocalFptr;
    1b70:	89 81       	ldd	r24, Y+1	; 0x01
    1b72:	9a 81       	ldd	r25, Y+2	; 0x02
    1b74:	90 93 9a 00 	sts	0x009A, r25
    1b78:	80 93 99 00 	sts	0x0099, r24
}
    1b7c:	0f 90       	pop	r0
    1b7e:	0f 90       	pop	r0
    1b80:	cf 91       	pop	r28
    1b82:	df 91       	pop	r29
    1b84:	08 95       	ret

00001b86 <Timer1_OCA_SetCallBack>:
void Timer1_OCA_SetCallBack(void(*LocalFptr)(void))
{
    1b86:	df 93       	push	r29
    1b88:	cf 93       	push	r28
    1b8a:	00 d0       	rcall	.+0      	; 0x1b8c <Timer1_OCA_SetCallBack+0x6>
    1b8c:	cd b7       	in	r28, 0x3d	; 61
    1b8e:	de b7       	in	r29, 0x3e	; 62
    1b90:	9a 83       	std	Y+2, r25	; 0x02
    1b92:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OCA_Fptr=LocalFptr;
    1b94:	89 81       	ldd	r24, Y+1	; 0x01
    1b96:	9a 81       	ldd	r25, Y+2	; 0x02
    1b98:	90 93 9c 00 	sts	0x009C, r25
    1b9c:	80 93 9b 00 	sts	0x009B, r24
}
    1ba0:	0f 90       	pop	r0
    1ba2:	0f 90       	pop	r0
    1ba4:	cf 91       	pop	r28
    1ba6:	df 91       	pop	r29
    1ba8:	08 95       	ret

00001baa <Timer1_OCB_SetCallBack>:
void Timer1_OCB_SetCallBack(void(*LocalFptr)(void))
{
    1baa:	df 93       	push	r29
    1bac:	cf 93       	push	r28
    1bae:	00 d0       	rcall	.+0      	; 0x1bb0 <Timer1_OCB_SetCallBack+0x6>
    1bb0:	cd b7       	in	r28, 0x3d	; 61
    1bb2:	de b7       	in	r29, 0x3e	; 62
    1bb4:	9a 83       	std	Y+2, r25	; 0x02
    1bb6:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OCB_Fptr=LocalFptr;
    1bb8:	89 81       	ldd	r24, Y+1	; 0x01
    1bba:	9a 81       	ldd	r25, Y+2	; 0x02
    1bbc:	90 93 9e 00 	sts	0x009E, r25
    1bc0:	80 93 9d 00 	sts	0x009D, r24
}
    1bc4:	0f 90       	pop	r0
    1bc6:	0f 90       	pop	r0
    1bc8:	cf 91       	pop	r28
    1bca:	df 91       	pop	r29
    1bcc:	08 95       	ret

00001bce <Timer1_ICU_SetCallBack>:
void Timer1_ICU_SetCallBack(void(*LocalFptr)(void))
{
    1bce:	df 93       	push	r29
    1bd0:	cf 93       	push	r28
    1bd2:	00 d0       	rcall	.+0      	; 0x1bd4 <Timer1_ICU_SetCallBack+0x6>
    1bd4:	cd b7       	in	r28, 0x3d	; 61
    1bd6:	de b7       	in	r29, 0x3e	; 62
    1bd8:	9a 83       	std	Y+2, r25	; 0x02
    1bda:	89 83       	std	Y+1, r24	; 0x01
	Timer1_ICU_Fptr=LocalFptr;
    1bdc:	89 81       	ldd	r24, Y+1	; 0x01
    1bde:	9a 81       	ldd	r25, Y+2	; 0x02
    1be0:	90 93 a0 00 	sts	0x00A0, r25
    1be4:	80 93 9f 00 	sts	0x009F, r24
}
    1be8:	0f 90       	pop	r0
    1bea:	0f 90       	pop	r0
    1bec:	cf 91       	pop	r28
    1bee:	df 91       	pop	r29
    1bf0:	08 95       	ret

00001bf2 <__vector_9>:

/*********************************Timer 1 ISR functions*********************************************/
ISR(TIMER1_OVF_vect)
{
    1bf2:	1f 92       	push	r1
    1bf4:	0f 92       	push	r0
    1bf6:	0f b6       	in	r0, 0x3f	; 63
    1bf8:	0f 92       	push	r0
    1bfa:	11 24       	eor	r1, r1
    1bfc:	2f 93       	push	r18
    1bfe:	3f 93       	push	r19
    1c00:	4f 93       	push	r20
    1c02:	5f 93       	push	r21
    1c04:	6f 93       	push	r22
    1c06:	7f 93       	push	r23
    1c08:	8f 93       	push	r24
    1c0a:	9f 93       	push	r25
    1c0c:	af 93       	push	r26
    1c0e:	bf 93       	push	r27
    1c10:	ef 93       	push	r30
    1c12:	ff 93       	push	r31
    1c14:	df 93       	push	r29
    1c16:	cf 93       	push	r28
    1c18:	cd b7       	in	r28, 0x3d	; 61
    1c1a:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OVF_Fptr!=NULLPTR)
    1c1c:	80 91 99 00 	lds	r24, 0x0099
    1c20:	90 91 9a 00 	lds	r25, 0x009A
    1c24:	00 97       	sbiw	r24, 0x00	; 0
    1c26:	29 f0       	breq	.+10     	; 0x1c32 <__vector_9+0x40>
	{
		Timer1_OVF_Fptr();
    1c28:	e0 91 99 00 	lds	r30, 0x0099
    1c2c:	f0 91 9a 00 	lds	r31, 0x009A
    1c30:	09 95       	icall
	}
}
    1c32:	cf 91       	pop	r28
    1c34:	df 91       	pop	r29
    1c36:	ff 91       	pop	r31
    1c38:	ef 91       	pop	r30
    1c3a:	bf 91       	pop	r27
    1c3c:	af 91       	pop	r26
    1c3e:	9f 91       	pop	r25
    1c40:	8f 91       	pop	r24
    1c42:	7f 91       	pop	r23
    1c44:	6f 91       	pop	r22
    1c46:	5f 91       	pop	r21
    1c48:	4f 91       	pop	r20
    1c4a:	3f 91       	pop	r19
    1c4c:	2f 91       	pop	r18
    1c4e:	0f 90       	pop	r0
    1c50:	0f be       	out	0x3f, r0	; 63
    1c52:	0f 90       	pop	r0
    1c54:	1f 90       	pop	r1
    1c56:	18 95       	reti

00001c58 <__vector_7>:
ISR(TIMER1_OCA_vect)
{
    1c58:	1f 92       	push	r1
    1c5a:	0f 92       	push	r0
    1c5c:	0f b6       	in	r0, 0x3f	; 63
    1c5e:	0f 92       	push	r0
    1c60:	11 24       	eor	r1, r1
    1c62:	2f 93       	push	r18
    1c64:	3f 93       	push	r19
    1c66:	4f 93       	push	r20
    1c68:	5f 93       	push	r21
    1c6a:	6f 93       	push	r22
    1c6c:	7f 93       	push	r23
    1c6e:	8f 93       	push	r24
    1c70:	9f 93       	push	r25
    1c72:	af 93       	push	r26
    1c74:	bf 93       	push	r27
    1c76:	ef 93       	push	r30
    1c78:	ff 93       	push	r31
    1c7a:	df 93       	push	r29
    1c7c:	cf 93       	push	r28
    1c7e:	cd b7       	in	r28, 0x3d	; 61
    1c80:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OCA_Fptr!=NULLPTR)
    1c82:	80 91 9b 00 	lds	r24, 0x009B
    1c86:	90 91 9c 00 	lds	r25, 0x009C
    1c8a:	00 97       	sbiw	r24, 0x00	; 0
    1c8c:	29 f0       	breq	.+10     	; 0x1c98 <__vector_7+0x40>
	{
		Timer1_OCA_Fptr();
    1c8e:	e0 91 9b 00 	lds	r30, 0x009B
    1c92:	f0 91 9c 00 	lds	r31, 0x009C
    1c96:	09 95       	icall
	}
}
    1c98:	cf 91       	pop	r28
    1c9a:	df 91       	pop	r29
    1c9c:	ff 91       	pop	r31
    1c9e:	ef 91       	pop	r30
    1ca0:	bf 91       	pop	r27
    1ca2:	af 91       	pop	r26
    1ca4:	9f 91       	pop	r25
    1ca6:	8f 91       	pop	r24
    1ca8:	7f 91       	pop	r23
    1caa:	6f 91       	pop	r22
    1cac:	5f 91       	pop	r21
    1cae:	4f 91       	pop	r20
    1cb0:	3f 91       	pop	r19
    1cb2:	2f 91       	pop	r18
    1cb4:	0f 90       	pop	r0
    1cb6:	0f be       	out	0x3f, r0	; 63
    1cb8:	0f 90       	pop	r0
    1cba:	1f 90       	pop	r1
    1cbc:	18 95       	reti

00001cbe <__vector_8>:
ISR(TIMER1_OCB_vect)
{
    1cbe:	1f 92       	push	r1
    1cc0:	0f 92       	push	r0
    1cc2:	0f b6       	in	r0, 0x3f	; 63
    1cc4:	0f 92       	push	r0
    1cc6:	11 24       	eor	r1, r1
    1cc8:	2f 93       	push	r18
    1cca:	3f 93       	push	r19
    1ccc:	4f 93       	push	r20
    1cce:	5f 93       	push	r21
    1cd0:	6f 93       	push	r22
    1cd2:	7f 93       	push	r23
    1cd4:	8f 93       	push	r24
    1cd6:	9f 93       	push	r25
    1cd8:	af 93       	push	r26
    1cda:	bf 93       	push	r27
    1cdc:	ef 93       	push	r30
    1cde:	ff 93       	push	r31
    1ce0:	df 93       	push	r29
    1ce2:	cf 93       	push	r28
    1ce4:	cd b7       	in	r28, 0x3d	; 61
    1ce6:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OCB_Fptr!=NULLPTR)
    1ce8:	80 91 9d 00 	lds	r24, 0x009D
    1cec:	90 91 9e 00 	lds	r25, 0x009E
    1cf0:	00 97       	sbiw	r24, 0x00	; 0
    1cf2:	29 f0       	breq	.+10     	; 0x1cfe <__vector_8+0x40>
	{
		Timer1_OCB_Fptr();
    1cf4:	e0 91 9d 00 	lds	r30, 0x009D
    1cf8:	f0 91 9e 00 	lds	r31, 0x009E
    1cfc:	09 95       	icall
	}
}
    1cfe:	cf 91       	pop	r28
    1d00:	df 91       	pop	r29
    1d02:	ff 91       	pop	r31
    1d04:	ef 91       	pop	r30
    1d06:	bf 91       	pop	r27
    1d08:	af 91       	pop	r26
    1d0a:	9f 91       	pop	r25
    1d0c:	8f 91       	pop	r24
    1d0e:	7f 91       	pop	r23
    1d10:	6f 91       	pop	r22
    1d12:	5f 91       	pop	r21
    1d14:	4f 91       	pop	r20
    1d16:	3f 91       	pop	r19
    1d18:	2f 91       	pop	r18
    1d1a:	0f 90       	pop	r0
    1d1c:	0f be       	out	0x3f, r0	; 63
    1d1e:	0f 90       	pop	r0
    1d20:	1f 90       	pop	r1
    1d22:	18 95       	reti

00001d24 <__vector_6>:
ISR(TIMER1_CAPT_vect)
{
    1d24:	1f 92       	push	r1
    1d26:	0f 92       	push	r0
    1d28:	0f b6       	in	r0, 0x3f	; 63
    1d2a:	0f 92       	push	r0
    1d2c:	11 24       	eor	r1, r1
    1d2e:	2f 93       	push	r18
    1d30:	3f 93       	push	r19
    1d32:	4f 93       	push	r20
    1d34:	5f 93       	push	r21
    1d36:	6f 93       	push	r22
    1d38:	7f 93       	push	r23
    1d3a:	8f 93       	push	r24
    1d3c:	9f 93       	push	r25
    1d3e:	af 93       	push	r26
    1d40:	bf 93       	push	r27
    1d42:	ef 93       	push	r30
    1d44:	ff 93       	push	r31
    1d46:	df 93       	push	r29
    1d48:	cf 93       	push	r28
    1d4a:	cd b7       	in	r28, 0x3d	; 61
    1d4c:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_ICU_Fptr!=NULLPTR)
    1d4e:	80 91 9f 00 	lds	r24, 0x009F
    1d52:	90 91 a0 00 	lds	r25, 0x00A0
    1d56:	00 97       	sbiw	r24, 0x00	; 0
    1d58:	29 f0       	breq	.+10     	; 0x1d64 <__vector_6+0x40>
	{
		Timer1_ICU_Fptr();
    1d5a:	e0 91 9f 00 	lds	r30, 0x009F
    1d5e:	f0 91 a0 00 	lds	r31, 0x00A0
    1d62:	09 95       	icall
	}
}
    1d64:	cf 91       	pop	r28
    1d66:	df 91       	pop	r29
    1d68:	ff 91       	pop	r31
    1d6a:	ef 91       	pop	r30
    1d6c:	bf 91       	pop	r27
    1d6e:	af 91       	pop	r26
    1d70:	9f 91       	pop	r25
    1d72:	8f 91       	pop	r24
    1d74:	7f 91       	pop	r23
    1d76:	6f 91       	pop	r22
    1d78:	5f 91       	pop	r21
    1d7a:	4f 91       	pop	r20
    1d7c:	3f 91       	pop	r19
    1d7e:	2f 91       	pop	r18
    1d80:	0f 90       	pop	r0
    1d82:	0f be       	out	0x3f, r0	; 63
    1d84:	0f 90       	pop	r0
    1d86:	1f 90       	pop	r1
    1d88:	18 95       	reti

00001d8a <PWM_Init>:

static void Func_ICU(void);
static void Func_OVF(void);

void PWM_Init(void)
{
    1d8a:	df 93       	push	r29
    1d8c:	cf 93       	push	r28
    1d8e:	cd b7       	in	r28, 0x3d	; 61
    1d90:	de b7       	in	r29, 0x3e	; 62
	Timer1_Init(TIMER1_FASTPWM_ICR_TOP_MODE , TIMER1_SCALER_8 , OCRA_NON_INVERTING , OCRB_DISCONNECTED);
    1d92:	83 e0       	ldi	r24, 0x03	; 3
    1d94:	62 e0       	ldi	r22, 0x02	; 2
    1d96:	42 e0       	ldi	r20, 0x02	; 2
    1d98:	20 e0       	ldi	r18, 0x00	; 0
    1d9a:	0e 94 2e 0b 	call	0x165c	; 0x165c <Timer1_Init>
}
    1d9e:	cf 91       	pop	r28
    1da0:	df 91       	pop	r29
    1da2:	08 95       	ret

00001da4 <PWM_Freq_KHZ>:

void PWM_Freq_KHZ(u16 freq)
{
    1da4:	df 93       	push	r29
    1da6:	cf 93       	push	r28
    1da8:	00 d0       	rcall	.+0      	; 0x1daa <PWM_Freq_KHZ+0x6>
    1daa:	00 d0       	rcall	.+0      	; 0x1dac <PWM_Freq_KHZ+0x8>
    1dac:	cd b7       	in	r28, 0x3d	; 61
    1dae:	de b7       	in	r29, 0x3e	; 62
    1db0:	9c 83       	std	Y+4, r25	; 0x04
    1db2:	8b 83       	std	Y+3, r24	; 0x03
	u16 ttotal;
	
	if(freq > 0)
    1db4:	8b 81       	ldd	r24, Y+3	; 0x03
    1db6:	9c 81       	ldd	r25, Y+4	; 0x04
    1db8:	00 97       	sbiw	r24, 0x00	; 0
    1dba:	d1 f0       	breq	.+52     	; 0x1df0 <PWM_Freq_KHZ+0x4c>
	{
		ttotal = 1000 / freq;       // (10^6*(1/freq*10^3)) us
    1dbc:	88 ee       	ldi	r24, 0xE8	; 232
    1dbe:	93 e0       	ldi	r25, 0x03	; 3
    1dc0:	2b 81       	ldd	r18, Y+3	; 0x03
    1dc2:	3c 81       	ldd	r19, Y+4	; 0x04
    1dc4:	b9 01       	movw	r22, r18
    1dc6:	0e 94 5e 11 	call	0x22bc	; 0x22bc <__udivmodhi4>
    1dca:	cb 01       	movw	r24, r22
    1dcc:	9a 83       	std	Y+2, r25	; 0x02
    1dce:	89 83       	std	Y+1, r24	; 0x01
		if (ttotal >= 1)
    1dd0:	89 81       	ldd	r24, Y+1	; 0x01
    1dd2:	9a 81       	ldd	r25, Y+2	; 0x02
    1dd4:	00 97       	sbiw	r24, 0x00	; 0
    1dd6:	41 f0       	breq	.+16     	; 0x1de8 <PWM_Freq_KHZ+0x44>
		{
			ICR1 = ttotal - 1;
    1dd8:	e6 e4       	ldi	r30, 0x46	; 70
    1dda:	f0 e0       	ldi	r31, 0x00	; 0
    1ddc:	89 81       	ldd	r24, Y+1	; 0x01
    1dde:	9a 81       	ldd	r25, Y+2	; 0x02
    1de0:	01 97       	sbiw	r24, 0x01	; 1
    1de2:	91 83       	std	Z+1, r25	; 0x01
    1de4:	80 83       	st	Z, r24
    1de6:	04 c0       	rjmp	.+8      	; 0x1df0 <PWM_Freq_KHZ+0x4c>
		}
		else{
			ICR1 = 0;
    1de8:	e6 e4       	ldi	r30, 0x46	; 70
    1dea:	f0 e0       	ldi	r31, 0x00	; 0
    1dec:	11 82       	std	Z+1, r1	; 0x01
    1dee:	10 82       	st	Z, r1
		}	
	}
}
    1df0:	0f 90       	pop	r0
    1df2:	0f 90       	pop	r0
    1df4:	0f 90       	pop	r0
    1df6:	0f 90       	pop	r0
    1df8:	cf 91       	pop	r28
    1dfa:	df 91       	pop	r29
    1dfc:	08 95       	ret

00001dfe <PWM_Freq_HZ>:

void PWM_Freq_HZ(u16 freq)
{
    1dfe:	df 93       	push	r29
    1e00:	cf 93       	push	r28
    1e02:	00 d0       	rcall	.+0      	; 0x1e04 <PWM_Freq_HZ+0x6>
    1e04:	00 d0       	rcall	.+0      	; 0x1e06 <PWM_Freq_HZ+0x8>
    1e06:	cd b7       	in	r28, 0x3d	; 61
    1e08:	de b7       	in	r29, 0x3e	; 62
    1e0a:	9c 83       	std	Y+4, r25	; 0x04
    1e0c:	8b 83       	std	Y+3, r24	; 0x03
	u16 ttotal;
	
	if(freq > 0)
    1e0e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e10:	9c 81       	ldd	r25, Y+4	; 0x04
    1e12:	00 97       	sbiw	r24, 0x00	; 0
    1e14:	09 f1       	breq	.+66     	; 0x1e58 <PWM_Freq_HZ+0x5a>
	{
		ttotal = (u32)1000000 / freq;       // (10^6*(1/freq)) us
    1e16:	8b 81       	ldd	r24, Y+3	; 0x03
    1e18:	9c 81       	ldd	r25, Y+4	; 0x04
    1e1a:	9c 01       	movw	r18, r24
    1e1c:	40 e0       	ldi	r20, 0x00	; 0
    1e1e:	50 e0       	ldi	r21, 0x00	; 0
    1e20:	80 e4       	ldi	r24, 0x40	; 64
    1e22:	92 e4       	ldi	r25, 0x42	; 66
    1e24:	af e0       	ldi	r26, 0x0F	; 15
    1e26:	b0 e0       	ldi	r27, 0x00	; 0
    1e28:	bc 01       	movw	r22, r24
    1e2a:	cd 01       	movw	r24, r26
    1e2c:	0e 94 72 11 	call	0x22e4	; 0x22e4 <__udivmodsi4>
    1e30:	da 01       	movw	r26, r20
    1e32:	c9 01       	movw	r24, r18
    1e34:	9a 83       	std	Y+2, r25	; 0x02
    1e36:	89 83       	std	Y+1, r24	; 0x01
		if (ttotal >= 1)
    1e38:	89 81       	ldd	r24, Y+1	; 0x01
    1e3a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e3c:	00 97       	sbiw	r24, 0x00	; 0
    1e3e:	41 f0       	breq	.+16     	; 0x1e50 <PWM_Freq_HZ+0x52>
		{
			ICR1 = ttotal - 1;
    1e40:	e6 e4       	ldi	r30, 0x46	; 70
    1e42:	f0 e0       	ldi	r31, 0x00	; 0
    1e44:	89 81       	ldd	r24, Y+1	; 0x01
    1e46:	9a 81       	ldd	r25, Y+2	; 0x02
    1e48:	01 97       	sbiw	r24, 0x01	; 1
    1e4a:	91 83       	std	Z+1, r25	; 0x01
    1e4c:	80 83       	st	Z, r24
    1e4e:	04 c0       	rjmp	.+8      	; 0x1e58 <PWM_Freq_HZ+0x5a>
		}
		else
		{
			ICR1 = 0;
    1e50:	e6 e4       	ldi	r30, 0x46	; 70
    1e52:	f0 e0       	ldi	r31, 0x00	; 0
    1e54:	11 82       	std	Z+1, r1	; 0x01
    1e56:	10 82       	st	Z, r1
		}	
	}
}
    1e58:	0f 90       	pop	r0
    1e5a:	0f 90       	pop	r0
    1e5c:	0f 90       	pop	r0
    1e5e:	0f 90       	pop	r0
    1e60:	cf 91       	pop	r28
    1e62:	df 91       	pop	r29
    1e64:	08 95       	ret

00001e66 <PWM_Duty>:

void PWM_Duty(u16 duty)
{
    1e66:	ef 92       	push	r14
    1e68:	ff 92       	push	r15
    1e6a:	0f 93       	push	r16
    1e6c:	1f 93       	push	r17
    1e6e:	df 93       	push	r29
    1e70:	cf 93       	push	r28
    1e72:	00 d0       	rcall	.+0      	; 0x1e74 <PWM_Duty+0xe>
    1e74:	00 d0       	rcall	.+0      	; 0x1e76 <PWM_Duty+0x10>
    1e76:	cd b7       	in	r28, 0x3d	; 61
    1e78:	de b7       	in	r29, 0x3e	; 62
    1e7a:	9c 83       	std	Y+4, r25	; 0x04
    1e7c:	8b 83       	std	Y+3, r24	; 0x03
	if (duty <= 100)
    1e7e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e80:	9c 81       	ldd	r25, Y+4	; 0x04
    1e82:	85 36       	cpi	r24, 0x65	; 101
    1e84:	91 05       	cpc	r25, r1
    1e86:	80 f5       	brcc	.+96     	; 0x1ee8 <PWM_Duty+0x82>
	{
		u16 ton = ((u32)duty * (ICR1+1))/100;
    1e88:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e8c:	7c 01       	movw	r14, r24
    1e8e:	00 e0       	ldi	r16, 0x00	; 0
    1e90:	10 e0       	ldi	r17, 0x00	; 0
    1e92:	e6 e4       	ldi	r30, 0x46	; 70
    1e94:	f0 e0       	ldi	r31, 0x00	; 0
    1e96:	80 81       	ld	r24, Z
    1e98:	91 81       	ldd	r25, Z+1	; 0x01
    1e9a:	01 96       	adiw	r24, 0x01	; 1
    1e9c:	9c 01       	movw	r18, r24
    1e9e:	40 e0       	ldi	r20, 0x00	; 0
    1ea0:	50 e0       	ldi	r21, 0x00	; 0
    1ea2:	c8 01       	movw	r24, r16
    1ea4:	b7 01       	movw	r22, r14
    1ea6:	0e 94 33 11 	call	0x2266	; 0x2266 <__mulsi3>
    1eaa:	dc 01       	movw	r26, r24
    1eac:	cb 01       	movw	r24, r22
    1eae:	24 e6       	ldi	r18, 0x64	; 100
    1eb0:	30 e0       	ldi	r19, 0x00	; 0
    1eb2:	40 e0       	ldi	r20, 0x00	; 0
    1eb4:	50 e0       	ldi	r21, 0x00	; 0
    1eb6:	bc 01       	movw	r22, r24
    1eb8:	cd 01       	movw	r24, r26
    1eba:	0e 94 72 11 	call	0x22e4	; 0x22e4 <__udivmodsi4>
    1ebe:	da 01       	movw	r26, r20
    1ec0:	c9 01       	movw	r24, r18
    1ec2:	9a 83       	std	Y+2, r25	; 0x02
    1ec4:	89 83       	std	Y+1, r24	; 0x01
		if (ton > 1)
    1ec6:	89 81       	ldd	r24, Y+1	; 0x01
    1ec8:	9a 81       	ldd	r25, Y+2	; 0x02
    1eca:	82 30       	cpi	r24, 0x02	; 2
    1ecc:	91 05       	cpc	r25, r1
    1ece:	40 f0       	brcs	.+16     	; 0x1ee0 <PWM_Duty+0x7a>
		{
			OCR1A = ton - 1;
    1ed0:	ea e4       	ldi	r30, 0x4A	; 74
    1ed2:	f0 e0       	ldi	r31, 0x00	; 0
    1ed4:	89 81       	ldd	r24, Y+1	; 0x01
    1ed6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ed8:	01 97       	sbiw	r24, 0x01	; 1
    1eda:	91 83       	std	Z+1, r25	; 0x01
    1edc:	80 83       	st	Z, r24
    1ede:	04 c0       	rjmp	.+8      	; 0x1ee8 <PWM_Duty+0x82>
		}
		else
		{
			OCR1A = 0;
    1ee0:	ea e4       	ldi	r30, 0x4A	; 74
    1ee2:	f0 e0       	ldi	r31, 0x00	; 0
    1ee4:	11 82       	std	Z+1, r1	; 0x01
    1ee6:	10 82       	st	Z, r1
		}
	}
}
    1ee8:	0f 90       	pop	r0
    1eea:	0f 90       	pop	r0
    1eec:	0f 90       	pop	r0
    1eee:	0f 90       	pop	r0
    1ef0:	cf 91       	pop	r28
    1ef2:	df 91       	pop	r29
    1ef4:	1f 91       	pop	r17
    1ef6:	0f 91       	pop	r16
    1ef8:	ff 90       	pop	r15
    1efa:	ef 90       	pop	r14
    1efc:	08 95       	ret

00001efe <Func_ICU>:

static void Func_ICU(void)
{
    1efe:	df 93       	push	r29
    1f00:	cf 93       	push	r28
    1f02:	cd b7       	in	r28, 0x3d	; 61
    1f04:	de b7       	in	r29, 0x3e	; 62
	if (flag == 0)
    1f06:	80 91 a5 00 	lds	r24, 0x00A5
    1f0a:	88 23       	and	r24, r24
    1f0c:	79 f4       	brne	.+30     	; 0x1f2c <Func_ICU+0x2e>
	{
		t1 = ICR1;
    1f0e:	e6 e4       	ldi	r30, 0x46	; 70
    1f10:	f0 e0       	ldi	r31, 0x00	; 0
    1f12:	80 81       	ld	r24, Z
    1f14:	91 81       	ldd	r25, Z+1	; 0x01
    1f16:	90 93 a9 00 	sts	0x00A9, r25
    1f1a:	80 93 a8 00 	sts	0x00A8, r24
		Timer1_InputCaptureEdge(FALLING);
    1f1e:	81 e0       	ldi	r24, 0x01	; 1
    1f20:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <Timer1_InputCaptureEdge>
		flag = 1;
    1f24:	81 e0       	ldi	r24, 0x01	; 1
    1f26:	80 93 a5 00 	sts	0x00A5, r24
    1f2a:	24 c0       	rjmp	.+72     	; 0x1f74 <Func_ICU+0x76>
	}
	else if (flag == 1)
    1f2c:	80 91 a5 00 	lds	r24, 0x00A5
    1f30:	81 30       	cpi	r24, 0x01	; 1
    1f32:	79 f4       	brne	.+30     	; 0x1f52 <Func_ICU+0x54>
	{
		t2 = ICR1;
    1f34:	e6 e4       	ldi	r30, 0x46	; 70
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	80 81       	ld	r24, Z
    1f3a:	91 81       	ldd	r25, Z+1	; 0x01
    1f3c:	90 93 ab 00 	sts	0x00AB, r25
    1f40:	80 93 aa 00 	sts	0x00AA, r24
		Timer1_InputCaptureEdge(RISING);
    1f44:	80 e0       	ldi	r24, 0x00	; 0
    1f46:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <Timer1_InputCaptureEdge>
		flag = 2;
    1f4a:	82 e0       	ldi	r24, 0x02	; 2
    1f4c:	80 93 a5 00 	sts	0x00A5, r24
    1f50:	11 c0       	rjmp	.+34     	; 0x1f74 <Func_ICU+0x76>
	}
	else if (flag == 2)
    1f52:	80 91 a5 00 	lds	r24, 0x00A5
    1f56:	82 30       	cpi	r24, 0x02	; 2
    1f58:	69 f4       	brne	.+26     	; 0x1f74 <Func_ICU+0x76>
	{
		t3 = ICR1;
    1f5a:	e6 e4       	ldi	r30, 0x46	; 70
    1f5c:	f0 e0       	ldi	r31, 0x00	; 0
    1f5e:	80 81       	ld	r24, Z
    1f60:	91 81       	ldd	r25, Z+1	; 0x01
    1f62:	90 93 ad 00 	sts	0x00AD, r25
    1f66:	80 93 ac 00 	sts	0x00AC, r24
		Timer1_ICU_InterruptDisable();
    1f6a:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <Timer1_ICU_InterruptDisable>
		flag = 3;
    1f6e:	83 e0       	ldi	r24, 0x03	; 3
    1f70:	80 93 a5 00 	sts	0x00A5, r24
	}
}
    1f74:	cf 91       	pop	r28
    1f76:	df 91       	pop	r29
    1f78:	08 95       	ret

00001f7a <Func_OVF>:

static void Func_OVF(void)
{
    1f7a:	df 93       	push	r29
    1f7c:	cf 93       	push	r28
    1f7e:	cd b7       	in	r28, 0x3d	; 61
    1f80:	de b7       	in	r29, 0x3e	; 62
	c++;
    1f82:	80 91 a6 00 	lds	r24, 0x00A6
    1f86:	90 91 a7 00 	lds	r25, 0x00A7
    1f8a:	01 96       	adiw	r24, 0x01	; 1
    1f8c:	90 93 a7 00 	sts	0x00A7, r25
    1f90:	80 93 a6 00 	sts	0x00A6, r24
}
    1f94:	cf 91       	pop	r28
    1f96:	df 91       	pop	r29
    1f98:	08 95       	ret

00001f9a <PWM_Measure>:

void PWM_Measure(u32* Pfreq,u8* Pduty)
{ 
    1f9a:	ef 92       	push	r14
    1f9c:	ff 92       	push	r15
    1f9e:	0f 93       	push	r16
    1fa0:	1f 93       	push	r17
    1fa2:	df 93       	push	r29
    1fa4:	cf 93       	push	r28
    1fa6:	cd b7       	in	r28, 0x3d	; 61
    1fa8:	de b7       	in	r29, 0x3e	; 62
    1faa:	28 97       	sbiw	r28, 0x08	; 8
    1fac:	0f b6       	in	r0, 0x3f	; 63
    1fae:	f8 94       	cli
    1fb0:	de bf       	out	0x3e, r29	; 62
    1fb2:	0f be       	out	0x3f, r0	; 63
    1fb4:	cd bf       	out	0x3d, r28	; 61
    1fb6:	9e 83       	std	Y+6, r25	; 0x06
    1fb8:	8d 83       	std	Y+5, r24	; 0x05
    1fba:	78 87       	std	Y+8, r23	; 0x08
    1fbc:	6f 83       	std	Y+7, r22	; 0x07
	u16 ton , toff;
	c=0;
    1fbe:	10 92 a7 00 	sts	0x00A7, r1
    1fc2:	10 92 a6 00 	sts	0x00A6, r1
	Timer1_ICU_SetCallBack(Func_ICU);
    1fc6:	8f e7       	ldi	r24, 0x7F	; 127
    1fc8:	9f e0       	ldi	r25, 0x0F	; 15
    1fca:	0e 94 e7 0d 	call	0x1bce	; 0x1bce <Timer1_ICU_SetCallBack>
	Timer1_OVF_SetCallBack(Func_OVF);
    1fce:	8d eb       	ldi	r24, 0xBD	; 189
    1fd0:	9f e0       	ldi	r25, 0x0F	; 15
    1fd2:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <Timer1_OVF_SetCallBack>
	Timer1_InputCaptureEdge(RISING);
    1fd6:	80 e0       	ldi	r24, 0x00	; 0
    1fd8:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <Timer1_InputCaptureEdge>
	Timer1_ICU_InterruptEnable();
    1fdc:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <Timer1_ICU_InterruptEnable>
	Timer1_OVF_InterruptEnable();
    1fe0:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <Timer1_OVF_InterruptEnable>
	flag = 0;
    1fe4:	10 92 a5 00 	sts	0x00A5, r1
	while(flag<3);
    1fe8:	80 91 a5 00 	lds	r24, 0x00A5
    1fec:	83 30       	cpi	r24, 0x03	; 3
    1fee:	e0 f3       	brcs	.-8      	; 0x1fe8 <PWM_Measure+0x4e>
	ton = t2 - t1 + ((u32)c*65535);
    1ff0:	20 91 aa 00 	lds	r18, 0x00AA
    1ff4:	30 91 ab 00 	lds	r19, 0x00AB
    1ff8:	80 91 a8 00 	lds	r24, 0x00A8
    1ffc:	90 91 a9 00 	lds	r25, 0x00A9
    2000:	89 01       	movw	r16, r18
    2002:	08 1b       	sub	r16, r24
    2004:	19 0b       	sbc	r17, r25
    2006:	80 91 a6 00 	lds	r24, 0x00A6
    200a:	90 91 a7 00 	lds	r25, 0x00A7
    200e:	cc 01       	movw	r24, r24
    2010:	a0 e0       	ldi	r26, 0x00	; 0
    2012:	b0 e0       	ldi	r27, 0x00	; 0
    2014:	2f ef       	ldi	r18, 0xFF	; 255
    2016:	3f ef       	ldi	r19, 0xFF	; 255
    2018:	40 e0       	ldi	r20, 0x00	; 0
    201a:	50 e0       	ldi	r21, 0x00	; 0
    201c:	bc 01       	movw	r22, r24
    201e:	cd 01       	movw	r24, r26
    2020:	0e 94 33 11 	call	0x2266	; 0x2266 <__mulsi3>
    2024:	dc 01       	movw	r26, r24
    2026:	cb 01       	movw	r24, r22
    2028:	80 0f       	add	r24, r16
    202a:	91 1f       	adc	r25, r17
    202c:	9c 83       	std	Y+4, r25	; 0x04
    202e:	8b 83       	std	Y+3, r24	; 0x03
	toff = t3 - t2 + + ((u32)c*65535);
    2030:	20 91 ac 00 	lds	r18, 0x00AC
    2034:	30 91 ad 00 	lds	r19, 0x00AD
    2038:	80 91 aa 00 	lds	r24, 0x00AA
    203c:	90 91 ab 00 	lds	r25, 0x00AB
    2040:	89 01       	movw	r16, r18
    2042:	08 1b       	sub	r16, r24
    2044:	19 0b       	sbc	r17, r25
    2046:	80 91 a6 00 	lds	r24, 0x00A6
    204a:	90 91 a7 00 	lds	r25, 0x00A7
    204e:	cc 01       	movw	r24, r24
    2050:	a0 e0       	ldi	r26, 0x00	; 0
    2052:	b0 e0       	ldi	r27, 0x00	; 0
    2054:	2f ef       	ldi	r18, 0xFF	; 255
    2056:	3f ef       	ldi	r19, 0xFF	; 255
    2058:	40 e0       	ldi	r20, 0x00	; 0
    205a:	50 e0       	ldi	r21, 0x00	; 0
    205c:	bc 01       	movw	r22, r24
    205e:	cd 01       	movw	r24, r26
    2060:	0e 94 33 11 	call	0x2266	; 0x2266 <__mulsi3>
    2064:	dc 01       	movw	r26, r24
    2066:	cb 01       	movw	r24, r22
    2068:	80 0f       	add	r24, r16
    206a:	91 1f       	adc	r25, r17
    206c:	9a 83       	std	Y+2, r25	; 0x02
    206e:	89 83       	std	Y+1, r24	; 0x01
	
	*Pfreq = ((u32)1000000 / ((u32)ton + toff));
    2070:	8b 81       	ldd	r24, Y+3	; 0x03
    2072:	9c 81       	ldd	r25, Y+4	; 0x04
    2074:	9c 01       	movw	r18, r24
    2076:	40 e0       	ldi	r20, 0x00	; 0
    2078:	50 e0       	ldi	r21, 0x00	; 0
    207a:	89 81       	ldd	r24, Y+1	; 0x01
    207c:	9a 81       	ldd	r25, Y+2	; 0x02
    207e:	cc 01       	movw	r24, r24
    2080:	a0 e0       	ldi	r26, 0x00	; 0
    2082:	b0 e0       	ldi	r27, 0x00	; 0
    2084:	28 0f       	add	r18, r24
    2086:	39 1f       	adc	r19, r25
    2088:	4a 1f       	adc	r20, r26
    208a:	5b 1f       	adc	r21, r27
    208c:	80 e4       	ldi	r24, 0x40	; 64
    208e:	92 e4       	ldi	r25, 0x42	; 66
    2090:	af e0       	ldi	r26, 0x0F	; 15
    2092:	b0 e0       	ldi	r27, 0x00	; 0
    2094:	bc 01       	movw	r22, r24
    2096:	cd 01       	movw	r24, r26
    2098:	0e 94 72 11 	call	0x22e4	; 0x22e4 <__udivmodsi4>
    209c:	da 01       	movw	r26, r20
    209e:	c9 01       	movw	r24, r18
    20a0:	ed 81       	ldd	r30, Y+5	; 0x05
    20a2:	fe 81       	ldd	r31, Y+6	; 0x06
    20a4:	80 83       	st	Z, r24
    20a6:	91 83       	std	Z+1, r25	; 0x01
    20a8:	a2 83       	std	Z+2, r26	; 0x02
    20aa:	b3 83       	std	Z+3, r27	; 0x03
	*Pduty = ((u32)ton*100)/((u32)ton + toff);
    20ac:	8b 81       	ldd	r24, Y+3	; 0x03
    20ae:	9c 81       	ldd	r25, Y+4	; 0x04
    20b0:	cc 01       	movw	r24, r24
    20b2:	a0 e0       	ldi	r26, 0x00	; 0
    20b4:	b0 e0       	ldi	r27, 0x00	; 0
    20b6:	24 e6       	ldi	r18, 0x64	; 100
    20b8:	30 e0       	ldi	r19, 0x00	; 0
    20ba:	40 e0       	ldi	r20, 0x00	; 0
    20bc:	50 e0       	ldi	r21, 0x00	; 0
    20be:	bc 01       	movw	r22, r24
    20c0:	cd 01       	movw	r24, r26
    20c2:	0e 94 33 11 	call	0x2266	; 0x2266 <__mulsi3>
    20c6:	7b 01       	movw	r14, r22
    20c8:	8c 01       	movw	r16, r24
    20ca:	8b 81       	ldd	r24, Y+3	; 0x03
    20cc:	9c 81       	ldd	r25, Y+4	; 0x04
    20ce:	9c 01       	movw	r18, r24
    20d0:	40 e0       	ldi	r20, 0x00	; 0
    20d2:	50 e0       	ldi	r21, 0x00	; 0
    20d4:	89 81       	ldd	r24, Y+1	; 0x01
    20d6:	9a 81       	ldd	r25, Y+2	; 0x02
    20d8:	cc 01       	movw	r24, r24
    20da:	a0 e0       	ldi	r26, 0x00	; 0
    20dc:	b0 e0       	ldi	r27, 0x00	; 0
    20de:	28 0f       	add	r18, r24
    20e0:	39 1f       	adc	r19, r25
    20e2:	4a 1f       	adc	r20, r26
    20e4:	5b 1f       	adc	r21, r27
    20e6:	c8 01       	movw	r24, r16
    20e8:	b7 01       	movw	r22, r14
    20ea:	0e 94 72 11 	call	0x22e4	; 0x22e4 <__udivmodsi4>
    20ee:	da 01       	movw	r26, r20
    20f0:	c9 01       	movw	r24, r18
    20f2:	ef 81       	ldd	r30, Y+7	; 0x07
    20f4:	f8 85       	ldd	r31, Y+8	; 0x08
    20f6:	80 83       	st	Z, r24
}
    20f8:	28 96       	adiw	r28, 0x08	; 8
    20fa:	0f b6       	in	r0, 0x3f	; 63
    20fc:	f8 94       	cli
    20fe:	de bf       	out	0x3e, r29	; 62
    2100:	0f be       	out	0x3f, r0	; 63
    2102:	cd bf       	out	0x3d, r28	; 61
    2104:	cf 91       	pop	r28
    2106:	df 91       	pop	r29
    2108:	1f 91       	pop	r17
    210a:	0f 91       	pop	r16
    210c:	ff 90       	pop	r15
    210e:	ef 90       	pop	r14
    2110:	08 95       	ret

00002112 <Timer1_SetInterruptTime_ms>:


void Timer1_SetInterruptTime_ms (u16 time,void(*LocalFptr)(void))
{
    2112:	0f 93       	push	r16
    2114:	1f 93       	push	r17
    2116:	df 93       	push	r29
    2118:	cf 93       	push	r28
    211a:	00 d0       	rcall	.+0      	; 0x211c <Timer1_SetInterruptTime_ms+0xa>
    211c:	00 d0       	rcall	.+0      	; 0x211e <Timer1_SetInterruptTime_ms+0xc>
    211e:	cd b7       	in	r28, 0x3d	; 61
    2120:	de b7       	in	r29, 0x3e	; 62
    2122:	9a 83       	std	Y+2, r25	; 0x02
    2124:	89 83       	std	Y+1, r24	; 0x01
    2126:	7c 83       	std	Y+4, r23	; 0x04
    2128:	6b 83       	std	Y+3, r22	; 0x03
	if (time >= 1 && time <= 65)
    212a:	89 81       	ldd	r24, Y+1	; 0x01
    212c:	9a 81       	ldd	r25, Y+2	; 0x02
    212e:	00 97       	sbiw	r24, 0x00	; 0
    2130:	e9 f0       	breq	.+58     	; 0x216c <Timer1_SetInterruptTime_ms+0x5a>
    2132:	89 81       	ldd	r24, Y+1	; 0x01
    2134:	9a 81       	ldd	r25, Y+2	; 0x02
    2136:	82 34       	cpi	r24, 0x42	; 66
    2138:	91 05       	cpc	r25, r1
    213a:	c0 f4       	brcc	.+48     	; 0x216c <Timer1_SetInterruptTime_ms+0x5a>
	{
		Timer1_Init(TIMER1_CTC_OCRA_TOP_MODE , TIMER1_SCALER_8 , OCRA_DISCONNECTED , OCRB_DISCONNECTED);
    213c:	82 e0       	ldi	r24, 0x02	; 2
    213e:	62 e0       	ldi	r22, 0x02	; 2
    2140:	40 e0       	ldi	r20, 0x00	; 0
    2142:	20 e0       	ldi	r18, 0x00	; 0
    2144:	0e 94 2e 0b 	call	0x165c	; 0x165c <Timer1_Init>
		OCR1A = (time*1000)-1;   // time range 0 - 65ms
    2148:	ea e4       	ldi	r30, 0x4A	; 74
    214a:	f0 e0       	ldi	r31, 0x00	; 0
    214c:	29 81       	ldd	r18, Y+1	; 0x01
    214e:	3a 81       	ldd	r19, Y+2	; 0x02
    2150:	88 ee       	ldi	r24, 0xE8	; 232
    2152:	93 e0       	ldi	r25, 0x03	; 3
    2154:	ac 01       	movw	r20, r24
    2156:	24 9f       	mul	r18, r20
    2158:	c0 01       	movw	r24, r0
    215a:	25 9f       	mul	r18, r21
    215c:	90 0d       	add	r25, r0
    215e:	34 9f       	mul	r19, r20
    2160:	90 0d       	add	r25, r0
    2162:	11 24       	eor	r1, r1
    2164:	01 97       	sbiw	r24, 0x01	; 1
    2166:	91 83       	std	Z+1, r25	; 0x01
    2168:	80 83       	st	Z, r24
    216a:	23 c0       	rjmp	.+70     	; 0x21b2 <Timer1_SetInterruptTime_ms+0xa0>
	}
	else
	{
		Timer1_Init(TIMER1_CTC_OCRA_TOP_MODE , TIMER1_SCALER_1024 , OCRA_DISCONNECTED , OCRB_DISCONNECTED);
    216c:	82 e0       	ldi	r24, 0x02	; 2
    216e:	65 e0       	ldi	r22, 0x05	; 5
    2170:	40 e0       	ldi	r20, 0x00	; 0
    2172:	20 e0       	ldi	r18, 0x00	; 0
    2174:	0e 94 2e 0b 	call	0x165c	; 0x165c <Timer1_Init>
		OCR1A = (((u32)time*1000)/128)-1;  
    2178:	0a e4       	ldi	r16, 0x4A	; 74
    217a:	10 e0       	ldi	r17, 0x00	; 0
    217c:	89 81       	ldd	r24, Y+1	; 0x01
    217e:	9a 81       	ldd	r25, Y+2	; 0x02
    2180:	cc 01       	movw	r24, r24
    2182:	a0 e0       	ldi	r26, 0x00	; 0
    2184:	b0 e0       	ldi	r27, 0x00	; 0
    2186:	28 ee       	ldi	r18, 0xE8	; 232
    2188:	33 e0       	ldi	r19, 0x03	; 3
    218a:	40 e0       	ldi	r20, 0x00	; 0
    218c:	50 e0       	ldi	r21, 0x00	; 0
    218e:	bc 01       	movw	r22, r24
    2190:	cd 01       	movw	r24, r26
    2192:	0e 94 33 11 	call	0x2266	; 0x2266 <__mulsi3>
    2196:	dc 01       	movw	r26, r24
    2198:	cb 01       	movw	r24, r22
    219a:	68 94       	set
    219c:	16 f8       	bld	r1, 6
    219e:	b6 95       	lsr	r27
    21a0:	a7 95       	ror	r26
    21a2:	97 95       	ror	r25
    21a4:	87 95       	ror	r24
    21a6:	16 94       	lsr	r1
    21a8:	d1 f7       	brne	.-12     	; 0x219e <Timer1_SetInterruptTime_ms+0x8c>
    21aa:	01 97       	sbiw	r24, 0x01	; 1
    21ac:	f8 01       	movw	r30, r16
    21ae:	91 83       	std	Z+1, r25	; 0x01
    21b0:	80 83       	st	Z, r24
	}

	Timer1_OCA_SetCallBack(LocalFptr);
    21b2:	8b 81       	ldd	r24, Y+3	; 0x03
    21b4:	9c 81       	ldd	r25, Y+4	; 0x04
    21b6:	0e 94 c3 0d 	call	0x1b86	; 0x1b86 <Timer1_OCA_SetCallBack>
	Timer1_OCA_InterruptEnable();
    21ba:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <Timer1_OCA_InterruptEnable>
}
    21be:	0f 90       	pop	r0
    21c0:	0f 90       	pop	r0
    21c2:	0f 90       	pop	r0
    21c4:	0f 90       	pop	r0
    21c6:	cf 91       	pop	r28
    21c8:	df 91       	pop	r29
    21ca:	1f 91       	pop	r17
    21cc:	0f 91       	pop	r16
    21ce:	08 95       	ret

000021d0 <Timer1_SetInterruptTime_us>:
void Timer1_SetInterruptTime_us (u16 time,void(*LocalFptr)(void))
{
    21d0:	df 93       	push	r29
    21d2:	cf 93       	push	r28
    21d4:	00 d0       	rcall	.+0      	; 0x21d6 <Timer1_SetInterruptTime_us+0x6>
    21d6:	00 d0       	rcall	.+0      	; 0x21d8 <Timer1_SetInterruptTime_us+0x8>
    21d8:	cd b7       	in	r28, 0x3d	; 61
    21da:	de b7       	in	r29, 0x3e	; 62
    21dc:	9a 83       	std	Y+2, r25	; 0x02
    21de:	89 83       	std	Y+1, r24	; 0x01
    21e0:	7c 83       	std	Y+4, r23	; 0x04
    21e2:	6b 83       	std	Y+3, r22	; 0x03
	Timer1_Init(TIMER1_CTC_OCRA_TOP_MODE , TIMER1_SCALER_8 , OCRA_DISCONNECTED , OCRB_DISCONNECTED);
    21e4:	82 e0       	ldi	r24, 0x02	; 2
    21e6:	62 e0       	ldi	r22, 0x02	; 2
    21e8:	40 e0       	ldi	r20, 0x00	; 0
    21ea:	20 e0       	ldi	r18, 0x00	; 0
    21ec:	0e 94 2e 0b 	call	0x165c	; 0x165c <Timer1_Init>
	OCR1A = (time)-1;
    21f0:	ea e4       	ldi	r30, 0x4A	; 74
    21f2:	f0 e0       	ldi	r31, 0x00	; 0
    21f4:	89 81       	ldd	r24, Y+1	; 0x01
    21f6:	9a 81       	ldd	r25, Y+2	; 0x02
    21f8:	01 97       	sbiw	r24, 0x01	; 1
    21fa:	91 83       	std	Z+1, r25	; 0x01
    21fc:	80 83       	st	Z, r24
	Timer1_OCA_SetCallBack(LocalFptr);
    21fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2200:	9c 81       	ldd	r25, Y+4	; 0x04
    2202:	0e 94 c3 0d 	call	0x1b86	; 0x1b86 <Timer1_OCA_SetCallBack>
	Timer1_OCA_InterruptEnable();
    2206:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <Timer1_OCA_InterruptEnable>
}
    220a:	0f 90       	pop	r0
    220c:	0f 90       	pop	r0
    220e:	0f 90       	pop	r0
    2210:	0f 90       	pop	r0
    2212:	cf 91       	pop	r28
    2214:	df 91       	pop	r29
    2216:	08 95       	ret

00002218 <main>:
#include "TIME.h"
#include "LED.h"
#include "SSD.h"

int main(void)
{
    2218:	df 93       	push	r29
    221a:	cf 93       	push	r28
    221c:	cd b7       	in	r28, 0x3d	; 61
    221e:	de b7       	in	r29, 0x3e	; 62

    DIO_Init();
    2220:	0e 94 b9 02 	call	0x572	; 0x572 <DIO_Init>

    STTS_u8CreateTask(0 ,LED_Update, 1000 , 0);
    2224:	27 ee       	ldi	r18, 0xE7	; 231
    2226:	36 e0       	ldi	r19, 0x06	; 6
    2228:	80 e0       	ldi	r24, 0x00	; 0
    222a:	b9 01       	movw	r22, r18
    222c:	48 ee       	ldi	r20, 0xE8	; 232
    222e:	53 e0       	ldi	r21, 0x03	; 3
    2230:	20 e0       	ldi	r18, 0x00	; 0
    2232:	30 e0       	ldi	r19, 0x00	; 0
    2234:	0e 94 a9 08 	call	0x1152	; 0x1152 <STTS_u8CreateTask>
    STTS_u8CreateTask(1 ,TIME_Update, 1000 , 0);
    2238:	2c e7       	ldi	r18, 0x7C	; 124
    223a:	39 e0       	ldi	r19, 0x09	; 9
    223c:	81 e0       	ldi	r24, 0x01	; 1
    223e:	b9 01       	movw	r22, r18
    2240:	48 ee       	ldi	r20, 0xE8	; 232
    2242:	53 e0       	ldi	r21, 0x03	; 3
    2244:	20 e0       	ldi	r18, 0x00	; 0
    2246:	30 e0       	ldi	r19, 0x00	; 0
    2248:	0e 94 a9 08 	call	0x1152	; 0x1152 <STTS_u8CreateTask>
    STTS_u8CreateTask(2 ,SSD_Update, 5 , 0);
    224c:	2d ed       	ldi	r18, 0xDD	; 221
    224e:	37 e0       	ldi	r19, 0x07	; 7
    2250:	82 e0       	ldi	r24, 0x02	; 2
    2252:	b9 01       	movw	r22, r18
    2254:	45 e0       	ldi	r20, 0x05	; 5
    2256:	50 e0       	ldi	r21, 0x00	; 0
    2258:	20 e0       	ldi	r18, 0x00	; 0
    225a:	30 e0       	ldi	r19, 0x00	; 0
    225c:	0e 94 a9 08 	call	0x1152	; 0x1152 <STTS_u8CreateTask>

    STTS_voidStart();
    2260:	0e 94 9a 08 	call	0x1134	; 0x1134 <STTS_voidStart>
    2264:	ff cf       	rjmp	.-2      	; 0x2264 <main+0x4c>

00002266 <__mulsi3>:
    2266:	62 9f       	mul	r22, r18
    2268:	d0 01       	movw	r26, r0
    226a:	73 9f       	mul	r23, r19
    226c:	f0 01       	movw	r30, r0
    226e:	82 9f       	mul	r24, r18
    2270:	e0 0d       	add	r30, r0
    2272:	f1 1d       	adc	r31, r1
    2274:	64 9f       	mul	r22, r20
    2276:	e0 0d       	add	r30, r0
    2278:	f1 1d       	adc	r31, r1
    227a:	92 9f       	mul	r25, r18
    227c:	f0 0d       	add	r31, r0
    227e:	83 9f       	mul	r24, r19
    2280:	f0 0d       	add	r31, r0
    2282:	74 9f       	mul	r23, r20
    2284:	f0 0d       	add	r31, r0
    2286:	65 9f       	mul	r22, r21
    2288:	f0 0d       	add	r31, r0
    228a:	99 27       	eor	r25, r25
    228c:	72 9f       	mul	r23, r18
    228e:	b0 0d       	add	r27, r0
    2290:	e1 1d       	adc	r30, r1
    2292:	f9 1f       	adc	r31, r25
    2294:	63 9f       	mul	r22, r19
    2296:	b0 0d       	add	r27, r0
    2298:	e1 1d       	adc	r30, r1
    229a:	f9 1f       	adc	r31, r25
    229c:	bd 01       	movw	r22, r26
    229e:	cf 01       	movw	r24, r30
    22a0:	11 24       	eor	r1, r1
    22a2:	08 95       	ret

000022a4 <__udivmodqi4>:
    22a4:	99 1b       	sub	r25, r25
    22a6:	79 e0       	ldi	r23, 0x09	; 9
    22a8:	04 c0       	rjmp	.+8      	; 0x22b2 <__udivmodqi4_ep>

000022aa <__udivmodqi4_loop>:
    22aa:	99 1f       	adc	r25, r25
    22ac:	96 17       	cp	r25, r22
    22ae:	08 f0       	brcs	.+2      	; 0x22b2 <__udivmodqi4_ep>
    22b0:	96 1b       	sub	r25, r22

000022b2 <__udivmodqi4_ep>:
    22b2:	88 1f       	adc	r24, r24
    22b4:	7a 95       	dec	r23
    22b6:	c9 f7       	brne	.-14     	; 0x22aa <__udivmodqi4_loop>
    22b8:	80 95       	com	r24
    22ba:	08 95       	ret

000022bc <__udivmodhi4>:
    22bc:	aa 1b       	sub	r26, r26
    22be:	bb 1b       	sub	r27, r27
    22c0:	51 e1       	ldi	r21, 0x11	; 17
    22c2:	07 c0       	rjmp	.+14     	; 0x22d2 <__udivmodhi4_ep>

000022c4 <__udivmodhi4_loop>:
    22c4:	aa 1f       	adc	r26, r26
    22c6:	bb 1f       	adc	r27, r27
    22c8:	a6 17       	cp	r26, r22
    22ca:	b7 07       	cpc	r27, r23
    22cc:	10 f0       	brcs	.+4      	; 0x22d2 <__udivmodhi4_ep>
    22ce:	a6 1b       	sub	r26, r22
    22d0:	b7 0b       	sbc	r27, r23

000022d2 <__udivmodhi4_ep>:
    22d2:	88 1f       	adc	r24, r24
    22d4:	99 1f       	adc	r25, r25
    22d6:	5a 95       	dec	r21
    22d8:	a9 f7       	brne	.-22     	; 0x22c4 <__udivmodhi4_loop>
    22da:	80 95       	com	r24
    22dc:	90 95       	com	r25
    22de:	bc 01       	movw	r22, r24
    22e0:	cd 01       	movw	r24, r26
    22e2:	08 95       	ret

000022e4 <__udivmodsi4>:
    22e4:	a1 e2       	ldi	r26, 0x21	; 33
    22e6:	1a 2e       	mov	r1, r26
    22e8:	aa 1b       	sub	r26, r26
    22ea:	bb 1b       	sub	r27, r27
    22ec:	fd 01       	movw	r30, r26
    22ee:	0d c0       	rjmp	.+26     	; 0x230a <__udivmodsi4_ep>

000022f0 <__udivmodsi4_loop>:
    22f0:	aa 1f       	adc	r26, r26
    22f2:	bb 1f       	adc	r27, r27
    22f4:	ee 1f       	adc	r30, r30
    22f6:	ff 1f       	adc	r31, r31
    22f8:	a2 17       	cp	r26, r18
    22fa:	b3 07       	cpc	r27, r19
    22fc:	e4 07       	cpc	r30, r20
    22fe:	f5 07       	cpc	r31, r21
    2300:	20 f0       	brcs	.+8      	; 0x230a <__udivmodsi4_ep>
    2302:	a2 1b       	sub	r26, r18
    2304:	b3 0b       	sbc	r27, r19
    2306:	e4 0b       	sbc	r30, r20
    2308:	f5 0b       	sbc	r31, r21

0000230a <__udivmodsi4_ep>:
    230a:	66 1f       	adc	r22, r22
    230c:	77 1f       	adc	r23, r23
    230e:	88 1f       	adc	r24, r24
    2310:	99 1f       	adc	r25, r25
    2312:	1a 94       	dec	r1
    2314:	69 f7       	brne	.-38     	; 0x22f0 <__udivmodsi4_loop>
    2316:	60 95       	com	r22
    2318:	70 95       	com	r23
    231a:	80 95       	com	r24
    231c:	90 95       	com	r25
    231e:	9b 01       	movw	r18, r22
    2320:	ac 01       	movw	r20, r24
    2322:	bd 01       	movw	r22, r26
    2324:	cf 01       	movw	r24, r30
    2326:	08 95       	ret

00002328 <_exit>:
    2328:	f8 94       	cli

0000232a <__stop_program>:
    232a:	ff cf       	rjmp	.-2      	; 0x232a <__stop_program>
