# Reading D:/ece385/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/ece385/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ece385/lab/lab4/ece385sp16_lab4_adders {D:/ece385/lab/lab4/ece385sp16_lab4_adders/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:21 on Sep 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab4/ece385sp16_lab4_adders" D:/ece385/lab/lab4/ece385sp16_lab4_adders/ripple_adder.sv 
# -- Compiling module ripple_adder
# -- Compiling module full_adder
# -- Compiling module four_bit_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 09:34:21 on Sep 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab4/ece385sp16_lab4_adders {D:/ece385/lab/lab4/ece385sp16_lab4_adders/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:21 on Sep 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab4/ece385sp16_lab4_adders" D:/ece385/lab/lab4/ece385sp16_lab4_adders/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 09:34:21 on Sep 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab/lab4/ece385sp16_lab4_adders {D:/ece385/lab/lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:34:21 on Sep 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab/lab4/ece385sp16_lab4_adders" D:/ece385/lab/lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv 
# -- Compiling module lab4_adders_toplevel
# 
# Top level modules:
# 	lab4_adders_toplevel
# End time: 09:34:21 on Sep 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 



vsim -gui -l msim_transcript rtl_work.lab4_adders_toplevel
# vsim -gui -l msim_transcript rtl_work.lab4_adders_toplevel 
# Start time: 09:36:08 on Sep 30,2020
# Loading sv_std.std
# Loading rtl_work.lab4_adders_toplevel
# Loading rtl_work.ripple_adder
# Loading rtl_work.four_bit_adder
# Loading rtl_work.full_adder
# Loading rtl_work.HexDriver
# ** Warning: (vsim-3015) D:/ece385/lab/lab4/ece385sp16_lab4_adders/ripple_adder.sv(17): [PCDPC] - Port size (1) does not match connection size (32) for port 'c_in'. The port definition is at: D:/ece385/lab/lab4/ece385sp16_lab4_adders/ripple_adder.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /lab4_adders_toplevel/ripple_adder_inst/ADDER1 File: D:/ece385/lab/lab4/ece385sp16_lab4_adders/ripple_adder.sv
# Error opening D:/ece385/lab/lab4/ece385sp16_lab4_adders/simulation/modelsim/verilog_src/std/std.sv
# Path name 'D:/ece385/lab/lab4/ece385sp16_lab4_adders/simulation/modelsim/verilog_src/std/std.sv' doesn't exist.
# End time: 09:36:48 on Sep 30,2020, Elapsed time: 0:00:40
# Errors: 1, Warnings: 1
