# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../cont_330.vhd" \
"../../../../../reg.vhd" \
"../../../../../sum1b.vhd" \
"../../../../../sumNb.vhd" \
"../../../../../cont_330_tb.vhd" \

# Do not sort compile order
nosort
