// Seed: 1328119850
module module_0 ();
  logic id_1;
  ;
  wire id_2;
endmodule
module module_1 #(
    parameter id_13 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11#(
        .id_12(~_id_13),
        .id_14(id_15[-1])
    ),
    id_16,
    id_17,
    id_18,
    id_19
);
  input logic [7:0] id_15;
  input wire id_14;
  output wire _id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
endmodule
