dma_data_direction	,	V_25
TMIO_STAT_TXRQ	,	V_39
data	,	V_18
dtran_mode	,	V_22
renesas_sdhi_internal_dmac_start_dma	,	F_7
tmio_mmc_do_data_irq	,	F_17
DM_CM_INFO1	,	V_9
dir	,	V_26
TMIO_STAT_RXRDY	,	V_36
pdev	,	V_40
dev	,	V_41
renesas_sdhi_internal_dmac_dm_write	,	F_1
u32	,	T_2
enable	,	V_6
sg_ptr	,	V_21
host	,	V_2
soc_device_match	,	F_23
DTRAN_MODE_ADDR_MODE	,	V_24
spin_lock_irq	,	F_15
lock	,	V_49
ctl	,	V_5
chan_tx	,	V_7
DM_CM_DTRAN_MODE	,	V_42
TMIO_STAT_DATAEND	,	V_46
renesas_sdhi_internal_dmac_release_dma	,	F_21
DMA_TO_DEVICE	,	V_38
dma_address	,	V_44
dma_map_sg	,	F_10
val	,	V_4
tasklet_schedule	,	F_6
ret	,	V_27
DMA_FROM_DEVICE	,	V_35
dma_issue	,	V_53
offset	,	V_30
renesas_sdhi_internal_dmac_issue_tasklet_fn	,	F_12
renesas_sdhi_internal_dmac_probe	,	F_22
DM_DTRAN_ADDR	,	V_43
tmio_mmc_disable_mmc_irqs	,	F_11
renesas_sdhi_internal_dmac_dma_ops	,	V_57
renesas_sdhi_internal_dmac_complete_tasklet_fn	,	F_14
dma_unmap_sg	,	F_16
DTRAN_CTRL_DM_START	,	V_48
sg_len	,	V_29
irq_mask	,	V_28
ENODEV	,	V_56
DM_CM_RST	,	V_14
DTRAN_MODE_BUS_WID_TH	,	V_23
pdata	,	V_52
RST_DTRANRST0	,	V_13
flags	,	V_32
tasklet_init	,	F_20
RST_DTRANRST1	,	V_12
tmio_mmc_host	,	V_1
MMC_DATA_READ	,	V_33
tmio_mmc_data	,	V_51
tmio_mmc_enable_mmc_irqs	,	F_13
renesas_sdhi_probe	,	F_24
out	,	V_50
IS_ALIGNED	,	F_9
sg	,	V_20
arg	,	V_45
chan_rx	,	V_8
DTRAN_MODE_CH_NUM_CH0	,	V_37
DTRAN_MODE_CH_NUM_CH1	,	V_34
DM_CM_DTRAN_CTRL	,	V_47
force_pio	,	V_31
gen3_soc_whitelist	,	V_55
addr	,	V_3
spin_unlock_irq	,	F_18
dma_complete	,	V_16
scatterlist	,	V_19
mmc_data	,	V_17
WARN_ON	,	F_8
u64	,	T_1
renesas_sdhi_internal_dmac_dataend_dma	,	F_5
renesas_sdhi_internal_dmac_enable_dma	,	F_3
dma	,	V_11
renesas_sdhi_internal_dmac_abort_dma	,	F_4
writeq	,	F_2
RST_RESERVED_BITS	,	V_15
INFO1_CLEAR	,	V_10
platform_device	,	V_54
renesas_sdhi_internal_dmac_request_dma	,	F_19
