#!/usr/bin/env bash
set -euo pipefail

stage=${1:?usage: prepare_xls_sim.sh STAGE}
project_root=$(cd "$(dirname "${BASH_SOURCE[0]}")/.." && pwd)

mkdir -p "$stage/erl_src" "$stage/test_src"
cd "$project_root"

rebar3 as test compile

ERL_HLS_REGSVC_X="$stage/regsvc.x" \
ERL_HLS_PHI_HALO_X="$stage/phi_halo_cell.x" \
ERL_HLS_PHENOM_DATA_X="$stage/phenom_data_cell.x" \
ERL_HLS_PHENOM_SYNDROME_X="$stage/phenom_syndrome_cell.x" \
ERL_HLS_PHI_PHENOM_TOPOLOGY_X="$stage/phi_phenom_topology.x" \
ERL_HLS_PHI_TORUS_TOPOLOGY_X="$stage/phi_torus_topology.x" \
ERL_HLS_PHI_NOISE_TOPOLOGY_X="$stage/phi_noise_topology.x" \
ERL_HLS_PHI_NOISE_TOPOLOGY_SMOKE_X="$stage/phi_noise_topology_smoke.x" \
ERL_HLS_PHI_SYNDROME_REPLAY_X="$stage/phi_syndrome_replay_cell.x" \
ERL_HLS_PHI_DECODER_PROFILE_X="$stage/phi_decoder_profile_topology.x" \
ERL_HLS_PHI_DECODER_PROFILE_TOP_V="$stage/phi_decoder_profile_top.v" \
ERL_HLS_PHI_MEMORY_GATEWAY_X="$stage/phi_memory_gateway.x" \
ERL_HLS_PHI_MEMORY_DEBUG_TOP_V="$stage/phi_memory_debug_top.v" \
ERL_HLS_ORDERED_EGRESS_ACTOR_X="$stage/ordered_egress_actor.x" \
ERL_HLS_ORDERED_EGRESS_TOPOLOGY_X="$stage/ordered_egress_topology.x" \
ERL_HLS_CASE_FIXTURE_X="$stage/xls_case_fixture.x" \
ERL_HLS_PHI_FIELD_TEST_X="$stage/phi_field_test.x" \
erl \
    -noshell \
    -pa "$project_root/_build/test/lib/erl_hls/ebin" \
    -pa "$project_root/_build/test/lib/erl_hls/test" \
    -eval '
        Regsvc = xls_parse:to_xls("src/examples/regsvc/regsvc.erl"),
        PhiHalo = xls_parse:to_xls(
            "src/examples/phi_decoder/phi_halo_cell.erl"
        ),
        PhenomData = xls_parse:to_xls(
            "src/examples/phi_decoder/phenom_data_cell.erl"
        ),
        PhenomSyndrome = xls_parse:to_xls(
            "src/examples/phi_decoder/phenom_syndrome_cell.erl"
        ),
        PhiSyndromeReplay = xls_parse:to_xls(
            "src/examples/phi_decoder/phi_syndrome_replay_cell.erl"
        ),
        CaseFixture = xls_parse:to_xls(
            "test_data/xls_case_fixture.erl"
        ),
        PhiFieldTest = phi_field_dslx:to_dslx(),
        PhiPhenomTopology = phi_phenom_topology_dslx:to_dslx(),
        PhiTorusTopology = phi_torus_topology_dslx:to_dslx(),
        #{
            distance := DemoDistance,
            noise_rate := DemoNoiseRate
        } = phi_memory_demo:fixture(),
        PhiNoiseDistance = case os:getenv("ERL_HLS_PHI_DISTANCE") of
            false -> DemoDistance;
            DistanceText -> list_to_integer(DistanceText)
        end,
        PhiNoiseRate = case os:getenv("ERL_HLS_PHI_NOISE_RATE") of
            false -> DemoNoiseRate;
            RateText -> list_to_integer(RateText)
        end,
        SchedulerProfile = case os:getenv("ERL_HLS_PHI_SHARDS") of
            false -> 2;
            ShardText -> {phi_shards, list_to_integer(ShardText)}
        end,
        PhiNoiseTopology = phi_noise_topology_dslx:to_dslx(
            PhiNoiseDistance,
            PhiNoiseRate,
            SchedulerProfile
        ),
        %% The routine D1 closeout fixture disables random injection so empty
        %% decoder planes let the ERTS witness terminate deterministically.
        PhiNoiseTopologySmoke = phi_noise_topology_dslx:to_dslx(1, 0),
        ProfileShardCount = case os:getenv("ERL_HLS_PHI_PROFILE_SHARDS") of
            false -> 3;
            ProfileShardText -> list_to_integer(ProfileShardText)
        end,
        PhiDecoderProfile = phi_decoder_profile_topology_dslx:to_dslx(
            ProfileShardCount
        ),
        PhiDecoderProfileTop = phi_decoder_profile_top_v:to_verilog(
            ProfileShardCount
        ),
        PhiBridgeDistance = case os:getenv(
            "ERL_HLS_PHI_BRIDGE_DISTANCE"
        ) of
            false -> 1;
            "demo" -> DemoDistance;
            Text -> list_to_integer(Text)
        end,
        GatewayProfile = case PhiBridgeDistance of
            3 -> SchedulerProfile;
            1 -> 2
        end,
        PhiMemoryGateway = case PhiBridgeDistance of
            3 -> phi_memory_gateway_dslx:to_dslx(3, GatewayProfile);
            1 -> phi_memory_gateway_dslx:to_dslx(1)
        end,
        PhiMemoryDebugTop = phi_memory_debug_top_v:to_verilog(
            GatewayProfile
        ),
        OrderedEgressActor = xls_parse:to_xls(
            "test/ordered_egress_actor.erl"
        ),
        OrderedEgressTopology = ordered_egress_topology:to_dslx(),
        ok = file:write_file(os:getenv("ERL_HLS_REGSVC_X"), Regsvc),
        ok = file:write_file(os:getenv("ERL_HLS_PHI_HALO_X"), PhiHalo),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHENOM_DATA_X"),
            PhenomData
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHENOM_SYNDROME_X"),
            PhenomSyndrome
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHI_SYNDROME_REPLAY_X"),
            PhiSyndromeReplay
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_CASE_FIXTURE_X"),
            CaseFixture
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHI_FIELD_TEST_X"),
            PhiFieldTest
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHI_PHENOM_TOPOLOGY_X"),
            PhiPhenomTopology
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHI_TORUS_TOPOLOGY_X"),
            PhiTorusTopology
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHI_NOISE_TOPOLOGY_X"),
            PhiNoiseTopology
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHI_NOISE_TOPOLOGY_SMOKE_X"),
            PhiNoiseTopologySmoke
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHI_DECODER_PROFILE_X"),
            PhiDecoderProfile
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHI_DECODER_PROFILE_TOP_V"),
            PhiDecoderProfileTop
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHI_MEMORY_GATEWAY_X"),
            PhiMemoryGateway
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_PHI_MEMORY_DEBUG_TOP_V"),
            PhiMemoryDebugTop
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_ORDERED_EGRESS_ACTOR_X"),
            OrderedEgressActor
        ),
        ok = file:write_file(
            os:getenv("ERL_HLS_ORDERED_EGRESS_TOPOLOGY_X"),
            OrderedEgressTopology
        ),
        halt().
    '

cp "$project_root/priv/xls/lib/axis.x" "$stage/axis.x"
cp "$project_root/priv/xls/lib/bram.x" "$stage/bram.x"
cp "$project_root/priv/xls/lib/effect_window.x" "$stage/effect_window.x"
cp "$project_root/priv/xls/lib/mailbox.x" "$stage/mailbox.x"
cp "$project_root/src/examples/regsvc/regsvc_core_adapter.v" \
    "$stage/regsvc_core_adapter.v"
cp "$project_root/src/examples/regsvc/regsvc_debug_top.v" \
    "$stage/regsvc_debug_top.v"
cp "$project_root/priv/rtl/hls_1r1w_ram.v" "$stage/hls_1r1w_ram.v"
cp "$project_root/priv/xls/fabric/hls_fabric_router.x" \
    "$stage/hls_fabric_router.x"
cp "$project_root/priv/xls/fabric/hls_spatial_router.x" \
    "$stage/hls_spatial_router.x"
cp "$project_root/priv/xls/debug/hls_debug_types.x" \
    "$stage/hls_debug_types.x"
cp "$project_root/priv/xls/debug/hls_debug_trace.x" \
    "$stage/hls_debug_trace.x"
cp "$project_root/priv/xls/debug/hls_debug_observer.x" \
    "$stage/hls_debug_observer.x"
cp "$project_root/priv/xls/debug/hls_debug_server.x" \
    "$stage/hls_debug_server.x"
cp "$project_root/priv/rtl/debug/hls_debug_tap.v" \
    "$stage/hls_debug_tap.v"
cp "$project_root/priv/rtl/debug/hls_debug_monitor.v" \
    "$stage/hls_debug_monitor.v"
cp "$project_root/priv/rtl/debug/hls_trace_store.v" \
    "$stage/hls_trace_store.v"
cp "$project_root/test/rtl/debug/hls_debug_tap_tb.sv" \
    "$stage/hls_debug_tap_tb.sv"
cp "$project_root/test/rtl/regsvc_pair_fixture.sv" \
    "$stage/regsvc_pair_fixture.sv"
cp "$project_root/test/rtl/regsvc_pair_tb.sv" "$stage/regsvc_pair_tb.sv"
cp "$project_root/test/rtl/regsvc_bridge_tb.sv" "$stage/regsvc_bridge_tb.sv"
cp "$project_root/test/rtl/debug/hls_trace_store_tb.sv" \
    "$stage/hls_trace_store_tb.sv"
cp "$project_root/test/rtl/phi_halo_cell_tb.sv" \
    "$stage/phi_halo_cell_tb.sv"
cp "$project_root/test/rtl/phenom_data_cell_tb.sv" \
    "$stage/phenom_data_cell_tb.sv"
cp "$project_root/test/rtl/phi_phenom_topology_tb.sv" \
    "$stage/phi_phenom_topology_tb.sv"
cp "$project_root/test/rtl/phi_torus_topology_tb.sv" \
    "$stage/phi_torus_topology_tb.sv"
cp "$project_root/test/rtl/phi_noise_topology_smoke_tb.sv" \
    "$stage/phi_noise_topology_smoke_tb.sv"
cp "$project_root/test/rtl/phi_noise_topology_tb.sv" \
    "$stage/phi_noise_topology_tb.sv"
cp "$project_root/test/rtl/phi_decoder_profile_tb.sv" \
    "$stage/phi_decoder_profile_tb.sv"
cp "$project_root/test/rtl/phi_memory_bridge_tb.sv" \
    "$stage/phi_memory_bridge_tb.sv"
cp "$project_root/test/rtl/hls_fabric_host_tx_tb.sv" \
    "$stage/hls_fabric_host_tx_tb.sv"
cp "$project_root/test/rtl/ordered_egress_topology_tb.sv" \
    "$stage/ordered_egress_topology_tb.sv"
cp "$project_root/test/rtl/xls_sim_bridge.c" "$stage/xls_sim_bridge.c"
cp "$project_root/tools/phi_scheduler_rams.sh" \
    "$stage/phi_scheduler_rams.sh"

# `erlc -P` writes source listings after includes, macros, and parse transforms
# have been expanded. This lets an older remote OTP compile its own compatible
# BEAM files instead of loading BEAM files produced by the development host.
for source in \
    "$project_root/src/runtime/hls_fabric.erl" \
    "$project_root/src/api/hls_gs.erl" \
    "$project_root/src/runtime/hls_debug.erl" \
    "$project_root/src/api/hls_lists.erl" \
    "$project_root/src/api/hls_nums.erl" \
    "$project_root/src/api/hls_type.erl" \
    "$project_root/src/examples/regsvc/regsvc.erl" \
    "$project_root/src/examples/phi_decoder/hls_pauli.erl" \
    "$project_root/src/examples/phi_decoder/phenom_data_cell.erl" \
    "$project_root/src/examples/phi_decoder/phenom_syndrome_cell.erl" \
    "$project_root/src/examples/phi_decoder/phi_halo_cell.erl" \
    "$project_root/src/examples/phi_decoder/phi_memory_boundary.erl" \
    "$project_root/src/examples/phi_decoder/phi_memory_demo.erl" \
    "$project_root/src/examples/phi_decoder/phi_memory_experiment.erl" \
    "$project_root/src/examples/phi_decoder/phi_memory_runner.erl" \
    "$project_root/src/examples/phi_decoder/phi_memory_wire.erl" \
    "$project_root/src/examples/phi_decoder/phi_noise_topology.erl"
do
    erlc -pa "$project_root/_build/test/lib/erl_hls/ebin" \
        -I "$project_root/include" -P -o "$stage/erl_src" "$source"
    module=$(basename "$source" .erl)
    cp "$stage/erl_src/$module.P" "$stage/erl_src/$module.erl"
done

erlc -pa "$project_root/_build/test/lib/erl_hls/ebin" \
    -P -o "$stage/test_src" "$project_root/test/regsvc_cpu_tests.erl"
cp "$stage/test_src/regsvc_cpu_tests.P" \
    "$stage/test_src/regsvc_cpu_tests.erl"

erlc -pa "$project_root/_build/test/lib/erl_hls/ebin" \
    -P -o "$stage/test_src" "$project_root/test/phi_memory_bridge_tests.erl"
cp "$stage/test_src/phi_memory_bridge_tests.P" \
    "$stage/test_src/phi_memory_bridge_tests.erl"
