{"sha": "527b11f91d567aac3db45d565224c8ea17d13148", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTI3YjExZjkxZDU2N2FhYzNkYjQ1ZDU2NTIyNGM4ZWExN2QxMzE0OA==", "commit": {"author": {"name": "Yufeng Zhang", "email": "yufeng.zhang@arm.com", "date": "2013-07-23T12:23:05Z"}, "committer": {"name": "Yufeng Zhang", "email": "yufeng@gcc.gnu.org", "date": "2013-07-23T12:23:05Z"}, "message": "[AArch64, ILP32] 3/6 Change tests to be ILP32-friendly.\n\ngcc/testsuite/\n\n\t* gcc.dg/20020219-1.c: Skip the test on aarch64*-*-* in ilp32.\n\t* gcc.target/aarch64/aapcs64/test_18.c (struct y): Change the field\n\ttype from long to long long.\n\t* gcc.target/aarch64/atomic-op-long.c: Update dg-final directives\n\tto have effective-target keywords of lp64 and ilp32.\n\t* gcc.target/aarch64/fcvt_double_int.c: Likewise.\n\t* gcc.target/aarch64/fcvt_double_long.c: Likewise.\n\t* gcc.target/aarch64/fcvt_double_uint.c: Likewise.\n\t* gcc.target/aarch64/fcvt_double_ulong.c: Likewise.\n\t* gcc.target/aarch64/fcvt_float_int.c: Likewise.\n\t* gcc.target/aarch64/fcvt_float_long.c: Likewise.\n\t* gcc.target/aarch64/fcvt_float_uint.c: Likewise.\n\t* gcc.target/aarch64/fcvt_float_ulong.c: Likewise.\n\t* gcc.target/aarch64/vect_smlal_1.c: Replace 'long' with 'long long'.\n\nFrom-SVN: r201166", "tree": {"sha": "9e93446b0e9c98412a7696116abfd3b0a7ca514e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9e93446b0e9c98412a7696116abfd3b0a7ca514e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/527b11f91d567aac3db45d565224c8ea17d13148", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/527b11f91d567aac3db45d565224c8ea17d13148", "html_url": "https://github.com/Rust-GCC/gccrs/commit/527b11f91d567aac3db45d565224c8ea17d13148", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/527b11f91d567aac3db45d565224c8ea17d13148/comments", "author": null, "committer": null, "parents": [{"sha": "28514ddab4ae9eef99cbc31b97419d9dbcbc5899", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/28514ddab4ae9eef99cbc31b97419d9dbcbc5899", "html_url": "https://github.com/Rust-GCC/gccrs/commit/28514ddab4ae9eef99cbc31b97419d9dbcbc5899"}], "stats": {"total": 130, "additions": 89, "deletions": 41}, "files": [{"sha": "e715ca564fdf28450c0b997e52b940947588ae85", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 17, "deletions": 0, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -1,3 +1,20 @@\n+2013-07-23  Yufeng Zhang  <yufeng.zhang@arm.com>\n+\n+\t* gcc.dg/20020219-1.c: Skip the test on aarch64*-*-* in ilp32.\n+\t* gcc.target/aarch64/aapcs64/test_18.c (struct y): Change the field\n+\ttype from long to long long.\n+\t* gcc.target/aarch64/atomic-op-long.c: Update dg-final directives\n+\tto have effective-target keywords of lp64 and ilp32.\n+\t* gcc.target/aarch64/fcvt_double_int.c: Likewise.\n+\t* gcc.target/aarch64/fcvt_double_long.c: Likewise.\n+\t* gcc.target/aarch64/fcvt_double_uint.c: Likewise.\n+\t* gcc.target/aarch64/fcvt_double_ulong.c: Likewise.\n+\t* gcc.target/aarch64/fcvt_float_int.c: Likewise.\n+\t* gcc.target/aarch64/fcvt_float_long.c: Likewise.\n+\t* gcc.target/aarch64/fcvt_float_uint.c: Likewise.\n+\t* gcc.target/aarch64/fcvt_float_ulong.c: Likewise.\n+\t* gcc.target/aarch64/vect_smlal_1.c: Replace 'long' with 'long long'.\n+\n 2013-07-23  Tom Tromey  <tromey@redhat.com>\n \t    Joseph Myers  <joseph@codesourcery.com>\n "}, {"sha": "d2ba755f50ffe489dacfac0b0e1cd3f35298a21f", "filename": "gcc/testsuite/gcc.dg/20020219-1.c", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.dg%2F20020219-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.dg%2F20020219-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2F20020219-1.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -13,6 +13,7 @@\n /* { dg-do run } */\n /* { dg-options \"-O2\" } */\n /* { dg-options \"-O2 -mdisable-indexing\" { target hppa*-*-hpux* } } */\n+/* { dg-skip-if \"\" { aarch64*-*-* && ilp32 } { \"*\" } { \"\" } } */\n /* { dg-skip-if \"\" { \"ia64-*-hpux*\" } \"*\" \"-mlp64\" } */\n /* { dg-skip-if \"\" { { i?86-*-* x86_64-*-* } && x32 } { \"*\" } { \"\" } } */\n "}, {"sha": "2ebecee63e5c5ee978c9e185a730d86ee32e3e1e", "filename": "gcc/testsuite/gcc.target/aarch64/aapcs64/test_18.c", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Faapcs64%2Ftest_18.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Faapcs64%2Ftest_18.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Faapcs64%2Ftest_18.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -9,10 +9,10 @@\n \n struct y\n {\n-  long p;\n-  long q;\n-  long r;\n-  long s;\n+  long long p;\n+  long long q;\n+  long long r;\n+  long long s;\n } v = { 1, 2, 3, 4 };\n \n struct z"}, {"sha": "0672d48b66a86627a5c9347fd5efbe882efba71f", "filename": "gcc/testsuite/gcc.target/aarch64/atomic-op-long.c", "status": "modified", "additions": 4, "deletions": 2, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fatomic-op-long.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fatomic-op-long.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fatomic-op-long.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -39,5 +39,7 @@ atomic_fetch_or_RELAXED (long a)\n   return __atomic_fetch_or (&v, a, __ATOMIC_RELAXED);\n }\n \n-/* { dg-final { scan-assembler-times \"ldxr\\tx\\[0-9\\]+, \\\\\\[x\\[0-9\\]+\\\\\\]\" 6 } } */\n-/* { dg-final { scan-assembler-times \"stxr\\tw\\[0-9\\]+, x\\[0-9\\]+, \\\\\\[x\\[0-9\\]+\\\\\\]\" 6 } } */\n+/* { dg-final { scan-assembler-times \"ldxr\\tx\\[0-9\\]+, \\\\\\[x\\[0-9\\]+\\\\\\]\" 6 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"ldxr\\tw\\[0-9\\]+, \\\\\\[x\\[0-9\\]+\\\\\\]\" 6 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"stxr\\tw\\[0-9\\]+, x\\[0-9\\]+, \\\\\\[x\\[0-9\\]+\\\\\\]\" 6 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"stxr\\tw\\[0-9\\]+, w\\[0-9\\]+, \\\\\\[x\\[0-9\\]+\\\\\\]\" 6 {target ilp32} } } */"}, {"sha": "e5399099b71d17c55fff36ae84508656e24bc297", "filename": "gcc/testsuite/gcc.target/aarch64/fcvt_double_int.c", "status": "modified", "additions": 6, "deletions": 4, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_int.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_int.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_int.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -8,8 +8,10 @@\n #include \"fcvt.x\"\n \n /* { dg-final { scan-assembler-times \"fcvtzs\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 } } */\n-/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 } } */\n-/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *d\\[0-9\\]\" 3 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *d\\[0-9\\]\" 3 {target ilp32} } } */\n /* { dg-final { scan-assembler-times \"fcvtas\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */"}, {"sha": "5eb36ff6dddbca85ee9c78661319e7f2e6653a02", "filename": "gcc/testsuite/gcc.target/aarch64/fcvt_double_long.c", "status": "modified", "additions": 8, "deletions": 4, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_long.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_long.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_long.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -7,7 +7,11 @@\n \n #include \"fcvt.x\"\n \n-/* { dg-final { scan-assembler-times \"fcvtzs\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *d\\[0-9\\]\" 3 } } */\n-/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *d\\[0-9\\]\" 3 } } */\n-/* { dg-final { scan-assembler-times \"fcvtas\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n+/* { dg-final { scan-assembler-times \"fcvtzs\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtzs\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *d\\[0-9\\]\" 3 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *d\\[0-9\\]\" 3 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *d\\[0-9\\]\" 3 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *d\\[0-9\\]\" 3 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtas\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtas\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 {target ilp32} } } */"}, {"sha": "59be47512cf73884700c1fb5de69ace7558e8ae3", "filename": "gcc/testsuite/gcc.target/aarch64/fcvt_double_uint.c", "status": "modified", "additions": 4, "deletions": 2, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_uint.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_uint.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_uint.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -8,8 +8,10 @@\n #include \"fcvt.x\"\n \n /* { dg-final { scan-assembler-times \"fcvtzu\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *d\\[0-9\\]\" 1 {target ilp32} } } */\n /* { dg-final { scan-assembler-times \"fcvtpu\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *d\\[0-9\\]\" 1 {target ilp32} } } */\n /* { dg-final { scan-assembler-times \"fcvtmu\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n /* { dg-final { scan-assembler-times \"fcvtau\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */"}, {"sha": "55723cf90635c1960bfe43d31fbda8c2d4441e92", "filename": "gcc/testsuite/gcc.target/aarch64/fcvt_double_ulong.c", "status": "modified", "additions": 12, "deletions": 6, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_ulong.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_ulong.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_double_ulong.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -7,9 +7,15 @@\n \n #include \"fcvt.x\"\n \n-/* { dg-final { scan-assembler-times \"fcvtzu\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 } } */\n-/* { dg-final { scan-assembler-times \"fcvtpu\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 } } */\n-/* { dg-final { scan-assembler-times \"fcvtmu\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtau\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 } } */\n+/* { dg-final { scan-assembler-times \"fcvtzu\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtzu\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *d\\[0-9\\]\" 1 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtpu\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtpu\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *d\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *d\\[0-9\\]\" 1 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtmu\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtmu\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtau\\tx\\[0-9\\]+, *d\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtau\\tw\\[0-9\\]+, *d\\[0-9\\]\" 2 {target ilp32} } } */"}, {"sha": "2e10e2dec9d82cd8e6ce3d5e6a432ca9071842cb", "filename": "gcc/testsuite/gcc.target/aarch64/fcvt_float_int.c", "status": "modified", "additions": 6, "deletions": 4, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_int.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_int.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_int.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -8,8 +8,10 @@\n #include \"fcvt.x\"\n \n /* { dg-final { scan-assembler-times \"fcvtzs\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 } } */\n-/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 } } */\n-/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *s\\[0-9\\]\" 3 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *s\\[0-9\\]\" 3 {target ilp32} } } */\n /* { dg-final { scan-assembler-times \"fcvtas\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */"}, {"sha": "1debf710f5629b29f5b13393b33ce09b1587880b", "filename": "gcc/testsuite/gcc.target/aarch64/fcvt_float_long.c", "status": "modified", "additions": 8, "deletions": 4, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_long.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_long.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_long.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -7,7 +7,11 @@\n \n #include \"fcvt.x\"\n \n-/* { dg-final { scan-assembler-times \"fcvtzs\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *s\\[0-9\\]\" 3 } } */\n-/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *s\\[0-9\\]\" 3 } } */\n-/* { dg-final { scan-assembler-times \"fcvtas\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n+/* { dg-final { scan-assembler-times \"fcvtzs\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtzs\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *s\\[0-9\\]\" 3 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *s\\[0-9\\]\" 3 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *s\\[0-9\\]\" 3 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *s\\[0-9\\]\" 3 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtas\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtas\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 {target ilp32} } } */"}, {"sha": "c0b0c693a2b27f672eb5d87e8030251a7b3305d9", "filename": "gcc/testsuite/gcc.target/aarch64/fcvt_float_uint.c", "status": "modified", "additions": 4, "deletions": 2, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_uint.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_uint.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_uint.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -8,8 +8,10 @@\n #include \"fcvt.x\"\n \n /* { dg-final { scan-assembler-times \"fcvtzu\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *s\\[0-9\\]\" 1 {target ilp32} } } */\n /* { dg-final { scan-assembler-times \"fcvtpu\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *s\\[0-9\\]\" 1 {target ilp32} } } */\n /* { dg-final { scan-assembler-times \"fcvtmu\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n /* { dg-final { scan-assembler-times \"fcvtau\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */"}, {"sha": "07309e2c884bc22c11ec56aa9f105db5a21ef734", "filename": "gcc/testsuite/gcc.target/aarch64/fcvt_float_ulong.c", "status": "modified", "additions": 12, "deletions": 6, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_ulong.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_ulong.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Ffcvt_float_ulong.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -7,9 +7,15 @@\n \n #include \"fcvt.x\"\n \n-/* { dg-final { scan-assembler-times \"fcvtzu\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 } } */\n-/* { dg-final { scan-assembler-times \"fcvtpu\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 } } */\n-/* { dg-final { scan-assembler-times \"fcvtmu\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n-/* { dg-final { scan-assembler-times \"fcvtau\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 } } */\n+/* { dg-final { scan-assembler-times \"fcvtzu\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtzu\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtps\\tw\\[0-9\\]+, *s\\[0-9\\]\" 1 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtpu\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtpu\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tx\\[0-9\\]+, *s\\[0-9\\]\" 1 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtms\\tw\\[0-9\\]+, *s\\[0-9\\]\" 1 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtmu\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtmu\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 {target ilp32} } } */\n+/* { dg-final { scan-assembler-times \"fcvtau\\tx\\[0-9\\]+, *s\\[0-9\\]\" 2 {target lp64} } } */\n+/* { dg-final { scan-assembler-times \"fcvtau\\tw\\[0-9\\]+, *s\\[0-9\\]\" 2 {target ilp32} } } */"}, {"sha": "f8cfeccf3347883a0c3c657c26c2a24ed8a8a33c", "filename": "gcc/testsuite/gcc.target/aarch64/vect_smlal_1.c", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fvect_smlal_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/527b11f91d567aac3db45d565224c8ea17d13148/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fvect_smlal_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fvect_smlal_1.c?ref=527b11f91d567aac3db45d565224c8ea17d13148", "patch": "@@ -4,19 +4,19 @@\n typedef signed char S8_t;\n typedef signed short S16_t;\n typedef signed int S32_t;\n-typedef signed long S64_t;\n+typedef signed long long S64_t;\n typedef signed char *__restrict__ pS8_t;\n typedef signed short *__restrict__ pS16_t;\n typedef signed int *__restrict__ pS32_t;\n-typedef signed long *__restrict__ pS64_t;\n+typedef signed long long *__restrict__ pS64_t;\n typedef unsigned char U8_t;\n typedef unsigned short U16_t;\n typedef unsigned int U32_t;\n typedef unsigned long U64_t;\n typedef unsigned char *__restrict__ pU8_t;\n typedef unsigned short *__restrict__ pU16_t;\n typedef unsigned int *__restrict__ pU32_t;\n-typedef unsigned long *__restrict__ pU64_t;\n+typedef unsigned long long *__restrict__ pU64_t;\n \n extern void abort ();\n "}]}