/**** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ***
** created by        :
** generated by      : Agnisys
** generated from    : D:\AgnisysProjects\git_test\Allegro_test\Test\test6.idsng
** IDesignSpec rev   : idsbatch v4.16.26.2

***** This code is generated with following settings ***
**---------------------------------------------------------------------------------------------------------------*/


#ifndef __BLK1_REGISTERS_H
#define __BLK1_REGISTERS_H

#include "Access.h"
#include "Bitfield.h"
#include "Register.h"

namespace DUOLOG
{
    
    
    /*****************************************************************************/
    
    /**
    * reg1 class
    * This class represents the reg1 register within the blk1 IP Block.
    */
    class reg1
    {
        private:
        // ------------------------------------------------------------------------
        // Private member variables
        // ------------------------------------------------------------------------
        // Pointer to reg1 Register object
        Register<U16T> * m_register;
        // Pointer to fx Bitfield object
        Bitfield<U16T> * m_bf fx ;
        
        public:
        // ------------------------------------------------------------------------
        // Public member variables
        // ------------------------------------------------------------------------
        // Class constructor
        reg1();
        // Returns pointer to reg1 Register object
        Register<U16T> * getRegister();
        // Returns pointer to fx Bitfield object
        Bitfield<U16T> * get fx ();
    };
    
    
} //namespace DUOLOG

#endif /* __BLK1_REGISTERS_H */
