#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec 21 16:37:33 2017
# Process ID: 4012
# Current directory: Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.runs/top_level_0_synth_1
# Command line: vivado.exe -log top_level_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_0.tcl
# Log file: Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.runs/top_level_0_synth_1/top_level_0.vds
# Journal file: Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.runs/top_level_0_synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_0.tcl -notrace
Command: synth_design -top top_level_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 357.625 ; gain = 95.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_0' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/synth/top_level_0.vhd:69]
INFO: [Synth 8-3491] module 'top_level' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:12' bound to instance 'U0' of component 'top_level' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/synth/top_level_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'top_level' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:25]
INFO: [Synth 8-3491] module 'UartModIn' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn.vhd:12' bound to instance 'grp_UartModIn_fu_236' of component 'UartModIn' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:206]
INFO: [Synth 8-638] synthesizing module 'UartModIn' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn.vhd:25]
INFO: [Synth 8-3491] module 'UartModIn_do_recv' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn_do_recv.vhd:12' bound to instance 'grp_UartModIn_do_recv_fu_58' of component 'UartModIn_do_recv' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn.vhd:52]
INFO: [Synth 8-638] synthesizing module 'UartModIn_do_recv' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn_do_recv.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn_do_recv.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn_do_recv.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn_do_recv.vhd:44]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn_do_recv.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn_do_recv.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'UartModIn_do_recv' (1#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn_do_recv.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UartModIn' (2#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModIn.vhd:25]
INFO: [Synth 8-3491] module 'UartModOut' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut.vhd:12' bound to instance 'grp_UartModOut_fu_250' of component 'UartModOut' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:217]
INFO: [Synth 8-638] synthesizing module 'UartModOut' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut.vhd:25]
INFO: [Synth 8-3491] module 'UartModOut_do_send' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut_do_send.vhd:12' bound to instance 'grp_UartModOut_do_send_fu_58' of component 'UartModOut_do_send' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut.vhd:52]
INFO: [Synth 8-638] synthesizing module 'UartModOut_do_send' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut_do_send.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut_do_send.vhd:45]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut_do_send.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut_do_send.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut_do_send.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut_do_send.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'UartModOut_do_send' (3#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut_do_send.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UartModOut' (4#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/UartModOut.vhd:25]
INFO: [Synth 8-3491] module 'doubleur' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/doubleur.vhd:12' bound to instance 'grp_doubleur_fu_264' of component 'doubleur' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:228]
INFO: [Synth 8-638] synthesizing module 'doubleur' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/doubleur.vhd:28]
INFO: [Synth 8-3491] module 'doubleur_do_split' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/doubleur_do_split.vhd:12' bound to instance 'grp_doubleur_do_split_fu_70' of component 'doubleur_do_split' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/doubleur.vhd:64]
INFO: [Synth 8-638] synthesizing module 'doubleur_do_split' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/doubleur_do_split.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/doubleur_do_split.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/doubleur_do_split.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'doubleur_do_split' (5#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/doubleur_do_split.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'doubleur' (6#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/doubleur.vhd:28]
INFO: [Synth 8-3491] module 'comparateur' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur.vhd:12' bound to instance 'grp_comparateur_fu_282' of component 'comparateur' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:242]
INFO: [Synth 8-638] synthesizing module 'comparateur' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur.vhd:28]
INFO: [Synth 8-3491] module 'comparateur_do_comp' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:12' bound to instance 'grp_comparateur_do_comp_fu_74' of component 'comparateur_do_comp' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur.vhd:71]
INFO: [Synth 8-638] synthesizing module 'comparateur_do_comp' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:103]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'comparateur_sitofcud' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_sitofcud.vhd:11' bound to instance 'comparateur_sitofcud_U16' of component 'comparateur_sitofcud' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:184]
INFO: [Synth 8-638] synthesizing module 'comparateur_sitofcud' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_sitofcud.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_level_ap_sitofp_4_no_dsp_32' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_sitofp_4_no_dsp_32.vhd:59' bound to instance 'top_level_ap_sitofp_4_no_dsp_32_u' of component 'top_level_ap_sitofp_4_no_dsp_32' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_sitofcud.vhd:52]
INFO: [Synth 8-638] synthesizing module 'top_level_ap_sitofp_4_no_dsp_32' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_sitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'top_level_ap_sitofp_4_no_dsp_32' (21#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'comparateur_sitofcud' (22#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_sitofcud.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'comparateur_fcmp_dEe' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_fcmp_dEe.vhd:11' bound to instance 'comparateur_fcmp_dEe_U17' of component 'comparateur_fcmp_dEe' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:197]
INFO: [Synth 8-638] synthesizing module 'comparateur_fcmp_dEe' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_fcmp_dEe.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'top_level_ap_fcmp_0_no_dsp_32' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fcmp_0_no_dsp_32.vhd:59' bound to instance 'top_level_ap_fcmp_0_no_dsp_32_u' of component 'top_level_ap_fcmp_0_no_dsp_32' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_fcmp_dEe.vhd:69]
INFO: [Synth 8-638] synthesizing module 'top_level_ap_fcmp_0_no_dsp_32' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'top_level_ap_fcmp_0_no_dsp_32' (28#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'comparateur_fcmp_dEe' (29#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_fcmp_dEe.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'comparateur_do_comp' (30#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_do_comp.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'comparateur' (31#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur.vhd:28]
INFO: [Synth 8-3491] module 'carre' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre.vhd:12' bound to instance 'grp_carre_fu_326' of component 'carre' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:256]
INFO: [Synth 8-638] synthesizing module 'carre' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre.vhd:25]
INFO: [Synth 8-3491] module 'carre_do_carre' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_do_carre.vhd:12' bound to instance 'grp_carre_do_carre_fu_66' of component 'carre_do_carre' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre.vhd:56]
INFO: [Synth 8-638] synthesizing module 'carre_do_carre' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_do_carre.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_do_carre.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_do_carre.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_do_carre.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_do_carre.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_do_carre.vhd:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'carre_fmul_32ns_3bkb' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_fmul_32ns_3bkb.vhd:11' bound to instance 'carre_fmul_32ns_3bkb_U9' of component 'carre_fmul_32ns_3bkb' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_do_carre.vhd:79]
INFO: [Synth 8-638] synthesizing module 'carre_fmul_32ns_3bkb' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_fmul_32ns_3bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_level_ap_fmul_2_max_dsp_32' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'top_level_ap_fmul_2_max_dsp_32_u' of component 'top_level_ap_fmul_2_max_dsp_32' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_fmul_32ns_3bkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'top_level_ap_fmul_2_max_dsp_32' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'top_level_ap_fmul_2_max_dsp_32' (41#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'carre_fmul_32ns_3bkb' (42#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_fmul_32ns_3bkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'carre_do_carre' (43#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_do_carre.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'carre' (44#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre.vhd:25]
WARNING: [Synth 8-5640] Port 'ap_clk' is missing in component declaration [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:165]
WARNING: [Synth 8-5640] Port 'ap_rst' is missing in component declaration [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:165]
INFO: [Synth 8-3491] module 'filtre2' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2.vhd:12' bound to instance 'grp_filtre2_fu_342' of component 'filtre2' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:267]
INFO: [Synth 8-638] synthesizing module 'filtre2' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2.vhd:27]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'filtre2_filtre2_mlbW' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_filtre2_mlbW.vhd:93' bound to instance 'filtre2_mem_x_U' of component 'filtre2_filtre2_mlbW' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2.vhd:118]
INFO: [Synth 8-638] synthesizing module 'filtre2_filtre2_mlbW' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_filtre2_mlbW.vhd:112]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'filtre2_filtre2_mlbW_ram' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_filtre2_mlbW.vhd:13' bound to instance 'filtre2_filtre2_mlbW_ram_U' of component 'filtre2_filtre2_mlbW_ram' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_filtre2_mlbW.vhd:130]
INFO: [Synth 8-638] synthesizing module 'filtre2_filtre2_mlbW_ram' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_filtre2_mlbW.vhd:35]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 1 - type: integer 
	Parameter mem_size bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'filtre2_filtre2_mlbW_ram' (45#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_filtre2_mlbW.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'filtre2_filtre2_mlbW' (46#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_filtre2_mlbW.vhd:112]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'filtre2_filtre2_mlbW' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_filtre2_mlbW.vhd:93' bound to instance 'filtre2_mem_y_U' of component 'filtre2_filtre2_mlbW' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2.vhd:136]
INFO: [Synth 8-3491] module 'filtre2_do_filtre' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:12' bound to instance 'grp_filtre2_do_filtre_fu_72' of component 'filtre2_do_filtre' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2.vhd:154]
INFO: [Synth 8-638] synthesizing module 'filtre2_do_filtre' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:133]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:153]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'filtre1_fptrunc_6eOg' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_fptrunc_6eOg.vhd:11' bound to instance 'filtre1_fptrunc_6eOg_U55' of component 'filtre1_fptrunc_6eOg' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:217]
INFO: [Synth 8-638] synthesizing module 'filtre1_fptrunc_6eOg' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_fptrunc_6eOg.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_level_ap_fptrunc_0_no_dsp_64' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fptrunc_0_no_dsp_64.vhd:59' bound to instance 'top_level_ap_fptrunc_0_no_dsp_64_u' of component 'top_level_ap_fptrunc_0_no_dsp_64' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_fptrunc_6eOg.vhd:41]
INFO: [Synth 8-638] synthesizing module 'top_level_ap_fptrunc_0_no_dsp_64' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'top_level_ap_fptrunc_0_no_dsp_64' (49#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'filtre1_fptrunc_6eOg' (50#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_fptrunc_6eOg.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'filtre1_fpext_32nfYi' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_fpext_32nfYi.vhd:11' bound to instance 'filtre1_fpext_32nfYi_U56' of component 'filtre1_fpext_32nfYi' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:227]
INFO: [Synth 8-638] synthesizing module 'filtre1_fpext_32nfYi' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_fpext_32nfYi.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'top_level_ap_fpext_0_no_dsp_32' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fpext_0_no_dsp_32.vhd:59' bound to instance 'top_level_ap_fpext_0_no_dsp_32_u' of component 'top_level_ap_fpext_0_no_dsp_32' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_fpext_32nfYi.vhd:41]
INFO: [Synth 8-638] synthesizing module 'top_level_ap_fpext_0_no_dsp_32' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'top_level_ap_fpext_0_no_dsp_32' (51#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'filtre1_fpext_32nfYi' (52#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_fpext_32nfYi.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'filtre1_fpext_32nfYi' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_fpext_32nfYi.vhd:11' bound to instance 'filtre1_fpext_32nfYi_U57' of component 'filtre1_fpext_32nfYi' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:237]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'filtre2_dadd_64nskbM' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_dadd_64nskbM.vhd:11' bound to instance 'filtre2_dadd_64nskbM_U58' of component 'filtre2_dadd_64nskbM' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:247]
INFO: [Synth 8-638] synthesizing module 'filtre2_dadd_64nskbM' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_dadd_64nskbM.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'top_level_ap_dadd_4_full_dsp_64' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_dadd_4_full_dsp_64.vhd:59' bound to instance 'top_level_ap_dadd_4_full_dsp_64_u' of component 'top_level_ap_dadd_4_full_dsp_64' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_dadd_64nskbM.vhd:59]
INFO: [Synth 8-638] synthesizing module 'top_level_ap_dadd_4_full_dsp_64' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_dadd_4_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_dadd_4_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'top_level_ap_dadd_4_full_dsp_64' (63#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_dadd_4_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'filtre2_dadd_64nskbM' (64#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_dadd_64nskbM.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'filtre1_dmul_64nshbi' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_dmul_64nshbi.vhd:11' bound to instance 'filtre1_dmul_64nshbi_U59' of component 'filtre1_dmul_64nshbi' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:262]
INFO: [Synth 8-638] synthesizing module 'filtre1_dmul_64nshbi' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_dmul_64nshbi.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'top_level_ap_dmul_4_max_dsp_64' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_dmul_4_max_dsp_64.vhd:59' bound to instance 'top_level_ap_dmul_4_max_dsp_64_u' of component 'top_level_ap_dmul_4_max_dsp_64' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_dmul_64nshbi.vhd:59]
INFO: [Synth 8-638] synthesizing module 'top_level_ap_dmul_4_max_dsp_64' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_dmul_4_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'top_level_ap_dmul_4_max_dsp_64' (66#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'filtre1_dmul_64nshbi' (67#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_dmul_64nshbi.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'filtre1_dmul_64nshbi' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_dmul_64nshbi.vhd:11' bound to instance 'filtre1_dmul_64nshbi_U60' of component 'filtre1_dmul_64nshbi' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'filtre2_do_filtre' (68#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'filtre2' (69#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2.vhd:27]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:178]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:178]
INFO: [Synth 8-3491] module 'racine' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine.vhd:12' bound to instance 'grp_racine_fu_364' of component 'racine' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:278]
INFO: [Synth 8-638] synthesizing module 'racine' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine.vhd:25]
INFO: [Synth 8-3491] module 'racine_do_racine' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:12' bound to instance 'grp_racine_do_racine_fu_66' of component 'racine_do_racine' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine.vhd:56]
INFO: [Synth 8-638] synthesizing module 'racine_do_racine' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:117]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'carre_fmul_32ns_3bkb' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_fmul_32ns_3bkb.vhd:11' bound to instance 'carre_fmul_32ns_3bkb_U71' of component 'carre_fmul_32ns_3bkb' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:197]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'comparateur_sitofcud' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_sitofcud.vhd:11' bound to instance 'comparateur_sitofcud_U72' of component 'comparateur_sitofcud' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:212]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'racine_fsqrt_32nsncg' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_fsqrt_32nsncg.vhd:11' bound to instance 'racine_fsqrt_32nsncg_U73' of component 'racine_fsqrt_32nsncg' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:225]
INFO: [Synth 8-638] synthesizing module 'racine_fsqrt_32nsncg' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_fsqrt_32nsncg.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'top_level_ap_fsqrt_10_no_dsp_32' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fsqrt_10_no_dsp_32.vhd:59' bound to instance 'top_level_ap_fsqrt_10_no_dsp_32_u' of component 'top_level_ap_fsqrt_10_no_dsp_32' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_fsqrt_32nsncg.vhd:54]
INFO: [Synth 8-638] synthesizing module 'top_level_ap_fsqrt_10_no_dsp_32' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fsqrt_10_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 1 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 10 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fsqrt_10_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'top_level_ap_fsqrt_10_no_dsp_32' (74#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/ip/top_level_ap_fsqrt_10_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'racine_fsqrt_32nsncg' (75#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_fsqrt_32nsncg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'racine_do_racine' (76#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_do_racine.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'racine' (77#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine.vhd:25]
INFO: [Synth 8-3491] module 'fifo_w32_d8192_A' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:13' bound to instance 'fifo2_1_fifo_U' of component 'fifo_w32_d8192_A' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:287]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d8192_A' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:34]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d8192_A' (78#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:34]
INFO: [Synth 8-3491] module 'fifo_w32_d8192_A' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:13' bound to instance 'fifo1_12_fifo_U' of component 'fifo_w32_d8192_A' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:300]
INFO: [Synth 8-3491] module 'fifo_w32_d8192_A' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:13' bound to instance 'fifo2_13_fifo_U' of component 'fifo_w32_d8192_A' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:313]
INFO: [Synth 8-3491] module 'fifo_w32_d8192_A' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:13' bound to instance 'fifo3_1_fifo_U' of component 'fifo_w32_d8192_A' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:326]
INFO: [Synth 8-3491] module 'fifo_w32_d8192_A' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:13' bound to instance 'fifo4_1_fifo_U' of component 'fifo_w32_d8192_A' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:339]
INFO: [Synth 8-3491] module 'fifo_w32_d8192_A' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:13' bound to instance 'doub1_1_fifo_U' of component 'fifo_w32_d8192_A' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:352]
INFO: [Synth 8-3491] module 'fifo_w32_d8192_A' declared at 'y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:13' bound to instance 'doub2_1_fifo_U' of component 'fifo_w32_d8192_A' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'top_level' (79#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'top_level_0' (80#1) [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/synth/top_level_0.vhd:69]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized73 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized73 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized73 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized73 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized73 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized53 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized71 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized71 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized71 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized71 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized71 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized3 has unconnected port EXP_OUT[7]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized3 has unconnected port EXP_OUT[6]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized3 has unconnected port EXP_OUT[5]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized3 has unconnected port EXP_OUT[4]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized3 has unconnected port EXP_OUT[3]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized3 has unconnected port EXP_OUT[2]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized3 has unconnected port EXP_OUT[1]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized3 has unconnected port EXP_OUT[0]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized3 has unconnected port EXP_INC_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized202 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized202 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized202 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized200 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized200 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized200 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design special_detect__parameterized4 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized198 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized198 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized198 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized134 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized134 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized134 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized134 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized134 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized148 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized148 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized148 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized142 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized142 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized142 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized65 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized65 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized65 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 513.793 ; gain = 251.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin grp_filtre2_fu_342:ap_clk to constant 0 [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:267]
WARNING: [Synth 8-3295] tying undriven pin grp_filtre2_fu_342:ap_rst to constant 0 [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:267]
WARNING: [Synth 8-3295] tying undriven pin grp_racine_fu_364:clk to constant 0 [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:278]
WARNING: [Synth 8-3295] tying undriven pin grp_racine_fu_364:reset to constant 0 [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/top_level.vhd:278]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 513.793 ; gain = 251.273
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1841 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/constraints/top_level_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/constraints/top_level_ooc.xdc] for cell 'U0'
Parsing XDC File [Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.runs/top_level_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.runs/top_level_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  FDE => FDRE: 37 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 807.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 807.992 ; gain = 545.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 807.992 ; gain = 545.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.runs/top_level_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 807.992 ; gain = 545.473
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notlhs3_fu_370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs_fu_358_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_376_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'filtre2_mem_x_addr_1_reg_274_reg[0:0]' into 'filtre2_mem_y_addr_1_reg_268_reg[0:0]' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element filtre2_mem_x_addr_1_reg_274_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre2_do_filtre.vhd:322]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_235_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:91]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:92]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 807.992 ; gain = 545.473
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized14) to 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'comparateur_sitofcud:/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_fcmp_dEe_U17/top_level_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'U0/grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_fcmp_dEe_U17/top_level_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_fcmp_dEe_U17/top_level_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'U0/grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_fcmp_dEe_U17/top_level_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_fcmp_dEe_U17/top_level_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'U0/grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_fcmp_dEe_U17/top_level_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_fcmp_dEe_U17/top_level_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'U0/grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_fcmp_dEe_U17/top_level_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'carre_fmul_32ns_3bkb:/top_level_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'carre_fmul_32ns_3bkb:/top_level_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'carre_fmul_32ns_3bkb:/top_level_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'carre_fmul_32ns_3bkb:/top_level_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized14) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_fptrunc_6eOg_U55/top_level_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'filtre1_fpext_32nfYi:/top_level_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'filtre1_fpext_32nfYi:/top_level_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'filtre1_fpext_32nfYi:/top_level_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'filtre1_fpext_32nfYi:/top_level_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'filtre1_fpext_32nfYi:/top_level_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'filtre1_fpext_32nfYi:/top_level_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized14) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/top_level_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized4) to 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized14) to 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized72) to 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized72) to 'filtre1_dmul_64nshbi:/top_level_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[0].ND_DEL' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[1].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].ND_DEL' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[6].ND_DEL' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].ND_DEL' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[10].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[12].ND_DEL' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[13].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[15].ND_DEL' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[16].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[18].ND_DEL' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].ND_DEL' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[22].ND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/NORMALIZE_DEL' (delay__parameterized14) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "grp_comparateur_do_comp_fu_74/notlhs3_fu_370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_comparateur_do_comp_fu_74/notrhs4_fu_376_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_comparateur_do_comp_fu_74/notlhs_fu_358_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_comparateur_do_comp_fu_74/notrhs_fu_364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/din1_buf1_reg[31:0]' into 'grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/din0_buf1_reg[31:0]' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_fmul_32ns_3bkb.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/din1_buf1_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/carre_fmul_32ns_3bkb.vhd:77]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/ce_r_reg' into 'grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/ce_r_reg' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_dmul_64nshbi.vhd:73]
INFO: [Synth 8-4471] merging register 'grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/ce_r_reg' into 'grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/ce_r_reg' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_dmul_64nshbi.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/ce_r_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_dmul_64nshbi.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/ce_r_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/filtre1_dmul_64nshbi.vhd:73]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SQRT_OP.SPD.OP/i_mant_calc.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'grp_racine_do_racine_fu_66/comparateur_sitofcud_U72/ce_r_reg' into 'grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/ce_r_reg' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_sitofcud.vhd:64]
INFO: [Synth 8-4471] merging register 'grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/ce_r_reg' into 'grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/ce_r_reg' [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_fsqrt_32nsncg.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element grp_racine_do_racine_fu_66/comparateur_sitofcud_U72/ce_r_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/comparateur_sitofcud.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/ce_r_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/racine_fsqrt_32nsncg.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/hdl/vhdl/fifo_w32_d8192_A.vhd:92]
INFO: [Synth 8-3971] The signal grp_filtre2_fu_342/filtre2_mem_x_U/filtre2_filtre2_mlbW_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_filtre2_fu_342/filtre2_mem_y_U/filtre2_filtre2_mlbW_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 25 bits of RAM "fifo2_1_fifo_U/mem_reg" due to constant propagation. Old ram width 32 bits, new ram width 7 bits.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[63] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[17]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[18]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[19]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[20]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[21]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[22]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[23]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[24]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[25]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[26]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[27]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[28]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[17]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[18]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[19]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[20]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[21]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[22]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[23]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[24]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[25]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[26]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[27]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[28]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[0]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[1]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[2]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[3]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[4]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[5]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[6]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[7]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[8]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[9]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[10]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[11]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[12]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[13]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[14]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[15]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[59]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[60]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/tmp_5_reg_280_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[0]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[1]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[2]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[3]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[4]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[5]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[6]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[7]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[8]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[9]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[10]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[11]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[12]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[13]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[14]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[15]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[59]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[60]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[60]' (FDE) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/reg_218_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[58] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din0_buf1_reg[59]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din0_buf1_reg[60]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[59] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din0_buf1_reg[60]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din0_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[52] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[53]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[42]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[55] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[56]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[42]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[58] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din0_buf1_reg[59]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din0_buf1_reg[60]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[59] )
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din0_buf1_reg[60]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din0_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U60/din1_buf1_reg[40] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[42]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[43]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[44]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[45]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[46]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[47]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[48]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[49]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[50]' (FD) to 'U0/grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/comparateur_sitofcud_U72/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/comparateur_sitofcud_U72/top_level_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[2].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]' (FDE) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/racine_fsqrt_32nsncg_U73/top_level_ap_fsqrt_10_no_dsp_32_u/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[31]' (FD) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[23]' (FD) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[24]' (FD) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[25]' (FD) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[26]' (FD) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[27]' (FD) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[28]' (FD) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[29]' (FD) to 'U0/grp_racine_fu_364/grp_racine_do_racine_fu_66/carre_fmul_32ns_3bkb_U71/din1_buf1_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (grp_UartModOut_fu_250/grp_UartModOut_do_send_fu_58/ap_CS_fsm_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_UartModOut_fu_250/grp_UartModOut_do_send_fu_58/tmp_9_reg_118_reg[7]) is unused and will be removed from module top_level.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_5_viv__1.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/ce_r_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/ap_CS_fsm_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[30]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[29]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[28]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[27]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[26]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[25]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[24]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[23]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[22]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[21]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[20]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[19]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[18]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[17]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[16]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[15]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[14]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[13]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[12]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[11]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[10]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[8]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/comparateur_sitofcud_U16/dout_r_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_comparateur_fu_282/grp_comparateur_do_comp_fu_74/tmp_4_reg_443_reg[31]) is unused and will be removed from module top_level.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/ce_r_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/val_reg_80_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/din0_buf1_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/ap_CS_fsm_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[30]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[29]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[28]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[27]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[26]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[25]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[24]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[23]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[22]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[21]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[20]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[19]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[18]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[17]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[16]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[15]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[14]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[13]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[12]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[11]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[10]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[8]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_carre_fu_326/grp_carre_do_carre_fu_66/carre_fmul_32ns_3bkb_U9/dout_r_reg[0]) is unused and will be removed from module top_level.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11.
WARNING: [Synth 8-3332] Sequential element (grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre2_dadd_64nskbM_U58/ce_r_reg) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/ap_CS_fsm_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/dout_r_reg[63]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/dout_r_reg[62]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/dout_r_reg[61]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (grp_filtre2_fu_342/grp_filtre2_do_filtre_fu_72/filtre1_dmul_64nshbi_U59/dout_r_reg[60]) is unused and will be removed from module top_level.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 807.992 ; gain = 545.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 866.098 ; gain = 603.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:49 . Memory (MB): peak = 885.133 ; gain = 622.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/grp_filtre2_fu_342/filtre2_mem_x_U/filtre2_filtre2_mlbW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_filtre2_fu_342/filtre2_mem_y_U/filtre2_filtre2_mlbW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo2_1_fifo_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo2_1_fifo_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo1_12_fifo_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo1_12_fifo_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo1_12_fifo_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo1_12_fifo_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo1_12_fifo_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo1_12_fifo_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo1_12_fifo_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo1_12_fifo_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo2_13_fifo_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo2_13_fifo_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo2_13_fifo_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo2_13_fifo_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo2_13_fifo_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo2_13_fifo_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo2_13_fifo_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo2_13_fifo_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo4_1_fifo_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo4_1_fifo_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo4_1_fifo_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo4_1_fifo_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo4_1_fifo_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo4_1_fifo_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo4_1_fifo_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fifo4_1_fifo_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub1_1_fifo_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub1_1_fifo_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub1_1_fifo_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub1_1_fifo_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub1_1_fifo_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub1_1_fifo_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub1_1_fifo_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub1_1_fifo_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub2_1_fifo_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub2_1_fifo_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub2_1_fifo_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub2_1_fifo_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub2_1_fifo_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub2_1_fifo_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub2_1_fifo_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/doub2_1_fifo_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 909.133 ; gain = 646.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/fifo4_1_fifo_U/mem_reg_1' (RAMB36E1_1) to 'U0/fifo4_1_fifo_U/mem_reg_0'
INFO: [Synth 8-223] decloning instance 'U0/fifo4_1_fifo_U/mem_reg_2' (RAMB36E1_1) to 'U0/fifo4_1_fifo_U/mem_reg_0'
INFO: [Synth 8-223] decloning instance 'U0/fifo4_1_fifo_U/mem_reg_3' (RAMB36E1_1) to 'U0/fifo4_1_fifo_U/mem_reg_0'
INFO: [Synth 8-223] decloning instance 'U0/fifo4_1_fifo_U/mem_reg_4' (RAMB36E1_1) to 'U0/fifo4_1_fifo_U/mem_reg_0'
INFO: [Synth 8-223] decloning instance 'U0/fifo4_1_fifo_U/mem_reg_5' (RAMB36E1_1) to 'U0/fifo4_1_fifo_U/mem_reg_0'
INFO: [Synth 8-223] decloning instance 'U0/fifo4_1_fifo_U/mem_reg_6' (RAMB36E1_1) to 'U0/fifo4_1_fifo_U/mem_reg_0'
INFO: [Synth 8-6064] Net \doub1_1_fifo_U/push  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:56 . Memory (MB): peak = 909.133 ; gain = 646.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:56 . Memory (MB): peak = 909.133 ; gain = 646.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'flt_sqrt_exp' to reference 'delay__parameterized125' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'flt_sqrt_exp' to reference 'delay__parameterized125_6' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'delay__parameterized125_6' to reference 'xbip_pipe_v3_0_4_viv__parameterized202' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'delay__parameterized125' to reference 'xbip_pipe_v3_0_4_viv__parameterized202_7' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'floating_point_v7_1_5_viv' to reference 'fix_to_flt_conv' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'lead_zero_encode' to reference 'mux4__parameterized0' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'mux4__parameterized0' to reference 'delay__parameterized7_12' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'delay__parameterized7_12' to reference 'xbip_pipe_v3_0_4_viv__parameterized13_13' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'flt_mult_exp' to reference 'delay__parameterized7_14' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'flt_mult_exp' to reference 'delay__parameterized34' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'delay__parameterized34' to reference 'xbip_pipe_v3_0_4_viv__parameterized55' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'delay__parameterized7_14' to reference 'xbip_pipe_v3_0_4_viv__parameterized13_17' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:01:58 . Memory (MB): peak = 909.133 ; gain = 646.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:01:58 . Memory (MB): peak = 909.133 ; gain = 646.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:01:58 . Memory (MB): peak = 909.133 ; gain = 646.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:01:58 . Memory (MB): peak = 909.133 ; gain = 646.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    97|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_11 |     2|
|6     |DSP48E1_12 |     2|
|7     |DSP48E1_13 |     2|
|8     |DSP48E1_2  |     5|
|9     |DSP48E1_3  |     1|
|10    |DSP48E1_4  |     2|
|11    |DSP48E1_5  |     2|
|12    |DSP48E1_6  |     2|
|13    |DSP48E1_7  |     2|
|14    |DSP48E1_8  |     2|
|15    |DSP48E1_9  |     2|
|16    |LUT1       |    90|
|17    |LUT2       |   542|
|18    |LUT3       |   652|
|19    |LUT4       |   361|
|20    |LUT5       |   382|
|21    |LUT6       |   804|
|22    |MUXCY      |   823|
|23    |MUXF7      |    15|
|24    |MUXF8      |     1|
|25    |RAMB36E1   |     2|
|26    |RAMB36E1_1 |    36|
|27    |SRL16E     |    24|
|28    |XORCY      |   616|
|29    |FDE        |    33|
|30    |FDRE       |  2415|
|31    |FDSE       |    12|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:01:58 . Memory (MB): peak = 909.133 ; gain = 646.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1904 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:45 . Memory (MB): peak = 909.133 ; gain = 352.414
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 909.133 ; gain = 646.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1651 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 298 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 265 instances
  FDE => FDRE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
650 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:04 . Memory (MB): peak = 909.133 ; gain = 654.195
INFO: [Common 17-1381] The checkpoint 'Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.runs/top_level_0_synth_1/top_level_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.srcs/sources_1/ip/top_level_0_1/top_level_0.xci
INFO: [Coretcl 2-1174] Renamed 475 cell refs.
INFO: [Common 17-1381] The checkpoint 'Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/vivado/full_chain/full_chain.runs/top_level_0_synth_1/top_level_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_0_utilization_synth.rpt -pb top_level_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 909.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 21 16:40:08 2017...
