[2025-09-18 02:00:17] START suite=qualcomm_srv trace=srv406_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv406_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3365271 heartbeat IPC: 2.972 cumulative IPC: 2.972 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6182586 cumulative IPC: 3.235 (Simulation time: 00 hr 01 min 22 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6182586 cumulative IPC: 3.235 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6182587 heartbeat IPC: 3.549 cumulative IPC: 5 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 12095803 heartbeat IPC: 1.691 cumulative IPC: 1.691 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 18117407 heartbeat IPC: 1.661 cumulative IPC: 1.676 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 23897928 heartbeat IPC: 1.73 cumulative IPC: 1.693 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 29639329 heartbeat IPC: 1.742 cumulative IPC: 1.705 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 35372476 heartbeat IPC: 1.744 cumulative IPC: 1.713 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 41074303 heartbeat IPC: 1.754 cumulative IPC: 1.72 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 47137544 heartbeat IPC: 1.649 cumulative IPC: 1.709 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 53023478 heartbeat IPC: 1.699 cumulative IPC: 1.708 (Simulation time: 00 hr 08 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv406_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000026 cycles: 58807459 heartbeat IPC: 1.729 cumulative IPC: 1.71 (Simulation time: 00 hr 09 min 39 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 58347653 cumulative IPC: 1.714 (Simulation time: 00 hr 10 min 30 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 58347653 cumulative IPC: 1.714 (Simulation time: 00 hr 10 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv406_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.714 instructions: 100000004 cycles: 58347653
CPU 0 Branch Prediction Accuracy: 97.01% MPKI: 5.461 Average ROB Occupancy at Mispredict: 85.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00151
BRANCH_INDIRECT: 0.00715
BRANCH_CONDITIONAL: 5.445
BRANCH_DIRECT_CALL: 0.00362
BRANCH_INDIRECT_CALL: 0.00187
BRANCH_RETURN: 0.00222


====Backend Stall Breakdown====
ROB_STALL: 858217
LQ_STALL: 0
SQ_STALL: 1278089


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 162.25816
REPLAY_LOAD: 95.36761
NON_REPLAY_LOAD: 14.871246

== Total ==
ADDR_TRANS: 208664
REPLAY_LOAD: 148392
NON_REPLAY_LOAD: 501161

== Counts ==
ADDR_TRANS: 1286
REPLAY_LOAD: 1556
NON_REPLAY_LOAD: 33700

cpu0->cpu0_STLB TOTAL        ACCESS:     952130 HIT:     908247 MISS:      43883 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     952130 HIT:     908247 MISS:      43883 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 227.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     879334 HIT:     440735 MISS:     438599 MSHR_MERGE:      88657
cpu0->cpu0_L2C LOAD         ACCESS:     495213 HIT:     312765 MISS:     182448 MSHR_MERGE:      23075
cpu0->cpu0_L2C RFO          ACCESS:      66987 HIT:       6727 MISS:      60260 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     126942 HIT:      13440 MISS:     113502 MSHR_MERGE:      65582
cpu0->cpu0_L2C WRITE        ACCESS:      91551 HIT:      90671 MISS:        880 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      98641 HIT:      17132 MISS:      81509 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     112652 ISSUED:     112380 USEFUL:      24279 USELESS:       2256
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15030024 HIT:   14587038 MISS:     442986 MSHR_MERGE:     139133
cpu0->cpu0_L1I LOAD         ACCESS:   15030024 HIT:   14587038 MISS:     442986 MSHR_MERGE:     139133
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.69 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27744181 HIT:   26876396 MISS:     867785 MSHR_MERGE:     495945
cpu0->cpu0_L1D LOAD         ACCESS:   15010435 HIT:   14627404 MISS:     383031 MSHR_MERGE:     191671
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     594396 HIT:     554647 MISS:      39749 MSHR_MERGE:      24897
cpu0->cpu0_L1D WRITE        ACCESS:   12033962 HIT:   11687901 MISS:     346061 MSHR_MERGE:     279074
cpu0->cpu0_L1D TRANSLATION  ACCESS:     105388 HIT:       6444 MISS:      98944 MSHR_MERGE:        303
cpu0->cpu0_L1D PREFETCH REQUESTED:    3461171 ISSUED:     594388 USEFUL:       2307 USELESS:       1379
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 93.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12832559 HIT:   12723169 MISS:     109390 MSHR_MERGE:      62779
cpu0->cpu0_ITLB LOAD         ACCESS:   12832559 HIT:   12723169 MISS:     109390 MSHR_MERGE:      62779
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 13.73 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25070588 HIT:   23736818 MISS:    1333770 MSHR_MERGE:     428251
cpu0->cpu0_DTLB LOAD         ACCESS:   25070588 HIT:   23736818 MISS:    1333770 MSHR_MERGE:     428251
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.42 cycles
cpu0->LLC TOTAL        ACCESS:     429563 HIT:     181755 MISS:     247808 MSHR_MERGE:      13420
cpu0->LLC LOAD         ACCESS:     159373 HIT:      46548 MISS:     112825 MSHR_MERGE:       2124
cpu0->LLC RFO          ACCESS:      60260 HIT:      16338 MISS:      43922 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      47920 HIT:       9463 MISS:      38457 MSHR_MERGE:      11296
cpu0->LLC WRITE        ACCESS:      80501 HIT:      80250 MISS:        251 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      81509 HIT:      29156 MISS:      52353 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.74 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7700
  ROW_BUFFER_MISS:     226387
  AVG DBUS CONGESTED CYCLE: 6.165
Channel 0 WQ ROW_BUFFER_HIT:      10512
  ROW_BUFFER_MISS:      46047
  FULL:          0
Channel 0 REFRESHES ISSUED:       4862

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1036790        11395         7697        25928
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          239          416         2918         7893
  STLB miss resolved @ L2C                0          525         2402         5126        22506
  STLB miss resolved @ LLC                0          817         4228         5522        24847
  STLB miss resolved @ MEM                0         1183         7907        17083        47748

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28205         2031        54198         3134         1288
---------------------------------------------------------------
  STLB miss resolved @ L1D               27           10           64          660          365
  STLB miss resolved @ L2C               11           43           38          186           66
  STLB miss resolved @ LLC               53           30          147         1843          556
  STLB miss resolved @ MEM               28            6           75         1216          924
[2025-09-18 02:10:48] END   suite=qualcomm_srv trace=srv406_ap (rc=0)
