<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can.v<br>
E:\Gowin0\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\CAN\data\can_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov  6 15:26:59 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>CAN_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.438s, Peak memory usage = 77.637MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.046s, Peak memory usage = 77.637MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.578s, Elapsed time = 0h 0m 0.585s, Peak memory usage = 77.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.129s, Peak memory usage = 77.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.296s, Peak memory usage = 77.637MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.075s, Peak memory usage = 77.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 77.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 77.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 77.637MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.647s, Peak memory usage = 77.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.103s, Peak memory usage = 77.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.207s, Peak memory usage = 77.637MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 27s, Elapsed time = 0h 0m 28s, Peak memory usage = 107.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.385s, Peak memory usage = 107.055MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.482s, Peak memory usage = 107.055MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 30s, Elapsed time = 0h 0m 31s, Peak memory usage = 107.055MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>115</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>91</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2090</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2057</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4449</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>355</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1078</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3016</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>357</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>357</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4822(4465 LUT, 357 ALU) / 138240</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2090 / 139095</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>8 / 139095</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2082 / 139095</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 340</td>
<td><1%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>canclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>canclk_ibuf/I </td>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>u_canc_top/u_canc_0/u_cbrp_0/n314_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbrp_0/n314_s2/O </td>
</tr>
<tr>
<td>u_canc_top/u_canc_0/u_cbrp_0/ponrst_cclk_2_n_0</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbrp_0/ponrst_cclk_2_n_s2/O </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>canclk</td>
<td>100.0(MHz)</td>
<td>88.6(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sysclk</td>
<td>100.0(MHz)</td>
<td>162.7(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/dlc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>canclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>canclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/dlc_1_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/dlc_1_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txcrc_15_s2/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txcrc_15_s2/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txcrc_0_s1/I2</td>
</tr>
<tr>
<td>2.770</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txcrc_0_s1/F</td>
</tr>
<tr>
<td>2.976</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txcrc_0_s0/I2</td>
</tr>
<tr>
<td>3.484</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/txcrc_0_s0/F</td>
</tr>
<tr>
<td>3.690</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n620_s0/I1</td>
</tr>
<tr>
<td>4.290</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n620_s0/COUT</td>
</tr>
<tr>
<td>4.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n621_s0/CIN</td>
</tr>
<tr>
<td>4.340</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n621_s0/COUT</td>
</tr>
<tr>
<td>4.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n622_s0/CIN</td>
</tr>
<tr>
<td>4.390</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n622_s0/COUT</td>
</tr>
<tr>
<td>4.390</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n623_s0/CIN</td>
</tr>
<tr>
<td>4.440</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n623_s0/COUT</td>
</tr>
<tr>
<td>4.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n624_s0/CIN</td>
</tr>
<tr>
<td>4.490</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n624_s0/COUT</td>
</tr>
<tr>
<td>4.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n625_s0/CIN</td>
</tr>
<tr>
<td>4.540</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n625_s0/COUT</td>
</tr>
<tr>
<td>4.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n626_s0/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n626_s0/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n627_s0/CIN</td>
</tr>
<tr>
<td>4.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n627_s0/COUT</td>
</tr>
<tr>
<td>4.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n628_s0/CIN</td>
</tr>
<tr>
<td>4.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n628_s0/COUT</td>
</tr>
<tr>
<td>4.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n629_s0/CIN</td>
</tr>
<tr>
<td>4.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n629_s0/COUT</td>
</tr>
<tr>
<td>4.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n630_s0/CIN</td>
</tr>
<tr>
<td>4.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n630_s0/COUT</td>
</tr>
<tr>
<td>4.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n631_s0/CIN</td>
</tr>
<tr>
<td>4.840</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n631_s0/COUT</td>
</tr>
<tr>
<td>4.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n632_s0/CIN</td>
</tr>
<tr>
<td>4.890</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n632_s0/COUT</td>
</tr>
<tr>
<td>4.890</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n633_s0/CIN</td>
</tr>
<tr>
<td>4.940</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n633_s0/COUT</td>
</tr>
<tr>
<td>4.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n634_s0/CIN</td>
</tr>
<tr>
<td>4.990</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n634_s0/COUT</td>
</tr>
<tr>
<td>4.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n635_s0/CIN</td>
</tr>
<tr>
<td>5.040</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n635_s0/COUT</td>
</tr>
<tr>
<td>5.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n636_s0/CIN</td>
</tr>
<tr>
<td>5.090</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n636_s0/COUT</td>
</tr>
<tr>
<td>5.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n637_s0/CIN</td>
</tr>
<tr>
<td>5.140</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n637_s0/COUT</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n638_s0/CIN</td>
</tr>
<tr>
<td>5.190</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n638_s0/COUT</td>
</tr>
<tr>
<td>5.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n639_s0/CIN</td>
</tr>
<tr>
<td>5.240</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n639_s0/COUT</td>
</tr>
<tr>
<td>5.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n640_s0/CIN</td>
</tr>
<tr>
<td>5.290</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n640_s0/COUT</td>
</tr>
<tr>
<td>5.496</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/errvec_4_s8/I3</td>
</tr>
<tr>
<td>5.785</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/errvec_4_s8/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/errvec_4_s7/I1</td>
</tr>
<tr>
<td>6.559</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/errvec_4_s7/F</td>
</tr>
<tr>
<td>6.765</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/errflag_s17/I0</td>
</tr>
<tr>
<td>7.344</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/errflag_s17/F</td>
</tr>
<tr>
<td>7.550</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s39/I0</td>
</tr>
<tr>
<td>8.129</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s39/F</td>
</tr>
<tr>
<td>8.335</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s28/I0</td>
</tr>
<tr>
<td>8.914</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s28/F</td>
</tr>
<tr>
<td>9.120</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s18/I2</td>
</tr>
<tr>
<td>9.628</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s18/F</td>
</tr>
<tr>
<td>9.834</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s8/I2</td>
</tr>
<tr>
<td>10.341</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s8/F</td>
</tr>
<tr>
<td>10.548</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s3/I0</td>
</tr>
<tr>
<td>11.126</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s3/F</td>
</tr>
<tr>
<td>11.333</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s1/I1</td>
</tr>
<tr>
<td>11.900</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8943_s1/F</td>
</tr>
<tr>
<td>12.106</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_0_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.947, 70.849%; route: 2.887, 25.741%; tC2Q: 0.382, 3.410%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/cbsp_txd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>canclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1643</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/I0</td>
</tr>
<tr>
<td>2.072</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/COUT</td>
</tr>
<tr>
<td>2.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/CIN</td>
</tr>
<tr>
<td>2.316</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/SUM</td>
</tr>
<tr>
<td>2.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s1/I1</td>
</tr>
<tr>
<td>3.090</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s1/F</td>
</tr>
<tr>
<td>3.296</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s0/I0</td>
</tr>
<tr>
<td>3.875</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s0/F</td>
</tr>
<tr>
<td>4.081</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_2_s/I1</td>
</tr>
<tr>
<td>4.863</td>
<td>0.781</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_2_s/SUM</td>
</tr>
<tr>
<td>5.069</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s120/I1</td>
</tr>
<tr>
<td>5.636</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s120/F</td>
</tr>
<tr>
<td>5.843</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s112/I2</td>
</tr>
<tr>
<td>6.350</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s112/F</td>
</tr>
<tr>
<td>6.556</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s99/I2</td>
</tr>
<tr>
<td>7.064</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s99/F</td>
</tr>
<tr>
<td>7.270</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s90/I0</td>
</tr>
<tr>
<td>7.849</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s90/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s86/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s86/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s13/I0</td>
</tr>
<tr>
<td>9.419</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s13/F</td>
</tr>
<tr>
<td>9.625</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s5/I0</td>
</tr>
<tr>
<td>10.204</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s5/F</td>
</tr>
<tr>
<td>10.410</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s2/I0</td>
</tr>
<tr>
<td>10.989</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s2/F</td>
</tr>
<tr>
<td>11.195</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s1/I0</td>
</tr>
<tr>
<td>11.774</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8944_s1/F</td>
</tr>
<tr>
<td>11.980</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/cbsp_txd_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/cbsp_txd_s0/CLK</td>
</tr>
<tr>
<td>10.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbsp_0/cbsp_txd_s0</td>
</tr>
<tr>
<td>10.790</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/cbsp_txd_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.821, 70.517%; route: 2.887, 26.034%; tC2Q: 0.382, 3.449%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>canclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1643</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/I0</td>
</tr>
<tr>
<td>2.072</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/COUT</td>
</tr>
<tr>
<td>2.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/CIN</td>
</tr>
<tr>
<td>2.316</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/SUM</td>
</tr>
<tr>
<td>2.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s1/I1</td>
</tr>
<tr>
<td>3.090</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s1/F</td>
</tr>
<tr>
<td>3.296</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s0/I0</td>
</tr>
<tr>
<td>3.875</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s0/F</td>
</tr>
<tr>
<td>4.081</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_2_s/I1</td>
</tr>
<tr>
<td>4.863</td>
<td>0.781</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_2_s/SUM</td>
</tr>
<tr>
<td>5.069</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s120/I1</td>
</tr>
<tr>
<td>5.636</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s120/F</td>
</tr>
<tr>
<td>5.843</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s112/I2</td>
</tr>
<tr>
<td>6.350</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s112/F</td>
</tr>
<tr>
<td>6.556</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s99/I2</td>
</tr>
<tr>
<td>7.064</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s99/F</td>
</tr>
<tr>
<td>7.270</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s90/I0</td>
</tr>
<tr>
<td>7.849</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s90/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s86/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s86/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s83/I1</td>
</tr>
<tr>
<td>9.408</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s83/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s81/I2</td>
</tr>
<tr>
<td>10.121</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s81/F</td>
</tr>
<tr>
<td>10.328</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8941_s2/I0</td>
</tr>
<tr>
<td>10.906</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8941_s2/F</td>
</tr>
<tr>
<td>11.113</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8941_s1/I0</td>
</tr>
<tr>
<td>11.691</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8941_s1/F</td>
</tr>
<tr>
<td>11.898</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_2_s0/CLK</td>
</tr>
<tr>
<td>10.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_2_s0</td>
</tr>
<tr>
<td>10.790</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.739, 70.296%; route: 2.887, 26.229%; tC2Q: 0.382, 3.475%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>canclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1643</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/I0</td>
</tr>
<tr>
<td>2.072</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/COUT</td>
</tr>
<tr>
<td>2.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/CIN</td>
</tr>
<tr>
<td>2.316</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/SUM</td>
</tr>
<tr>
<td>2.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s1/I1</td>
</tr>
<tr>
<td>3.090</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s1/F</td>
</tr>
<tr>
<td>3.296</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s0/I0</td>
</tr>
<tr>
<td>3.875</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s0/F</td>
</tr>
<tr>
<td>4.081</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_2_s/I1</td>
</tr>
<tr>
<td>4.863</td>
<td>0.781</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_2_s/SUM</td>
</tr>
<tr>
<td>5.069</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s120/I1</td>
</tr>
<tr>
<td>5.636</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s120/F</td>
</tr>
<tr>
<td>5.843</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s112/I2</td>
</tr>
<tr>
<td>6.350</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s112/F</td>
</tr>
<tr>
<td>6.556</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s99/I2</td>
</tr>
<tr>
<td>7.064</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s99/F</td>
</tr>
<tr>
<td>7.270</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s90/I0</td>
</tr>
<tr>
<td>7.849</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s90/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s86/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s86/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s83/I1</td>
</tr>
<tr>
<td>9.408</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s83/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s81/I2</td>
</tr>
<tr>
<td>10.121</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s81/F</td>
</tr>
<tr>
<td>10.328</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8940_s2/I0</td>
</tr>
<tr>
<td>10.906</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8940_s2/F</td>
</tr>
<tr>
<td>11.113</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8940_s1/I0</td>
</tr>
<tr>
<td>11.691</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8940_s1/F</td>
</tr>
<tr>
<td>11.898</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_3_s0/CLK</td>
</tr>
<tr>
<td>10.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_3_s0</td>
</tr>
<tr>
<td>10.790</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.739, 70.296%; route: 2.887, 26.229%; tC2Q: 0.382, 3.475%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>canclk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sysclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1643</td>
<td>sysclk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cregs_0/phseg2_nom_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/I0</td>
</tr>
<tr>
<td>2.072</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_0_s/COUT</td>
</tr>
<tr>
<td>2.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/CIN</td>
</tr>
<tr>
<td>2.316</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_pre_nom_1_s/SUM</td>
</tr>
<tr>
<td>2.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s1/I1</td>
</tr>
<tr>
<td>3.090</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s1/F</td>
</tr>
<tr>
<td>3.296</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s0/I0</td>
</tr>
<tr>
<td>3.875</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/pherrcnt_neg_post_nom_2_s0/F</td>
</tr>
<tr>
<td>4.081</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_2_s/I1</td>
</tr>
<tr>
<td>4.863</td>
<td>0.781</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_canc_top/u_canc_0/u_cbtl_0/phseg2_adj_nom_2_s/SUM</td>
</tr>
<tr>
<td>5.069</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s120/I1</td>
</tr>
<tr>
<td>5.636</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s120/F</td>
</tr>
<tr>
<td>5.843</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s112/I2</td>
</tr>
<tr>
<td>6.350</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s112/F</td>
</tr>
<tr>
<td>6.556</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s99/I2</td>
</tr>
<tr>
<td>7.064</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s99/F</td>
</tr>
<tr>
<td>7.270</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s90/I0</td>
</tr>
<tr>
<td>7.849</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s90/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s86/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s86/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s83/I1</td>
</tr>
<tr>
<td>9.408</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s83/F</td>
</tr>
<tr>
<td>9.614</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s81/I2</td>
</tr>
<tr>
<td>10.121</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8631_s81/F</td>
</tr>
<tr>
<td>10.328</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8942_s2/I1</td>
</tr>
<tr>
<td>10.895</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8942_s2/F</td>
</tr>
<tr>
<td>11.101</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8942_s1/I0</td>
</tr>
<tr>
<td>11.680</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/n8942_s1/F</td>
</tr>
<tr>
<td>11.886</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>canclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>canclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>440</td>
<td>canclk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_1_s0/CLK</td>
</tr>
<tr>
<td>10.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_1_s0</td>
</tr>
<tr>
<td>10.790</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_canc_top/u_canc_0/u_cbsp_0/c_state_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.728, 70.266%; route: 2.887, 26.256%; tC2Q: 0.382, 3.478%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
