
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008494  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08008624  08008624  00009624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008788  08008788  0000a014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008788  08008788  00009788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008790  08008790  0000a014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008790  08008790  00009790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008794  08008794  00009794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08008798  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a014  2**0
                  CONTENTS
 10 .bss          00005070  20000014  20000014  0000a014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005084  20005084  0000a014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019f71  00000000  00000000  0000a044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ec9  00000000  00000000  00023fb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017c8  00000000  00000000  00027e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001284  00000000  00000000  00029648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024496  00000000  00000000  0002a8cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001afc3  00000000  00000000  0004ed62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbdcf  00000000  00000000  00069d25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00145af4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006344  00000000  00000000  00145b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000099  00000000  00000000  0014be7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800860c 	.word	0x0800860c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	0800860c 	.word	0x0800860c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <_ICM20948_SelectUserBank>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param userBankNum User bank number (0-3)
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, int userBankNum) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b08a      	sub	sp, #40	@ 0x28
 8000500:	af04      	add	r7, sp, #16
 8000502:	60f8      	str	r0, [r7, #12]
 8000504:	460b      	mov	r3, r1
 8000506:	607a      	str	r2, [r7, #4]
 8000508:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status = HAL_OK;
 800050a:	2300      	movs	r3, #0
 800050c:	75fb      	strb	r3, [r7, #23]
    uint8_t writeData = userBankNum << 4; // Shift to bits 4-7
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	b2db      	uxtb	r3, r3
 8000512:	011b      	lsls	r3, r3, #4
 8000514:	b2db      	uxtb	r3, r3
 8000516:	757b      	strb	r3, [r7, #21]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000518:	7afb      	ldrb	r3, [r7, #11]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d101      	bne.n	8000522 <_ICM20948_SelectUserBank+0x26>
 800051e:	2368      	movs	r3, #104	@ 0x68
 8000520:	e000      	b.n	8000524 <_ICM20948_SelectUserBank+0x28>
 8000522:	2369      	movs	r3, #105	@ 0x69
 8000524:	75bb      	strb	r3, [r7, #22]

    status = HAL_I2C_Mem_Write(
 8000526:	7dbb      	ldrb	r3, [r7, #22]
 8000528:	b29b      	uxth	r3, r3
 800052a:	005b      	lsls	r3, r3, #1
 800052c:	b299      	uxth	r1, r3
 800052e:	230a      	movs	r3, #10
 8000530:	9302      	str	r3, [sp, #8]
 8000532:	2301      	movs	r3, #1
 8000534:	9301      	str	r3, [sp, #4]
 8000536:	f107 0315 	add.w	r3, r7, #21
 800053a:	9300      	str	r3, [sp, #0]
 800053c:	2301      	movs	r3, #1
 800053e:	227f      	movs	r2, #127	@ 0x7f
 8000540:	68f8      	ldr	r0, [r7, #12]
 8000542:	f002 fc4b 	bl	8002ddc <HAL_I2C_Mem_Write>
 8000546:	4603      	mov	r3, r0
 8000548:	75fb      	strb	r3, [r7, #23]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 800054a:	7dfb      	ldrb	r3, [r7, #23]
}
 800054c:	4618      	mov	r0, r3
 800054e:	3718      	adds	r7, #24
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}

08000554 <_ICM20948_WriteByte>:
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param registerAddress Register address to write to
 * @param writeData Data to write
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t registerAddress, uint8_t writeData) {
 8000554:	b580      	push	{r7, lr}
 8000556:	b088      	sub	sp, #32
 8000558:	af04      	add	r7, sp, #16
 800055a:	6078      	str	r0, [r7, #4]
 800055c:	4608      	mov	r0, r1
 800055e:	4611      	mov	r1, r2
 8000560:	461a      	mov	r2, r3
 8000562:	4603      	mov	r3, r0
 8000564:	70fb      	strb	r3, [r7, #3]
 8000566:	460b      	mov	r3, r1
 8000568:	70bb      	strb	r3, [r7, #2]
 800056a:	4613      	mov	r3, r2
 800056c:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef status = HAL_OK;
 800056e:	2300      	movs	r3, #0
 8000570:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 8000572:	78fb      	ldrb	r3, [r7, #3]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d101      	bne.n	800057c <_ICM20948_WriteByte+0x28>
 8000578:	2368      	movs	r3, #104	@ 0x68
 800057a:	e000      	b.n	800057e <_ICM20948_WriteByte+0x2a>
 800057c:	2369      	movs	r3, #105	@ 0x69
 800057e:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Write(
 8000580:	7bbb      	ldrb	r3, [r7, #14]
 8000582:	b29b      	uxth	r3, r3
 8000584:	005b      	lsls	r3, r3, #1
 8000586:	b299      	uxth	r1, r3
 8000588:	78bb      	ldrb	r3, [r7, #2]
 800058a:	b29a      	uxth	r2, r3
 800058c:	230a      	movs	r3, #10
 800058e:	9302      	str	r3, [sp, #8]
 8000590:	2301      	movs	r3, #1
 8000592:	9301      	str	r3, [sp, #4]
 8000594:	1c7b      	adds	r3, r7, #1
 8000596:	9300      	str	r3, [sp, #0]
 8000598:	2301      	movs	r3, #1
 800059a:	6878      	ldr	r0, [r7, #4]
 800059c:	f002 fc1e 	bl	8002ddc <HAL_I2C_Mem_Write>
 80005a0:	4603      	mov	r3, r0
 80005a2:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        &writeData,
        I2C_MEMADD_SIZE_8BIT,
        10);

    return status;
 80005a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80005a6:	4618      	mov	r0, r3
 80005a8:	3710      	adds	r7, #16
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}

080005ae <_ICM20948_BurstRead>:
 * @param startAddress Starting register address
 * @param amountOfRegistersToRead Number of registers to read
 * @param readData Buffer to store read data
 * @retval HAL status
 */
static HAL_StatusTypeDef _ICM20948_BurstRead(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t startAddress, uint16_t amountOfRegistersToRead, uint8_t *readData) {
 80005ae:	b580      	push	{r7, lr}
 80005b0:	b088      	sub	sp, #32
 80005b2:	af04      	add	r7, sp, #16
 80005b4:	6078      	str	r0, [r7, #4]
 80005b6:	4608      	mov	r0, r1
 80005b8:	4611      	mov	r1, r2
 80005ba:	461a      	mov	r2, r3
 80005bc:	4603      	mov	r3, r0
 80005be:	70fb      	strb	r3, [r7, #3]
 80005c0:	460b      	mov	r3, r1
 80005c2:	70bb      	strb	r3, [r7, #2]
 80005c4:	4613      	mov	r3, r2
 80005c6:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef status = HAL_OK;
 80005c8:	2300      	movs	r3, #0
 80005ca:	73fb      	strb	r3, [r7, #15]
    uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 80005cc:	78fb      	ldrb	r3, [r7, #3]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d101      	bne.n	80005d6 <_ICM20948_BurstRead+0x28>
 80005d2:	2368      	movs	r3, #104	@ 0x68
 80005d4:	e000      	b.n	80005d8 <_ICM20948_BurstRead+0x2a>
 80005d6:	2369      	movs	r3, #105	@ 0x69
 80005d8:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Mem_Read(
 80005da:	7bbb      	ldrb	r3, [r7, #14]
 80005dc:	b29b      	uxth	r3, r3
 80005de:	005b      	lsls	r3, r3, #1
 80005e0:	b299      	uxth	r1, r3
 80005e2:	78bb      	ldrb	r3, [r7, #2]
 80005e4:	b29a      	uxth	r2, r3
 80005e6:	230a      	movs	r3, #10
 80005e8:	9302      	str	r3, [sp, #8]
 80005ea:	883b      	ldrh	r3, [r7, #0]
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	69bb      	ldr	r3, [r7, #24]
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	2301      	movs	r3, #1
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f002 fceb 	bl	8002fd0 <HAL_I2C_Mem_Read>
 80005fa:	4603      	mov	r3, r0
 80005fc:	73fb      	strb	r3, [r7, #15]
        I2C_MEMADD_SIZE_8BIT,
        readData,
        amountOfRegistersToRead,
        10);

    return status;
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000600:	4618      	mov	r0, r3
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <ICM20948_isI2cAddress1>:
/**
 * @brief Check if ICM20948 is available at I2C address 1 (0x68)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress1(I2C_HandleTypeDef *hi2c) {
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_1 << 1, 2, 10);
 8000610:	230a      	movs	r3, #10
 8000612:	2202      	movs	r2, #2
 8000614:	21d0      	movs	r1, #208	@ 0xd0
 8000616:	6878      	ldr	r0, [r7, #4]
 8000618:	f002 ff0c 	bl	8003434 <HAL_I2C_IsDeviceReady>
 800061c:	4603      	mov	r3, r0
 800061e:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	2b00      	cmp	r3, #0
 8000624:	bf0c      	ite	eq
 8000626:	2301      	moveq	r3, #1
 8000628:	2300      	movne	r3, #0
 800062a:	b2db      	uxtb	r3, r3
}
 800062c:	4618      	mov	r0, r3
 800062e:	3710      	adds	r7, #16
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <ICM20948_isI2cAddress2>:
/**
 * @brief Check if ICM20948 is available at I2C address 2 (0x69)
 * @param hi2c I2C handle
 * @retval 1 if device found, 0 if not found
 */
uint8_t ICM20948_isI2cAddress2(I2C_HandleTypeDef *hi2c) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef addressStatus = HAL_I2C_IsDeviceReady(hi2c, ICM20948__I2C_SLAVE_ADDRESS_2 << 1, 2, 10);
 800063c:	230a      	movs	r3, #10
 800063e:	2202      	movs	r2, #2
 8000640:	21d2      	movs	r1, #210	@ 0xd2
 8000642:	6878      	ldr	r0, [r7, #4]
 8000644:	f002 fef6 	bl	8003434 <HAL_I2C_IsDeviceReady>
 8000648:	4603      	mov	r3, r0
 800064a:	73fb      	strb	r3, [r7, #15]
    return (addressStatus == HAL_OK) ? 1 : 0;
 800064c:	7bfb      	ldrb	r3, [r7, #15]
 800064e:	2b00      	cmp	r3, #0
 8000650:	bf0c      	ite	eq
 8000652:	2301      	moveq	r3, #1
 8000654:	2300      	movne	r3, #0
 8000656:	b2db      	uxtb	r3, r3
}
 8000658:	4618      	mov	r0, r3
 800065a:	3710      	adds	r7, #16
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <ICM20948_init>:
 * @param hi2c I2C handle
 * @param selectI2cAddress I2C address selector (0 or 1)
 * @param selectGyroSensitivity Gyroscope sensitivity setting
 * @retval None
 */
void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t selectI2cAddress, uint8_t selectGyroSensitivity) {
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
 8000668:	460b      	mov	r3, r1
 800066a:	70fb      	strb	r3, [r7, #3]
 800066c:	4613      	mov	r3, r2
 800066e:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef status = HAL_OK;
 8000670:	2300      	movs	r3, #0
 8000672:	73fb      	strb	r3, [r7, #15]

    // Select User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 8000674:	78fb      	ldrb	r3, [r7, #3]
 8000676:	2200      	movs	r2, #0
 8000678:	4619      	mov	r1, r3
 800067a:	6878      	ldr	r0, [r7, #4]
 800067c:	f7ff ff3e 	bl	80004fc <_ICM20948_SelectUserBank>
 8000680:	4603      	mov	r3, r0
 8000682:	73fb      	strb	r3, [r7, #15]

    // Reset the device
    status = _ICM20948_WriteByte(
 8000684:	78f9      	ldrb	r1, [r7, #3]
 8000686:	2380      	movs	r3, #128	@ 0x80
 8000688:	2206      	movs	r2, #6
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f7ff ff62 	bl	8000554 <_ICM20948_WriteByte>
 8000690:	4603      	mov	r3, r0
 8000692:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_RESET);

    HAL_Delay(200); // Wait for reset to complete
 8000694:	20c8      	movs	r0, #200	@ 0xc8
 8000696:	f001 ff59 	bl	800254c <HAL_Delay>

    // Set clock source to auto-select
    status = _ICM20948_WriteByte(
 800069a:	78f9      	ldrb	r1, [r7, #3]
 800069c:	2301      	movs	r3, #1
 800069e:	2206      	movs	r2, #6
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f7ff ff57 	bl	8000554 <_ICM20948_WriteByte>
 80006a6:	4603      	mov	r3, r0
 80006a8:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
        ICM20948_AUTO_SELECT_CLOCK);

    // Configure power management 2 (enable gyro and accel)
    status = _ICM20948_WriteByte(
 80006aa:	78f9      	ldrb	r1, [r7, #3]
 80006ac:	2300      	movs	r3, #0
 80006ae:	2207      	movs	r2, #7
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f7ff ff4f 	bl	8000554 <_ICM20948_WriteByte>
 80006b6:	4603      	mov	r3, r0
 80006b8:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
        0x00); // Enable all sensors

    // Select User Bank 2 for gyro configuration
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 80006ba:	78fb      	ldrb	r3, [r7, #3]
 80006bc:	2202      	movs	r2, #2
 80006be:	4619      	mov	r1, r3
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f7ff ff1b 	bl	80004fc <_ICM20948_SelectUserBank>
 80006c6:	4603      	mov	r3, r0
 80006c8:	73fb      	strb	r3, [r7, #15]
    // Configure gyroscope
    status = _ICM20948_WriteByte(
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
        3 << GYRO_DLPFCFG_BIT | selectGyroSensitivity << BIT_1 | EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 80006ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	b25b      	sxtb	r3, r3
 80006d2:	f043 0318 	orr.w	r3, r3, #24
 80006d6:	b25b      	sxtb	r3, r3
    status = _ICM20948_WriteByte(
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	78f9      	ldrb	r1, [r7, #3]
 80006dc:	2201      	movs	r2, #1
 80006de:	6878      	ldr	r0, [r7, #4]
 80006e0:	f7ff ff38 	bl	8000554 <_ICM20948_WriteByte>
 80006e4:	4603      	mov	r3, r0
 80006e6:	73fb      	strb	r3, [r7, #15]

    // Configure accelerometer (enable and set sensitivity)
    status = _ICM20948_WriteByte(
 80006e8:	78f9      	ldrb	r1, [r7, #3]
 80006ea:	2319      	movs	r3, #25
 80006ec:	2214      	movs	r2, #20
 80006ee:	6878      	ldr	r0, [r7, #4]
 80006f0:	f7ff ff30 	bl	8000554 <_ICM20948_WriteByte>
 80006f4:	4603      	mov	r3, r0
 80006f6:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
        3 << BIT_3 | ACCEL_FULL_SCALE_2G << BIT_1 | 0x01 << BIT_0);

    // Set sample rate divider
    status = _ICM20948_WriteByte(
 80006f8:	78f9      	ldrb	r1, [r7, #3]
 80006fa:	2304      	movs	r3, #4
 80006fc:	2200      	movs	r2, #0
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f7ff ff28 	bl	8000554 <_ICM20948_WriteByte>
 8000704:	4603      	mov	r3, r0
 8000706:	73fb      	strb	r3, [r7, #15]
        selectI2cAddress,
        ICM20948__USER_BANK_2__GYRO_SMPLRT_DIV__REGISTER,
        0x04); // Sample rate = 1.125 kHz / (1 + 4) = 225 Hz

    // Return to User Bank 0
    status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 8000708:	78fb      	ldrb	r3, [r7, #3]
 800070a:	2200      	movs	r2, #0
 800070c:	4619      	mov	r1, r3
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f7ff fef4 	bl	80004fc <_ICM20948_SelectUserBank>
 8000714:	4603      	mov	r3, r0
 8000716:	73fb      	strb	r3, [r7, #15]

    // Configure interrupt pin
    status = _ICM20948_WriteByte(
 8000718:	78f9      	ldrb	r1, [r7, #3]
 800071a:	2302      	movs	r3, #2
 800071c:	220f      	movs	r2, #15
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f7ff ff18 	bl	8000554 <_ICM20948_WriteByte>
 8000724:	4603      	mov	r3, r0
 8000726:	73fb      	strb	r3, [r7, #15]
        hi2c,
        selectI2cAddress,
        ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
        0x02);
}
 8000728:	bf00      	nop
 800072a:	3710      	adds	r7, #16
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}

08000730 <ICM20948_readGyroscope_Z>:
 */
 void ICM20948_readGyroscope_Z(I2C_HandleTypeDef * hi2c,
    uint8_t const selectI2cAddress,
    uint8_t const selectGyroSensitivity,
    int16_t *gyroZ)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b086      	sub	sp, #24
 8000734:	af02      	add	r7, sp, #8
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	460b      	mov	r3, r1
 800073c:	72fb      	strb	r3, [r7, #11]
 800073e:	4613      	mov	r3, r2
 8000740:	72bb      	strb	r3, [r7, #10]
// Read 2 bytes starting from GYRO_ZOUT_H
_ICM20948_BurstRead(hi2c, selectI2cAddress,
 8000742:	7af9      	ldrb	r1, [r7, #11]
 8000744:	4b0b      	ldr	r3, [pc, #44]	@ (8000774 <ICM20948_readGyroscope_Z+0x44>)
 8000746:	9300      	str	r3, [sp, #0]
 8000748:	2302      	movs	r3, #2
 800074a:	2237      	movs	r2, #55	@ 0x37
 800074c:	68f8      	ldr	r0, [r7, #12]
 800074e:	f7ff ff2e 	bl	80005ae <_ICM20948_BurstRead>
ICM20948__USER_BANK_0__GYRO_ZOUT_H__REGISTER,
2, readGyroDataZ);

// Return RAW counts (signed 16-bit). Scale in float at the IMU layer.
*gyroZ = (int16_t)((readGyroDataZ[0] << 8) | readGyroDataZ[1]);
 8000752:	4b08      	ldr	r3, [pc, #32]	@ (8000774 <ICM20948_readGyroscope_Z+0x44>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	b21b      	sxth	r3, r3
 8000758:	021b      	lsls	r3, r3, #8
 800075a:	b21a      	sxth	r2, r3
 800075c:	4b05      	ldr	r3, [pc, #20]	@ (8000774 <ICM20948_readGyroscope_Z+0x44>)
 800075e:	785b      	ldrb	r3, [r3, #1]
 8000760:	b21b      	sxth	r3, r3
 8000762:	4313      	orrs	r3, r2
 8000764:	b21a      	sxth	r2, r3
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	801a      	strh	r2, [r3, #0]
}
 800076a:	bf00      	nop
 800076c:	3710      	adds	r7, #16
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	20000030 	.word	0x20000030

08000778 <control_init>:

uint8_t control_is_due(void) { return control_due; }
void control_clear_due(void) { control_due = 0; }

void control_init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
    const fp32 gains[3] = { PID_KP, PID_KI, PID_KD };
 800077e:	4a19      	ldr	r2, [pc, #100]	@ (80007e4 <control_init+0x6c>)
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	ca07      	ldmia	r2, {r0, r1, r2}
 8000784:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    PID_init_with_dt(&pid_left, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	eddf 1a17 	vldr	s3, [pc, #92]	@ 80007e8 <control_init+0x70>
 800078e:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 80007ec <control_init+0x74>
 8000792:	eddf 0a16 	vldr	s1, [pc, #88]	@ 80007ec <control_init+0x74>
 8000796:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 80007f0 <control_init+0x78>
 800079a:	4619      	mov	r1, r3
 800079c:	4815      	ldr	r0, [pc, #84]	@ (80007f4 <control_init+0x7c>)
 800079e:	f001 f9bf 	bl	8001b20 <PID_init_with_dt>
    PID_init_with_dt(&pid_right, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	eddf 1a10 	vldr	s3, [pc, #64]	@ 80007e8 <control_init+0x70>
 80007a8:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 80007ec <control_init+0x74>
 80007ac:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 80007ec <control_init+0x74>
 80007b0:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 80007f0 <control_init+0x78>
 80007b4:	4619      	mov	r1, r3
 80007b6:	4810      	ldr	r0, [pc, #64]	@ (80007f8 <control_init+0x80>)
 80007b8:	f001 f9b2 	bl	8001b20 <PID_init_with_dt>

    // Initialize encoder baselines
    last_left_counts = motor_get_left_encoder_counts();
 80007bc:	f001 f846 	bl	800184c <motor_get_left_encoder_counts>
 80007c0:	4603      	mov	r3, r0
 80007c2:	4a0e      	ldr	r2, [pc, #56]	@ (80007fc <control_init+0x84>)
 80007c4:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 80007c6:	f001 f84f 	bl	8001868 <motor_get_right_encoder_counts>
 80007ca:	4603      	mov	r3, r0
 80007cc:	4a0c      	ldr	r2, [pc, #48]	@ (8000800 <control_init+0x88>)
 80007ce:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <control_init+0x8c>)
 80007d2:	2201      	movs	r2, #1
 80007d4:	701a      	strb	r2, [r3, #0]

    // Start TIM5 at 100 Hz in interrupt mode
    HAL_TIM_Base_Start_IT(&htim5);
 80007d6:	480c      	ldr	r0, [pc, #48]	@ (8000808 <control_init+0x90>)
 80007d8:	f003 ffca 	bl	8004770 <HAL_TIM_Base_Start_IT>
}
 80007dc:	bf00      	nop
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	08008624 	.word	0x08008624
 80007e8:	3c23d70a 	.word	0x3c23d70a
 80007ec:	42200000 	.word	0x42200000
 80007f0:	42c80000 	.word	0x42c80000
 80007f4:	20000034 	.word	0x20000034
 80007f8:	20000080 	.word	0x20000080
 80007fc:	200000e0 	.word	0x200000e0
 8000800:	200000e4 	.word	0x200000e4
 8000804:	20000000 	.word	0x20000000
 8000808:	20000228 	.word	0x20000228

0800080c <HAL_TIM_PeriodElapsedCallback>:
    motor_set_speeds(cmd_l, cmd_r);
}

// HAL weak callback override: dispatch TIM5 @ 100 Hz
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a05      	ldr	r2, [pc, #20]	@ (8000830 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d102      	bne.n	8000824 <HAL_TIM_PeriodElapsedCallback+0x18>
        control_due = 1;   // signal foreground to run control_step() at 100 Hz
 800081e:	4b05      	ldr	r3, [pc, #20]	@ (8000834 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000820:	2201      	movs	r2, #1
 8000822:	701a      	strb	r2, [r3, #0]
    }
}
 8000824:	bf00      	nop
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr
 8000830:	40000c00 	.word	0x40000c00
 8000834:	200000e8 	.word	0x200000e8

08000838 <control_get_target_and_measured>:

void control_get_target_and_measured(int32_t *t_left,
                                     int32_t *t_right,
                                     int32_t *m_left,
                                     int32_t *m_right)
{
 8000838:	b480      	push	{r7}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	60f8      	str	r0, [r7, #12]
 8000840:	60b9      	str	r1, [r7, #8]
 8000842:	607a      	str	r2, [r7, #4]
 8000844:	603b      	str	r3, [r7, #0]
    if (t_left)  *t_left  = target_left_ticks_dt;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d003      	beq.n	8000854 <control_get_target_and_measured+0x1c>
 800084c:	4b0f      	ldr	r3, [pc, #60]	@ (800088c <control_get_target_and_measured+0x54>)
 800084e:	681a      	ldr	r2, [r3, #0]
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	601a      	str	r2, [r3, #0]
    if (t_right) *t_right = target_right_ticks_dt;
 8000854:	68bb      	ldr	r3, [r7, #8]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d003      	beq.n	8000862 <control_get_target_and_measured+0x2a>
 800085a:	4b0d      	ldr	r3, [pc, #52]	@ (8000890 <control_get_target_and_measured+0x58>)
 800085c:	681a      	ldr	r2, [r3, #0]
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	601a      	str	r2, [r3, #0]
    if (m_left)  *m_left  = meas_left_ticks_dt;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d003      	beq.n	8000870 <control_get_target_and_measured+0x38>
 8000868:	4b0a      	ldr	r3, [pc, #40]	@ (8000894 <control_get_target_and_measured+0x5c>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	601a      	str	r2, [r3, #0]
    if (m_right) *m_right = meas_right_ticks_dt;
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d003      	beq.n	800087e <control_get_target_and_measured+0x46>
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <control_get_target_and_measured+0x60>)
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	601a      	str	r2, [r3, #0]
}
 800087e:	bf00      	nop
 8000880:	3714      	adds	r7, #20
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	200000cc 	.word	0x200000cc
 8000890:	200000d0 	.word	0x200000d0
 8000894:	200000d4 	.word	0x200000d4
 8000898:	200000d8 	.word	0x200000d8

0800089c <control_get_outputs>:

void control_get_outputs(int8_t *out_left, int8_t *out_right)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
    if (out_left)  *out_left = last_cmd_left;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d004      	beq.n	80008b6 <control_get_outputs+0x1a>
 80008ac:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <control_get_outputs+0x38>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	b25a      	sxtb	r2, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	701a      	strb	r2, [r3, #0]
    if (out_right) *out_right = last_cmd_right;
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d004      	beq.n	80008c6 <control_get_outputs+0x2a>
 80008bc:	4b06      	ldr	r3, [pc, #24]	@ (80008d8 <control_get_outputs+0x3c>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	b25a      	sxtb	r2, r3
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	701a      	strb	r2, [r3, #0]
}
 80008c6:	bf00      	nop
 80008c8:	370c      	adds	r7, #12
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	200000dc 	.word	0x200000dc
 80008d8:	200000dd 	.word	0x200000dd

080008dc <wrap180>:

// Small deadband to squash tiny noise (in deg/s) when robot is still
#define GZ_DEADBAND_DPS  1.0f

// Wrap to [-180, 180]
static inline float wrap180(float a){
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	ed87 0a01 	vstr	s0, [r7, #4]
    if (a >  180.0f) a -= 360.0f;
 80008e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80008ea:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000940 <wrap180+0x64>
 80008ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008f6:	dd07      	ble.n	8000908 <wrap180+0x2c>
 80008f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80008fc:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8000944 <wrap180+0x68>
 8000900:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000904:	edc7 7a01 	vstr	s15, [r7, #4]
    if (a < -180.0f) a += 360.0f;
 8000908:	edd7 7a01 	vldr	s15, [r7, #4]
 800090c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8000948 <wrap180+0x6c>
 8000910:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000918:	d507      	bpl.n	800092a <wrap180+0x4e>
 800091a:	edd7 7a01 	vldr	s15, [r7, #4]
 800091e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000944 <wrap180+0x68>
 8000922:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000926:	edc7 7a01 	vstr	s15, [r7, #4]
    return a;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	ee07 3a90 	vmov	s15, r3
}
 8000930:	eeb0 0a67 	vmov.f32	s0, s15
 8000934:	370c      	adds	r7, #12
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	43340000 	.word	0x43340000
 8000944:	43b40000 	.word	0x43b40000
 8000948:	c3340000 	.word	0xc3340000

0800094c <imu_calibrate_bias_>:

// -----------------------
// Bias calibration @ 2000 dps
// -----------------------
static void imu_calibrate_bias_(void){
 800094c:	b580      	push	{r7, lr}
 800094e:	b086      	sub	sp, #24
 8000950:	af00      	add	r7, sp, #0
    // ~1 second of samples at ~500 * 2ms = ~1000ms
    const int N = 500;
 8000952:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000956:	60fb      	str	r3, [r7, #12]
    float sum_dps = 0.0f;
 8000958:	f04f 0300 	mov.w	r3, #0
 800095c:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < N; i++){
 800095e:	2300      	movs	r3, #0
 8000960:	613b      	str	r3, [r7, #16]
 8000962:	e025      	b.n	80009b0 <imu_calibrate_bias_+0x64>
        int16_t gz_raw = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	807b      	strh	r3, [r7, #2]
        // Read raw Z at 2000 dps scale
        ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, GYRO_FULL_SCALE_2000DPS, &gz_raw);
 8000968:	4b1b      	ldr	r3, [pc, #108]	@ (80009d8 <imu_calibrate_bias_+0x8c>)
 800096a:	6818      	ldr	r0, [r3, #0]
 800096c:	4b1b      	ldr	r3, [pc, #108]	@ (80009dc <imu_calibrate_bias_+0x90>)
 800096e:	7819      	ldrb	r1, [r3, #0]
 8000970:	1cbb      	adds	r3, r7, #2
 8000972:	2206      	movs	r2, #6
 8000974:	f7ff fedc 	bl	8000730 <ICM20948_readGyroscope_Z>

        // Convert raw -> deg/s (use constant for 2000 dps range)
        const float LSB_PER_DPS = (float)GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS; // ~16.4 LSB/(deg/s)
 8000978:	4b19      	ldr	r3, [pc, #100]	@ (80009e0 <imu_calibrate_bias_+0x94>)
 800097a:	60bb      	str	r3, [r7, #8]
        float gz_dps = ((float)gz_raw) / LSB_PER_DPS;
 800097c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000980:	ee07 3a90 	vmov	s15, r3
 8000984:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000988:	ed97 7a02 	vldr	s14, [r7, #8]
 800098c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000990:	edc7 7a01 	vstr	s15, [r7, #4]

        sum_dps += gz_dps;
 8000994:	ed97 7a05 	vldr	s14, [r7, #20]
 8000998:	edd7 7a01 	vldr	s15, [r7, #4]
 800099c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009a0:	edc7 7a05 	vstr	s15, [r7, #20]
        HAL_Delay(2);
 80009a4:	2002      	movs	r0, #2
 80009a6:	f001 fdd1 	bl	800254c <HAL_Delay>
    for (int i = 0; i < N; i++){
 80009aa:	693b      	ldr	r3, [r7, #16]
 80009ac:	3301      	adds	r3, #1
 80009ae:	613b      	str	r3, [r7, #16]
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	dbd5      	blt.n	8000964 <imu_calibrate_bias_+0x18>
    }

    s_gyro_bias_z = sum_dps / (float)N; // average bias (deg/s)
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	ee07 3a90 	vmov	s15, r3
 80009be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80009c2:	edd7 6a05 	vldr	s13, [r7, #20]
 80009c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80009ca:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <imu_calibrate_bias_+0x98>)
 80009cc:	edc3 7a00 	vstr	s15, [r3]
}
 80009d0:	bf00      	nop
 80009d2:	3718      	adds	r7, #24
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	200000ec 	.word	0x200000ec
 80009dc:	200000f0 	.word	0x200000f0
 80009e0:	41833333 	.word	0x41833333
 80009e4:	200000f8 	.word	0x200000f8

080009e8 <imu_init>:

// =======================
// Public API
// =======================

void imu_init(I2C_HandleTypeDef *hi2c, uint8_t *out_addrSel){
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
 80009f0:	6039      	str	r1, [r7, #0]
    s_imu_i2c = hi2c;
 80009f2:	4a18      	ldr	r2, [pc, #96]	@ (8000a54 <imu_init+0x6c>)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6013      	str	r3, [r2, #0]

    if (ICM20948_isI2cAddress1(hi2c))      s_addrSel = 0;
 80009f8:	6878      	ldr	r0, [r7, #4]
 80009fa:	f7ff fe05 	bl	8000608 <ICM20948_isI2cAddress1>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d003      	beq.n	8000a0c <imu_init+0x24>
 8000a04:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <imu_init+0x70>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	701a      	strb	r2, [r3, #0]
 8000a0a:	e00b      	b.n	8000a24 <imu_init+0x3c>
    else if (ICM20948_isI2cAddress2(hi2c)) s_addrSel = 1;
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff fe11 	bl	8000634 <ICM20948_isI2cAddress2>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d003      	beq.n	8000a20 <imu_init+0x38>
 8000a18:	4b0f      	ldr	r3, [pc, #60]	@ (8000a58 <imu_init+0x70>)
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	701a      	strb	r2, [r3, #0]
 8000a1e:	e001      	b.n	8000a24 <imu_init+0x3c>
    else                                   Error_Handler();
 8000a20:	f000 fdfb 	bl	800161a <Error_Handler>

    if (out_addrSel) *out_addrSel = s_addrSel;
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d003      	beq.n	8000a32 <imu_init+0x4a>
 8000a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <imu_init+0x70>)
 8000a2c:	781a      	ldrb	r2, [r3, #0]
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	701a      	strb	r2, [r3, #0]

    // Configure IMU with 2000 dps full-scale
    ICM20948_init(hi2c, s_addrSel, GYRO_FULL_SCALE_2000DPS);
 8000a32:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <imu_init+0x70>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2206      	movs	r2, #6
 8000a38:	4619      	mov	r1, r3
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f7ff fe10 	bl	8000660 <ICM20948_init>

    // Keep the robot still for ~1s during bias calibration
    imu_calibrate_bias_();
 8000a40:	f7ff ff84 	bl	800094c <imu_calibrate_bias_>

    // Start from zero heading
    s_yaw_deg = 0.0f;
 8000a44:	4b05      	ldr	r3, [pc, #20]	@ (8000a5c <imu_init+0x74>)
 8000a46:	f04f 0200 	mov.w	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
}
 8000a4c:	bf00      	nop
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	200000ec 	.word	0x200000ec
 8000a58:	200000f0 	.word	0x200000f0
 8000a5c:	200000f4 	.word	0x200000f4

08000a60 <imu_get_yaw>:

float imu_get_yaw(void){
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
    return s_yaw_deg;
 8000a64:	4b04      	ldr	r3, [pc, #16]	@ (8000a78 <imu_get_yaw+0x18>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	ee07 3a90 	vmov	s15, r3
}
 8000a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr
 8000a78:	200000f4 	.word	0x200000f4

08000a7c <imu_zero_yaw>:

// Optional helper: zero current yaw (e.g., when you want "forward" to be current heading)
void imu_zero_yaw(void){
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
    s_yaw_deg = 0.0f;
 8000a80:	4b04      	ldr	r3, [pc, #16]	@ (8000a94 <imu_zero_yaw+0x18>)
 8000a82:	f04f 0200 	mov.w	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	200000f4 	.word	0x200000f4

08000a98 <imu_update_yaw_100Hz>:

    *gyroZ_dps = gz_dps;
}

// Call this at 100 Hz (every 10 ms): integrates Z rate into yaw (deg), wraps to [-180,180]
void imu_update_yaw_100Hz(void){
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
    int16_t gz_raw = 0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	80fb      	strh	r3, [r7, #6]

    // Read raw Z at 2000 dps scale
    ICM20948_readGyroscope_Z(s_imu_i2c, s_addrSel, GYRO_FULL_SCALE_2000DPS, &gz_raw);
 8000aa2:	4b26      	ldr	r3, [pc, #152]	@ (8000b3c <imu_update_yaw_100Hz+0xa4>)
 8000aa4:	6818      	ldr	r0, [r3, #0]
 8000aa6:	4b26      	ldr	r3, [pc, #152]	@ (8000b40 <imu_update_yaw_100Hz+0xa8>)
 8000aa8:	7819      	ldrb	r1, [r3, #0]
 8000aaa:	1dbb      	adds	r3, r7, #6
 8000aac:	2206      	movs	r2, #6
 8000aae:	f7ff fe3f 	bl	8000730 <ICM20948_readGyroscope_Z>

    // Convert raw -> deg/s
    const float LSB_PER_DPS = (float)GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS; // ~16.4
 8000ab2:	4b24      	ldr	r3, [pc, #144]	@ (8000b44 <imu_update_yaw_100Hz+0xac>)
 8000ab4:	60bb      	str	r3, [r7, #8]
    float yaw_rate_dps = ((float)gz_raw) / LSB_PER_DPS;
 8000ab6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aba:	ee07 3a90 	vmov	s15, r3
 8000abe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ac2:	ed97 7a02 	vldr	s14, [r7, #8]
 8000ac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000aca:	edc7 7a03 	vstr	s15, [r7, #12]

    // Remove bias
    yaw_rate_dps -= s_gyro_bias_z;
 8000ace:	4b1e      	ldr	r3, [pc, #120]	@ (8000b48 <imu_update_yaw_100Hz+0xb0>)
 8000ad0:	edd3 7a00 	vldr	s15, [r3]
 8000ad4:	ed97 7a03 	vldr	s14, [r7, #12]
 8000ad8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000adc:	edc7 7a03 	vstr	s15, [r7, #12]

    // Deadband
    if (yaw_rate_dps > -GZ_DEADBAND_DPS && yaw_rate_dps < GZ_DEADBAND_DPS) {
 8000ae0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ae4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000ae8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000af0:	dd0b      	ble.n	8000b0a <imu_update_yaw_100Hz+0x72>
 8000af2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000af6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000afa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b02:	d502      	bpl.n	8000b0a <imu_update_yaw_100Hz+0x72>
        yaw_rate_dps = 0.0f;
 8000b04:	f04f 0300 	mov.w	r3, #0
 8000b08:	60fb      	str	r3, [r7, #12]
    }

    // Integrate: yaw[k+1] = yaw[k] + rate * dt
    s_yaw_deg = wrap180(s_yaw_deg + yaw_rate_dps * IMU_DT_S);
 8000b0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b0e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000b4c <imu_update_yaw_100Hz+0xb4>
 8000b12:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b16:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <imu_update_yaw_100Hz+0xb8>)
 8000b18:	edd3 7a00 	vldr	s15, [r3]
 8000b1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b20:	eeb0 0a67 	vmov.f32	s0, s15
 8000b24:	f7ff feda 	bl	80008dc <wrap180>
 8000b28:	eef0 7a40 	vmov.f32	s15, s0
 8000b2c:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <imu_update_yaw_100Hz+0xb8>)
 8000b2e:	edc3 7a00 	vstr	s15, [r3]
 8000b32:	bf00      	nop
 8000b34:	3710      	adds	r7, #16
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	200000ec 	.word	0x200000ec
 8000b40:	200000f0 	.word	0x200000f0
 8000b44:	41833333 	.word	0x41833333
 8000b48:	200000f8 	.word	0x200000f8
 8000b4c:	3c23d70a 	.word	0x3c23d70a
 8000b50:	200000f4 	.word	0x200000f4

08000b54 <Servo_Center>:

/** Write servo angle (100 to +100  maps to min..max around center) */
void Servo_WriteAngle(Servo *s, float deg);

/** Reset servo to center position */
static inline void Servo_Center(Servo *s) { Servo_WriteUS(s, s->center_us); }
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	8a5b      	ldrh	r3, [r3, #18]
 8000b60:	4619      	mov	r1, r3
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f001 f94b 	bl	8001dfe <Servo_WriteUS>
 8000b68:	bf00      	nop
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b76:	f001 fc77 	bl	8002468 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b7a:	f000 f879 	bl	8000c70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b7e:	f000 fb8b 	bl	8001298 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000b82:	f000 f9a9 	bl	8000ed8 <MX_TIM4_Init>
  MX_TIM9_Init();
 8000b86:	f000 fb19 	bl	80011bc <MX_TIM9_Init>
  MX_TIM2_Init();
 8000b8a:	f000 f8fd 	bl	8000d88 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b8e:	f000 f94f 	bl	8000e30 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000b92:	f000 fa23 	bl	8000fdc <MX_TIM5_Init>
  MX_TIM8_Init();
 8000b96:	f000 fa6f 	bl	8001078 <MX_TIM8_Init>
  MX_I2C2_Init();
 8000b9a:	f000 f8c7 	bl	8000d2c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
OLED_Init();
 8000b9e:	f000 ff31 	bl	8001a04 <OLED_Init>
motor_init();          // Initialize motors (PWM + encoders)
 8000ba2:	f000 fd41 	bl	8001628 <motor_init>
control_init();        // Start 100 Hz control loop tick (TIM5 or similar)
 8000ba6:	f7ff fde7 	bl	8000778 <control_init>

// Initialize IMU (detects 0x68/0x69, sets 2000 dps, calibrates bias)
uint8_t icm_addrSel = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	71fb      	strb	r3, [r7, #7]
imu_init(&hi2c2, &icm_addrSel);
 8000bae:	1dfb      	adds	r3, r7, #7
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	481c      	ldr	r0, [pc, #112]	@ (8000c24 <main+0xb4>)
 8000bb4:	f7ff ff18 	bl	80009e8 <imu_init>
// Initialize movements module (if you use it)

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000bb8:	f004 ff6e 	bl	8005a98 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000bbc:	4a1a      	ldr	r2, [pc, #104]	@ (8000c28 <main+0xb8>)
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	481a      	ldr	r0, [pc, #104]	@ (8000c2c <main+0xbc>)
 8000bc2:	f004 ffb3 	bl	8005b2c <osThreadNew>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	4a19      	ldr	r2, [pc, #100]	@ (8000c30 <main+0xc0>)
 8000bca:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);
 8000bcc:	4a19      	ldr	r2, [pc, #100]	@ (8000c34 <main+0xc4>)
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4819      	ldr	r0, [pc, #100]	@ (8000c38 <main+0xc8>)
 8000bd2:	f004 ffab 	bl	8005b2c <osThreadNew>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	4a18      	ldr	r2, [pc, #96]	@ (8000c3c <main+0xcc>)
 8000bda:	6013      	str	r3, [r2, #0]

  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(encoder_task, NULL, &encoderTask_attributes);
 8000bdc:	4a18      	ldr	r2, [pc, #96]	@ (8000c40 <main+0xd0>)
 8000bde:	2100      	movs	r1, #0
 8000be0:	4818      	ldr	r0, [pc, #96]	@ (8000c44 <main+0xd4>)
 8000be2:	f004 ffa3 	bl	8005b2c <osThreadNew>
 8000be6:	4603      	mov	r3, r0
 8000be8:	4a17      	ldr	r2, [pc, #92]	@ (8000c48 <main+0xd8>)
 8000bea:	6013      	str	r3, [r2, #0]

  /* creation of control_Task */
  control_TaskHandle = osThreadNew(controlTask, NULL, &control_Task_attributes);
 8000bec:	4a17      	ldr	r2, [pc, #92]	@ (8000c4c <main+0xdc>)
 8000bee:	2100      	movs	r1, #0
 8000bf0:	4817      	ldr	r0, [pc, #92]	@ (8000c50 <main+0xe0>)
 8000bf2:	f004 ff9b 	bl	8005b2c <osThreadNew>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4a16      	ldr	r2, [pc, #88]	@ (8000c54 <main+0xe4>)
 8000bfa:	6013      	str	r3, [r2, #0]

  /* creation of servo_Task */
  servo_TaskHandle = osThreadNew(servoTask, NULL, &servo_Task_attributes);
 8000bfc:	4a16      	ldr	r2, [pc, #88]	@ (8000c58 <main+0xe8>)
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4816      	ldr	r0, [pc, #88]	@ (8000c5c <main+0xec>)
 8000c02:	f004 ff93 	bl	8005b2c <osThreadNew>
 8000c06:	4603      	mov	r3, r0
 8000c08:	4a15      	ldr	r2, [pc, #84]	@ (8000c60 <main+0xf0>)
 8000c0a:	6013      	str	r3, [r2, #0]

  /* creation of userButton_Task */
  userButton_TaskHandle = osThreadNew(userButtonTask, NULL, &userButton_Task_attributes);
 8000c0c:	4a15      	ldr	r2, [pc, #84]	@ (8000c64 <main+0xf4>)
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4815      	ldr	r0, [pc, #84]	@ (8000c68 <main+0xf8>)
 8000c12:	f004 ff8b 	bl	8005b2c <osThreadNew>
 8000c16:	4603      	mov	r3, r0
 8000c18:	4a14      	ldr	r2, [pc, #80]	@ (8000c6c <main+0xfc>)
 8000c1a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c1c:	f004 ff60 	bl	8005ae0 <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <main+0xb0>
 8000c24:	200000fc 	.word	0x200000fc
 8000c28:	08008698 	.word	0x08008698
 8000c2c:	080013bd 	.word	0x080013bd
 8000c30:	20000300 	.word	0x20000300
 8000c34:	080086bc 	.word	0x080086bc
 8000c38:	080013d1 	.word	0x080013d1
 8000c3c:	20000304 	.word	0x20000304
 8000c40:	080086e0 	.word	0x080086e0
 8000c44:	080015a1 	.word	0x080015a1
 8000c48:	20000308 	.word	0x20000308
 8000c4c:	08008704 	.word	0x08008704
 8000c50:	080015e9 	.word	0x080015e9
 8000c54:	2000030c 	.word	0x2000030c
 8000c58:	08008728 	.word	0x08008728
 8000c5c:	080015f9 	.word	0x080015f9
 8000c60:	20000310 	.word	0x20000310
 8000c64:	0800874c 	.word	0x0800874c
 8000c68:	0800160b 	.word	0x0800160b
 8000c6c:	20000314 	.word	0x20000314

08000c70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b094      	sub	sp, #80	@ 0x50
 8000c74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c76:	f107 0320 	add.w	r3, r7, #32
 8000c7a:	2230      	movs	r2, #48	@ 0x30
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f007 fc8a 	bl	8008598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c84:	f107 030c 	add.w	r3, r7, #12
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c94:	2300      	movs	r3, #0
 8000c96:	60bb      	str	r3, [r7, #8]
 8000c98:	4b22      	ldr	r3, [pc, #136]	@ (8000d24 <SystemClock_Config+0xb4>)
 8000c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9c:	4a21      	ldr	r2, [pc, #132]	@ (8000d24 <SystemClock_Config+0xb4>)
 8000c9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ca2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ca4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d24 <SystemClock_Config+0xb4>)
 8000ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d28 <SystemClock_Config+0xb8>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a1b      	ldr	r2, [pc, #108]	@ (8000d28 <SystemClock_Config+0xb8>)
 8000cba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	4b19      	ldr	r3, [pc, #100]	@ (8000d28 <SystemClock_Config+0xb8>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cc8:	607b      	str	r3, [r7, #4]
 8000cca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cd4:	2310      	movs	r3, #16
 8000cd6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cdc:	f107 0320 	add.w	r3, r7, #32
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f003 f8b1 	bl	8003e48 <HAL_RCC_OscConfig>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000cec:	f000 fc95 	bl	800161a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cf0:	230f      	movs	r3, #15
 8000cf2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d00:	2300      	movs	r3, #0
 8000d02:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d04:	f107 030c 	add.w	r3, r7, #12
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f003 fb14 	bl	8004338 <HAL_RCC_ClockConfig>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000d16:	f000 fc80 	bl	800161a <Error_Handler>
  }
}
 8000d1a:	bf00      	nop
 8000d1c:	3750      	adds	r7, #80	@ 0x50
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40023800 	.word	0x40023800
 8000d28:	40007000 	.word	0x40007000

08000d2c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000d30:	4b12      	ldr	r3, [pc, #72]	@ (8000d7c <MX_I2C2_Init+0x50>)
 8000d32:	4a13      	ldr	r2, [pc, #76]	@ (8000d80 <MX_I2C2_Init+0x54>)
 8000d34:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000d36:	4b11      	ldr	r3, [pc, #68]	@ (8000d7c <MX_I2C2_Init+0x50>)
 8000d38:	4a12      	ldr	r2, [pc, #72]	@ (8000d84 <MX_I2C2_Init+0x58>)
 8000d3a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d7c <MX_I2C2_Init+0x50>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000d42:	4b0e      	ldr	r3, [pc, #56]	@ (8000d7c <MX_I2C2_Init+0x50>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d48:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <MX_I2C2_Init+0x50>)
 8000d4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d4e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d50:	4b0a      	ldr	r3, [pc, #40]	@ (8000d7c <MX_I2C2_Init+0x50>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000d56:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <MX_I2C2_Init+0x50>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d5c:	4b07      	ldr	r3, [pc, #28]	@ (8000d7c <MX_I2C2_Init+0x50>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <MX_I2C2_Init+0x50>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000d68:	4804      	ldr	r0, [pc, #16]	@ (8000d7c <MX_I2C2_Init+0x50>)
 8000d6a:	f001 fef3 	bl	8002b54 <HAL_I2C_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000d74:	f000 fc51 	bl	800161a <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	200000fc 	.word	0x200000fc
 8000d80:	40005800 	.word	0x40005800
 8000d84:	000186a0 	.word	0x000186a0

08000d88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b08c      	sub	sp, #48	@ 0x30
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000d8e:	f107 030c 	add.w	r3, r7, #12
 8000d92:	2224      	movs	r2, #36	@ 0x24
 8000d94:	2100      	movs	r1, #0
 8000d96:	4618      	mov	r0, r3
 8000d98:	f007 fbfe 	bl	8008598 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000da4:	4b21      	ldr	r3, [pc, #132]	@ (8000e2c <MX_TIM2_Init+0xa4>)
 8000da6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000daa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000dac:	4b1f      	ldr	r3, [pc, #124]	@ (8000e2c <MX_TIM2_Init+0xa4>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e2c <MX_TIM2_Init+0xa4>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000db8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e2c <MX_TIM2_Init+0xa4>)
 8000dba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000dbe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e2c <MX_TIM2_Init+0xa4>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dc6:	4b19      	ldr	r3, [pc, #100]	@ (8000e2c <MX_TIM2_Init+0xa4>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000dcc:	2303      	movs	r3, #3
 8000dce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000ddc:	230a      	movs	r3, #10
 8000dde:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000de0:	2300      	movs	r3, #0
 8000de2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000de4:	2301      	movs	r3, #1
 8000de6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000de8:	2300      	movs	r3, #0
 8000dea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000dec:	230a      	movs	r3, #10
 8000dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000df0:	f107 030c 	add.w	r3, r7, #12
 8000df4:	4619      	mov	r1, r3
 8000df6:	480d      	ldr	r0, [pc, #52]	@ (8000e2c <MX_TIM2_Init+0xa4>)
 8000df8:	f003 fe4c 	bl	8004a94 <HAL_TIM_Encoder_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000e02:	f000 fc0a 	bl	800161a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e06:	2300      	movs	r3, #0
 8000e08:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e0e:	1d3b      	adds	r3, r7, #4
 8000e10:	4619      	mov	r1, r3
 8000e12:	4806      	ldr	r0, [pc, #24]	@ (8000e2c <MX_TIM2_Init+0xa4>)
 8000e14:	f004 fd2a 	bl	800586c <HAL_TIMEx_MasterConfigSynchronization>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000e1e:	f000 fbfc 	bl	800161a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e22:	bf00      	nop
 8000e24:	3730      	adds	r7, #48	@ 0x30
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20000150 	.word	0x20000150

08000e30 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b08c      	sub	sp, #48	@ 0x30
 8000e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000e36:	f107 030c 	add.w	r3, r7, #12
 8000e3a:	2224      	movs	r2, #36	@ 0x24
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f007 fbaa 	bl	8008598 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e44:	1d3b      	adds	r3, r7, #4
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e4c:	4b20      	ldr	r3, [pc, #128]	@ (8000ed0 <MX_TIM3_Init+0xa0>)
 8000e4e:	4a21      	ldr	r2, [pc, #132]	@ (8000ed4 <MX_TIM3_Init+0xa4>)
 8000e50:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000e52:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed0 <MX_TIM3_Init+0xa0>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e58:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed0 <MX_TIM3_Init+0xa0>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000e5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed0 <MX_TIM3_Init+0xa0>)
 8000e60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e64:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e66:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed0 <MX_TIM3_Init+0xa0>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e6c:	4b18      	ldr	r3, [pc, #96]	@ (8000ed0 <MX_TIM3_Init+0xa0>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000e72:	2303      	movs	r3, #3
 8000e74:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000e76:	2300      	movs	r3, #0
 8000e78:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000e82:	230a      	movs	r3, #10
 8000e84:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000e86:	2300      	movs	r3, #0
 8000e88:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000e92:	230a      	movs	r3, #10
 8000e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000e96:	f107 030c 	add.w	r3, r7, #12
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	480c      	ldr	r0, [pc, #48]	@ (8000ed0 <MX_TIM3_Init+0xa0>)
 8000e9e:	f003 fdf9 	bl	8004a94 <HAL_TIM_Encoder_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000ea8:	f000 fbb7 	bl	800161a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eac:	2300      	movs	r3, #0
 8000eae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000eb4:	1d3b      	adds	r3, r7, #4
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4805      	ldr	r0, [pc, #20]	@ (8000ed0 <MX_TIM3_Init+0xa0>)
 8000eba:	f004 fcd7 	bl	800586c <HAL_TIMEx_MasterConfigSynchronization>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000ec4:	f000 fba9 	bl	800161a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000ec8:	bf00      	nop
 8000eca:	3730      	adds	r7, #48	@ 0x30
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20000198 	.word	0x20000198
 8000ed4:	40000400 	.word	0x40000400

08000ed8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08e      	sub	sp, #56	@ 0x38
 8000edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ede:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	605a      	str	r2, [r3, #4]
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eec:	f107 0320 	add.w	r3, r7, #32
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ef6:	1d3b      	adds	r3, r7, #4
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
 8000f04:	615a      	str	r2, [r3, #20]
 8000f06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000f08:	4b32      	ldr	r3, [pc, #200]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000f0a:	4a33      	ldr	r2, [pc, #204]	@ (8000fd8 <MX_TIM4_Init+0x100>)
 8000f0c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000f0e:	4b31      	ldr	r3, [pc, #196]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f14:	4b2f      	ldr	r3, [pc, #188]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 799;
 8000f1a:	4b2e      	ldr	r3, [pc, #184]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000f1c:	f240 321f 	movw	r2, #799	@ 0x31f
 8000f20:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f22:	4b2c      	ldr	r3, [pc, #176]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f28:	4b2a      	ldr	r3, [pc, #168]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000f2a:	2280      	movs	r2, #128	@ 0x80
 8000f2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f2e:	4829      	ldr	r0, [pc, #164]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000f30:	f003 fbce 	bl	80046d0 <HAL_TIM_Base_Init>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000f3a:	f000 fb6e 	bl	800161a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f42:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f44:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4822      	ldr	r0, [pc, #136]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000f4c:	f004 f888 	bl	8005060 <HAL_TIM_ConfigClockSource>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000f56:	f000 fb60 	bl	800161a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000f5a:	481e      	ldr	r0, [pc, #120]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000f5c:	f003 fc78 	bl	8004850 <HAL_TIM_PWM_Init>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000f66:	f000 fb58 	bl	800161a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000f6a:	2320      	movs	r3, #32
 8000f6c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000f72:	f107 0320 	add.w	r3, r7, #32
 8000f76:	4619      	mov	r1, r3
 8000f78:	4816      	ldr	r0, [pc, #88]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000f7a:	f004 fc77 	bl	800586c <HAL_TIMEx_MasterConfigSynchronization>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000f84:	f000 fb49 	bl	800161a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f88:	2360      	movs	r3, #96	@ 0x60
 8000f8a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2208      	movs	r2, #8
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	480d      	ldr	r0, [pc, #52]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000fa0:	f003 ff9c 	bl	8004edc <HAL_TIM_PWM_ConfigChannel>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000faa:	f000 fb36 	bl	800161a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	220c      	movs	r2, #12
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4807      	ldr	r0, [pc, #28]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000fb6:	f003 ff91 	bl	8004edc <HAL_TIM_PWM_ConfigChannel>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8000fc0:	f000 fb2b 	bl	800161a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000fc4:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <MX_TIM4_Init+0xfc>)
 8000fc6:	f001 f947 	bl	8002258 <HAL_TIM_MspPostInit>

}
 8000fca:	bf00      	nop
 8000fcc:	3738      	adds	r7, #56	@ 0x38
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200001e0 	.word	0x200001e0
 8000fd8:	40000800 	.word	0x40000800

08000fdc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fe2:	f107 0308 	add.w	r3, r7, #8
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
 8000fec:	609a      	str	r2, [r3, #8]
 8000fee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ff0:	463b      	mov	r3, r7
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8001070 <MX_TIM5_Init+0x94>)
 8000ffa:	4a1e      	ldr	r2, [pc, #120]	@ (8001074 <MX_TIM5_Init+0x98>)
 8000ffc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1599;
 8000ffe:	4b1c      	ldr	r3, [pc, #112]	@ (8001070 <MX_TIM5_Init+0x94>)
 8001000:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001004:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001006:	4b1a      	ldr	r3, [pc, #104]	@ (8001070 <MX_TIM5_Init+0x94>)
 8001008:	2200      	movs	r2, #0
 800100a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99;
 800100c:	4b18      	ldr	r3, [pc, #96]	@ (8001070 <MX_TIM5_Init+0x94>)
 800100e:	2263      	movs	r2, #99	@ 0x63
 8001010:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001012:	4b17      	ldr	r3, [pc, #92]	@ (8001070 <MX_TIM5_Init+0x94>)
 8001014:	2200      	movs	r2, #0
 8001016:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001018:	4b15      	ldr	r3, [pc, #84]	@ (8001070 <MX_TIM5_Init+0x94>)
 800101a:	2200      	movs	r2, #0
 800101c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800101e:	4814      	ldr	r0, [pc, #80]	@ (8001070 <MX_TIM5_Init+0x94>)
 8001020:	f003 fb56 	bl	80046d0 <HAL_TIM_Base_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800102a:	f000 faf6 	bl	800161a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800102e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001032:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001034:	f107 0308 	add.w	r3, r7, #8
 8001038:	4619      	mov	r1, r3
 800103a:	480d      	ldr	r0, [pc, #52]	@ (8001070 <MX_TIM5_Init+0x94>)
 800103c:	f004 f810 	bl	8005060 <HAL_TIM_ConfigClockSource>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001046:	f000 fae8 	bl	800161a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800104a:	2300      	movs	r3, #0
 800104c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800104e:	2300      	movs	r3, #0
 8001050:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001052:	463b      	mov	r3, r7
 8001054:	4619      	mov	r1, r3
 8001056:	4806      	ldr	r0, [pc, #24]	@ (8001070 <MX_TIM5_Init+0x94>)
 8001058:	f004 fc08 	bl	800586c <HAL_TIMEx_MasterConfigSynchronization>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001062:	f000 fada 	bl	800161a <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001066:	bf00      	nop
 8001068:	3718      	adds	r7, #24
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000228 	.word	0x20000228
 8001074:	40000c00 	.word	0x40000c00

08001078 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b096      	sub	sp, #88	@ 0x58
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800107e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800108c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001096:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	611a      	str	r2, [r3, #16]
 80010a6:	615a      	str	r2, [r3, #20]
 80010a8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	2220      	movs	r2, #32
 80010ae:	2100      	movs	r1, #0
 80010b0:	4618      	mov	r0, r3
 80010b2:	f007 fa71 	bl	8008598 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80010b6:	4b3f      	ldr	r3, [pc, #252]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 80010b8:	4a3f      	ldr	r2, [pc, #252]	@ (80011b8 <MX_TIM8_Init+0x140>)
 80010ba:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 319;
 80010bc:	4b3d      	ldr	r3, [pc, #244]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 80010be:	f240 123f 	movw	r2, #319	@ 0x13f
 80010c2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010c4:	4b3b      	ldr	r3, [pc, #236]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 80010ca:	4b3a      	ldr	r3, [pc, #232]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 80010cc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010d0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010d2:	4b38      	ldr	r3, [pc, #224]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80010d8:	4b36      	ldr	r3, [pc, #216]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 80010da:	2200      	movs	r2, #0
 80010dc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010de:	4b35      	ldr	r3, [pc, #212]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 80010e0:	2280      	movs	r2, #128	@ 0x80
 80010e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80010e4:	4833      	ldr	r0, [pc, #204]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 80010e6:	f003 faf3 	bl	80046d0 <HAL_TIM_Base_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 80010f0:	f000 fa93 	bl	800161a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80010fa:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80010fe:	4619      	mov	r1, r3
 8001100:	482c      	ldr	r0, [pc, #176]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 8001102:	f003 ffad 	bl	8005060 <HAL_TIM_ConfigClockSource>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 800110c:	f000 fa85 	bl	800161a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001110:	4828      	ldr	r0, [pc, #160]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 8001112:	f003 fb9d 	bl	8004850 <HAL_TIM_PWM_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 800111c:	f000 fa7d 	bl	800161a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001120:	2300      	movs	r3, #0
 8001122:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001124:	2300      	movs	r3, #0
 8001126:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001128:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800112c:	4619      	mov	r1, r3
 800112e:	4821      	ldr	r0, [pc, #132]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 8001130:	f004 fb9c 	bl	800586c <HAL_TIMEx_MasterConfigSynchronization>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 800113a:	f000 fa6e 	bl	800161a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800113e:	2360      	movs	r3, #96	@ 0x60
 8001140:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001142:	2300      	movs	r3, #0
 8001144:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001146:	2300      	movs	r3, #0
 8001148:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800114a:	2300      	movs	r3, #0
 800114c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800114e:	2300      	movs	r3, #0
 8001150:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001152:	2300      	movs	r3, #0
 8001154:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001156:	2300      	movs	r3, #0
 8001158:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800115a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800115e:	2200      	movs	r2, #0
 8001160:	4619      	mov	r1, r3
 8001162:	4814      	ldr	r0, [pc, #80]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 8001164:	f003 feba 	bl	8004edc <HAL_TIM_PWM_ConfigChannel>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 800116e:	f000 fa54 	bl	800161a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001172:	2300      	movs	r3, #0
 8001174:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001176:	2300      	movs	r3, #0
 8001178:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001186:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800118a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800118c:	2300      	movs	r3, #0
 800118e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001190:	1d3b      	adds	r3, r7, #4
 8001192:	4619      	mov	r1, r3
 8001194:	4807      	ldr	r0, [pc, #28]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 8001196:	f004 fbe5 	bl	8005964 <HAL_TIMEx_ConfigBreakDeadTime>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 80011a0:	f000 fa3b 	bl	800161a <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80011a4:	4803      	ldr	r0, [pc, #12]	@ (80011b4 <MX_TIM8_Init+0x13c>)
 80011a6:	f001 f857 	bl	8002258 <HAL_TIM_MspPostInit>

}
 80011aa:	bf00      	nop
 80011ac:	3758      	adds	r7, #88	@ 0x58
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000270 	.word	0x20000270
 80011b8:	40010400 	.word	0x40010400

080011bc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08c      	sub	sp, #48	@ 0x30
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011c2:	f107 0320 	add.w	r3, r7, #32
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	609a      	str	r2, [r3, #8]
 80011ce:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011d0:	1d3b      	adds	r3, r7, #4
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
 80011dc:	611a      	str	r2, [r3, #16]
 80011de:	615a      	str	r2, [r3, #20]
 80011e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80011e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001290 <MX_TIM9_Init+0xd4>)
 80011e4:	4a2b      	ldr	r2, [pc, #172]	@ (8001294 <MX_TIM9_Init+0xd8>)
 80011e6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80011e8:	4b29      	ldr	r3, [pc, #164]	@ (8001290 <MX_TIM9_Init+0xd4>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ee:	4b28      	ldr	r3, [pc, #160]	@ (8001290 <MX_TIM9_Init+0xd4>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 799;
 80011f4:	4b26      	ldr	r3, [pc, #152]	@ (8001290 <MX_TIM9_Init+0xd4>)
 80011f6:	f240 321f 	movw	r2, #799	@ 0x31f
 80011fa:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011fc:	4b24      	ldr	r3, [pc, #144]	@ (8001290 <MX_TIM9_Init+0xd4>)
 80011fe:	2200      	movs	r2, #0
 8001200:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001202:	4b23      	ldr	r3, [pc, #140]	@ (8001290 <MX_TIM9_Init+0xd4>)
 8001204:	2280      	movs	r2, #128	@ 0x80
 8001206:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001208:	4821      	ldr	r0, [pc, #132]	@ (8001290 <MX_TIM9_Init+0xd4>)
 800120a:	f003 fa61 	bl	80046d0 <HAL_TIM_Base_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001214:	f000 fa01 	bl	800161a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001218:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800121c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800121e:	f107 0320 	add.w	r3, r7, #32
 8001222:	4619      	mov	r1, r3
 8001224:	481a      	ldr	r0, [pc, #104]	@ (8001290 <MX_TIM9_Init+0xd4>)
 8001226:	f003 ff1b 	bl	8005060 <HAL_TIM_ConfigClockSource>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001230:	f000 f9f3 	bl	800161a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001234:	4816      	ldr	r0, [pc, #88]	@ (8001290 <MX_TIM9_Init+0xd4>)
 8001236:	f003 fb0b 	bl	8004850 <HAL_TIM_PWM_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001240:	f000 f9eb 	bl	800161a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001244:	2360      	movs	r3, #96	@ 0x60
 8001246:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001248:	2300      	movs	r3, #0
 800124a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001254:	1d3b      	adds	r3, r7, #4
 8001256:	2200      	movs	r2, #0
 8001258:	4619      	mov	r1, r3
 800125a:	480d      	ldr	r0, [pc, #52]	@ (8001290 <MX_TIM9_Init+0xd4>)
 800125c:	f003 fe3e 	bl	8004edc <HAL_TIM_PWM_ConfigChannel>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001266:	f000 f9d8 	bl	800161a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	2204      	movs	r2, #4
 800126e:	4619      	mov	r1, r3
 8001270:	4807      	ldr	r0, [pc, #28]	@ (8001290 <MX_TIM9_Init+0xd4>)
 8001272:	f003 fe33 	bl	8004edc <HAL_TIM_PWM_ConfigChannel>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 800127c:	f000 f9cd 	bl	800161a <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001280:	4803      	ldr	r0, [pc, #12]	@ (8001290 <MX_TIM9_Init+0xd4>)
 8001282:	f000 ffe9 	bl	8002258 <HAL_TIM_MspPostInit>

}
 8001286:	bf00      	nop
 8001288:	3730      	adds	r7, #48	@ 0x30
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200002b8 	.word	0x200002b8
 8001294:	40014000 	.word	0x40014000

08001298 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08a      	sub	sp, #40	@ 0x28
 800129c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]
 80012ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
 80012b2:	4b3f      	ldr	r3, [pc, #252]	@ (80013b0 <MX_GPIO_Init+0x118>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b6:	4a3e      	ldr	r2, [pc, #248]	@ (80013b0 <MX_GPIO_Init+0x118>)
 80012b8:	f043 0310 	orr.w	r3, r3, #16
 80012bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012be:	4b3c      	ldr	r3, [pc, #240]	@ (80013b0 <MX_GPIO_Init+0x118>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	f003 0310 	and.w	r3, r3, #16
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	4b38      	ldr	r3, [pc, #224]	@ (80013b0 <MX_GPIO_Init+0x118>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	4a37      	ldr	r2, [pc, #220]	@ (80013b0 <MX_GPIO_Init+0x118>)
 80012d4:	f043 0302 	orr.w	r3, r3, #2
 80012d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012da:	4b35      	ldr	r3, [pc, #212]	@ (80013b0 <MX_GPIO_Init+0x118>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	4b31      	ldr	r3, [pc, #196]	@ (80013b0 <MX_GPIO_Init+0x118>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ee:	4a30      	ldr	r2, [pc, #192]	@ (80013b0 <MX_GPIO_Init+0x118>)
 80012f0:	f043 0308 	orr.w	r3, r3, #8
 80012f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f6:	4b2e      	ldr	r3, [pc, #184]	@ (80013b0 <MX_GPIO_Init+0x118>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	60bb      	str	r3, [r7, #8]
 8001300:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	607b      	str	r3, [r7, #4]
 8001306:	4b2a      	ldr	r3, [pc, #168]	@ (80013b0 <MX_GPIO_Init+0x118>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130a:	4a29      	ldr	r2, [pc, #164]	@ (80013b0 <MX_GPIO_Init+0x118>)
 800130c:	f043 0304 	orr.w	r3, r3, #4
 8001310:	6313      	str	r3, [r2, #48]	@ 0x30
 8001312:	4b27      	ldr	r3, [pc, #156]	@ (80013b0 <MX_GPIO_Init+0x118>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	f003 0304 	and.w	r3, r3, #4
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	603b      	str	r3, [r7, #0]
 8001322:	4b23      	ldr	r3, [pc, #140]	@ (80013b0 <MX_GPIO_Init+0x118>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001326:	4a22      	ldr	r2, [pc, #136]	@ (80013b0 <MX_GPIO_Init+0x118>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	6313      	str	r3, [r2, #48]	@ 0x30
 800132e:	4b20      	ldr	r3, [pc, #128]	@ (80013b0 <MX_GPIO_Init+0x118>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	603b      	str	r3, [r7, #0]
 8001338:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800133a:	2200      	movs	r2, #0
 800133c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001340:	481c      	ldr	r0, [pc, #112]	@ (80013b4 <MX_GPIO_Init+0x11c>)
 8001342:	f001 fbed 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 800134c:	481a      	ldr	r0, [pc, #104]	@ (80013b8 <MX_GPIO_Init+0x120>)
 800134e:	f001 fbe7 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8001352:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001356:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001358:	2301      	movs	r3, #1
 800135a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001360:	2300      	movs	r3, #0
 8001362:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	4619      	mov	r1, r3
 800136a:	4812      	ldr	r0, [pc, #72]	@ (80013b4 <MX_GPIO_Init+0x11c>)
 800136c:	f001 fa24 	bl	80027b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin OLED_SDA_Pin OLED_SCL_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin;
 8001370:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8001374:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001376:	2301      	movs	r3, #1
 8001378:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137a:	2300      	movs	r3, #0
 800137c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137e:	2300      	movs	r3, #0
 8001380:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	4619      	mov	r1, r3
 8001388:	480b      	ldr	r0, [pc, #44]	@ (80013b8 <MX_GPIO_Init+0x120>)
 800138a:	f001 fa15 	bl	80027b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 800138e:	2301      	movs	r3, #1
 8001390:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001392:	2300      	movs	r3, #0
 8001394:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800139a:	f107 0314 	add.w	r3, r7, #20
 800139e:	4619      	mov	r1, r3
 80013a0:	4804      	ldr	r0, [pc, #16]	@ (80013b4 <MX_GPIO_Init+0x11c>)
 80013a2:	f001 fa09 	bl	80027b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013a6:	bf00      	nop
 80013a8:	3728      	adds	r7, #40	@ 0x28
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40021000 	.word	0x40021000
 80013b8:	40020c00 	.word	0x40020c00

080013bc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  // Idle: default task unused per request
  for(;;) { osDelay(1000); }
 80013c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013c8:	f004 fc42 	bl	8005c50 <osDelay>
 80013cc:	e7fa      	b.n	80013c4 <StartDefaultTask+0x8>
	...

080013d0 <motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor */
void motor(void *argument)
{
 80013d0:	b590      	push	{r4, r7, lr}
 80013d2:	b0a5      	sub	sp, #148	@ 0x94
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor */
  // Simple sequence in MotorTask with IMU + PID1 correction:
  // wait button  go straight 50 cm with gyro correction  servo right turn  center

  // Initialize servo on TIM8 CH1 (50 Hz, 20 s tick, 1000-1500-2300 s limits)
  Servo_Attach(&global_steer, &htim8, TIM_CHANNEL_1, 20.0f, 1000, 1500, 2300);
 80013d8:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 80013dc:	9301      	str	r3, [sp, #4]
 80013de:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013e8:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 80013ec:	2200      	movs	r2, #0
 80013ee:	4965      	ldr	r1, [pc, #404]	@ (8001584 <motor+0x1b4>)
 80013f0:	4865      	ldr	r0, [pc, #404]	@ (8001588 <motor+0x1b8>)
 80013f2:	f000 fcb7 	bl	8001d64 <Servo_Attach>
  if (Servo_Start(&global_steer) != HAL_OK) {
 80013f6:	4864      	ldr	r0, [pc, #400]	@ (8001588 <motor+0x1b8>)
 80013f8:	f000 fcdd 	bl	8001db6 <Servo_Start>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d004      	beq.n	800140c <motor+0x3c>
    for(;;) { osDelay(1000); }
 8001402:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001406:	f004 fc23 	bl	8005c50 <osDelay>
 800140a:	e7fa      	b.n	8001402 <motor+0x32>
  }
  Servo_Center(&global_steer);
 800140c:	485e      	ldr	r0, [pc, #376]	@ (8001588 <motor+0x1b8>)
 800140e:	f7ff fba1 	bl	8000b54 <Servo_Center>

  // PID config (only Kp used in PID_SPEED_1)
  pid_type_def pidStraight = {0};
 8001412:	f107 0314 	add.w	r3, r7, #20
 8001416:	224c      	movs	r2, #76	@ 0x4c
 8001418:	2100      	movs	r1, #0
 800141a:	4618      	mov	r0, r3
 800141c:	f007 f8bc 	bl	8008598 <memset>
  pidStraight.Kp = 2.0f; // tune 2.0 ~ 6.0 as needed
 8001420:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001424:	617b      	str	r3, [r7, #20]

  // Button edge detector
  uint8_t prev = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

  for(;;) {
    uint8_t now = user_is_pressed();
 800142c:	f000 ffe2 	bl	80023f4 <user_is_pressed>
 8001430:	4603      	mov	r3, r0
 8001432:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (!prev && now) {
 8001436:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800143a:	2b00      	cmp	r3, #0
 800143c:	f040 809a 	bne.w	8001574 <motor+0x1a4>
 8001440:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001444:	2b00      	cmp	r3, #0
 8001446:	f000 8095 	beq.w	8001574 <motor+0x1a4>
      // 1) Go straight for 50 cm with gyro correction
      const float target_cm = 150.0f;
 800144a:	4b50      	ldr	r3, [pc, #320]	@ (800158c <motor+0x1bc>)
 800144c:	67bb      	str	r3, [r7, #120]	@ 0x78
      const int32_t target_ticks = (int32_t)(target_cm * TICKS_PER_CM + 0.5f);
 800144e:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001590 <motor+0x1c0>
 8001452:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001456:	ee67 7a27 	vmul.f32	s15, s14, s15
 800145a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800145e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001462:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001466:	ee17 3a90 	vmov	r3, s15
 800146a:	677b      	str	r3, [r7, #116]	@ 0x74

      // Reset encoders and yaw reference
      motor_reset_encoders();
 800146c:	f000 fa0a 	bl	8001884 <motor_reset_encoders>
      imu_zero_yaw();
 8001470:	f7ff fb04 	bl	8000a7c <imu_zero_yaw>

      // 100 Hz control loop while approaching distance target
      uint32_t last10 = HAL_GetTick();
 8001474:	f001 f85e 	bl	8002534 <HAL_GetTick>
 8001478:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
      uint32_t t0 = last10;
 800147c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001480:	673b      	str	r3, [r7, #112]	@ 0x70

      while (1) {
        // Distance check
        int32_t left = motor_get_left_encoder_counts();
 8001482:	f000 f9e3 	bl	800184c <motor_get_left_encoder_counts>
 8001486:	66f8      	str	r0, [r7, #108]	@ 0x6c
        if (left >= target_ticks) break;
 8001488:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800148a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800148c:	429a      	cmp	r2, r3
 800148e:	da4e      	bge.n	800152e <motor+0x15e>
        if ((uint32_t)(HAL_GetTick() - t0) > 7000U) break; // safety timeout ~7s
 8001490:	f001 f850 	bl	8002534 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	f641 3258 	movw	r2, #7000	@ 0x1b58
 800149e:	4293      	cmp	r3, r2
 80014a0:	d847      	bhi.n	8001532 <motor+0x162>

        // Run at ~100 Hz
        uint32_t nowMs = HAL_GetTick();
 80014a2:	f001 f847 	bl	8002534 <HAL_GetTick>
 80014a6:	66b8      	str	r0, [r7, #104]	@ 0x68
        if ((uint32_t)(nowMs - last10) >= 10U) {
 80014a8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80014aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b09      	cmp	r3, #9
 80014b2:	d938      	bls.n	8001526 <motor+0x156>
          last10 += 10U;
 80014b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80014b8:	330a      	adds	r3, #10
 80014ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

          // Update integrated yaw (deg)
          imu_update_yaw_100Hz();
 80014be:	f7ff faeb 	bl	8000a98 <imu_update_yaw_100Hz>
          float angleNow = -imu_get_yaw(); // target = 0 (sign flipped)
 80014c2:	f7ff facd 	bl	8000a60 <imu_get_yaw>
 80014c6:	eef0 7a40 	vmov.f32	s15, s0
 80014ca:	eef1 7a67 	vneg.f32	s15, s15
 80014ce:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

          // Compute PWM duties using PID_SPEED_1 (base around ~490)
          float correction = 0.0f;
 80014d2:	f04f 0300 	mov.w	r3, #0
 80014d6:	613b      	str	r3, [r7, #16]
          uint16_t dutyL = 0, dutyR = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	81fb      	strh	r3, [r7, #14]
 80014dc:	2300      	movs	r3, #0
 80014de:	81bb      	strh	r3, [r7, #12]
          int8_t dir = +1; // forward
 80014e0:	2301      	movs	r3, #1
 80014e2:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
          PID_SPEED_1(&pidStraight, angleNow, &correction, dir, &dutyL, &dutyR);
 80014e6:	f107 040e 	add.w	r4, r7, #14
 80014ea:	f997 2063 	ldrsb.w	r2, [r7, #99]	@ 0x63
 80014ee:	f107 0110 	add.w	r1, r7, #16
 80014f2:	f107 0014 	add.w	r0, r7, #20
 80014f6:	f107 030c 	add.w	r3, r7, #12
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	4623      	mov	r3, r4
 80014fe:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 8001502:	f000 fb71 	bl	8001be8 <PID_SPEED_1>

          // Apply as forward drive on both motors using raw PWM counts
          // Left (TIM4): forward = CH4=pulse, CH3=0
          __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, dutyL);
 8001506:	89fa      	ldrh	r2, [r7, #14]
 8001508:	4b22      	ldr	r3, [pc, #136]	@ (8001594 <motor+0x1c4>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	641a      	str	r2, [r3, #64]	@ 0x40
          __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 800150e:	4b21      	ldr	r3, [pc, #132]	@ (8001594 <motor+0x1c4>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2200      	movs	r2, #0
 8001514:	63da      	str	r2, [r3, #60]	@ 0x3c
          // Right (TIM9): forward = CH1=0, CH2=pulse (board wiring is reversed)
          __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8001516:	4b20      	ldr	r3, [pc, #128]	@ (8001598 <motor+0x1c8>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2200      	movs	r2, #0
 800151c:	635a      	str	r2, [r3, #52]	@ 0x34
          __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, dutyR);
 800151e:	89ba      	ldrh	r2, [r7, #12]
 8001520:	4b1d      	ldr	r3, [pc, #116]	@ (8001598 <motor+0x1c8>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        osDelay(1);
 8001526:	2001      	movs	r0, #1
 8001528:	f004 fb92 	bl	8005c50 <osDelay>
      while (1) {
 800152c:	e7a9      	b.n	8001482 <motor+0xb2>
        if (left >= target_ticks) break;
 800152e:	bf00      	nop
 8001530:	e000      	b.n	8001534 <motor+0x164>
        if ((uint32_t)(HAL_GetTick() - t0) > 7000U) break; // safety timeout ~7s
 8001532:	bf00      	nop
      }

      // stop motors
      motor_stop();
 8001534:	f000 f96e 	bl	8001814 <motor_stop>
      osDelay(200);
 8001538:	20c8      	movs	r0, #200	@ 0xc8
 800153a:	f004 fb89 	bl	8005c50 <osDelay>

      // 2) Turn right using servo steering: steer right and drive forward briefly
      Servo_WriteAngle(&global_steer, +95.0f); // full right
 800153e:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 800159c <motor+0x1cc>
 8001542:	4811      	ldr	r0, [pc, #68]	@ (8001588 <motor+0x1b8>)
 8001544:	f000 fca6 	bl	8001e94 <Servo_WriteAngle>
      motor_set_speeds(20, 25);
 8001548:	2119      	movs	r1, #25
 800154a:	2014      	movs	r0, #20
 800154c:	f000 f892 	bl	8001674 <motor_set_speeds>
      osDelay(1000); // drive for 1s while steering right
 8001550:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001554:	f004 fb7c 	bl	8005c50 <osDelay>
      motor_stop();
 8001558:	f000 f95c 	bl	8001814 <motor_stop>
      Servo_Center(&global_steer);
 800155c:	480a      	ldr	r0, [pc, #40]	@ (8001588 <motor+0x1b8>)
 800155e:	f7ff faf9 	bl	8000b54 <Servo_Center>

      // Debounce: wait for button release before accepting next run
      while (user_is_pressed()) { osDelay(20); }
 8001562:	e002      	b.n	800156a <motor+0x19a>
 8001564:	2014      	movs	r0, #20
 8001566:	f004 fb73 	bl	8005c50 <osDelay>
 800156a:	f000 ff43 	bl	80023f4 <user_is_pressed>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d1f7      	bne.n	8001564 <motor+0x194>
    }
    prev = now;
 8001574:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001578:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    osDelay(20);
 800157c:	2014      	movs	r0, #20
 800157e:	f004 fb67 	bl	8005c50 <osDelay>
  for(;;) {
 8001582:	e753      	b.n	800142c <motor+0x5c>
 8001584:	20000270 	.word	0x20000270
 8001588:	20000318 	.word	0x20000318
 800158c:	43160000 	.word	0x43160000
 8001590:	427ea5de 	.word	0x427ea5de
 8001594:	200001e0 	.word	0x200001e0
 8001598:	200002b8 	.word	0x200002b8
 800159c:	42be0000 	.word	0x42be0000

080015a0 <encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder_task */
void encoder_task(void *argument)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b088      	sub	sp, #32
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder_task */
  // char buffer[32];  // Unused variable removed
  for(;;)
  {
    int32_t tL=0,tR=0,mL=0,mR=0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	61fb      	str	r3, [r7, #28]
 80015ac:	2300      	movs	r3, #0
 80015ae:	61bb      	str	r3, [r7, #24]
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	2300      	movs	r3, #0
 80015b6:	613b      	str	r3, [r7, #16]
    control_get_target_and_measured(&tL, &tR, &mL, &mR);
 80015b8:	f107 0310 	add.w	r3, r7, #16
 80015bc:	f107 0214 	add.w	r2, r7, #20
 80015c0:	f107 0118 	add.w	r1, r7, #24
 80015c4:	f107 001c 	add.w	r0, r7, #28
 80015c8:	f7ff f936 	bl	8000838 <control_get_target_and_measured>
    int8_t oL=0,oR=0;
 80015cc:	2300      	movs	r3, #0
 80015ce:	73fb      	strb	r3, [r7, #15]
 80015d0:	2300      	movs	r3, #0
 80015d2:	73bb      	strb	r3, [r7, #14]
    control_get_outputs(&oL, &oR);
 80015d4:	f107 020e 	add.w	r2, r7, #14
 80015d8:	f107 030f 	add.w	r3, r7, #15
 80015dc:	4611      	mov	r1, r2
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff f95c 	bl	800089c <control_get_outputs>
  {
 80015e4:	bf00      	nop
 80015e6:	e7df      	b.n	80015a8 <encoder_task+0x8>

080015e8 <controlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_controlTask */
void controlTask(void *argument)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN controlTask */
  // Not used for this test scenario
  for(;;) { osDelay(50); }
 80015f0:	2032      	movs	r0, #50	@ 0x32
 80015f2:	f004 fb2d 	bl	8005c50 <osDelay>
 80015f6:	e7fb      	b.n	80015f0 <controlTask+0x8>

080015f8 <servoTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servoTask */
void servoTask(void *argument)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servoTask */
  // Unused. Servo is controlled from MotorTask for this simple scenario.
  for(;;) { osDelay(1000); }
 8001600:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001604:	f004 fb24 	bl	8005c50 <osDelay>
 8001608:	e7fa      	b.n	8001600 <servoTask+0x8>

0800160a <userButtonTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_userButtonTask */
void userButtonTask(void *argument)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN userButtonTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001612:	2001      	movs	r0, #1
 8001614:	f004 fb1c 	bl	8005c50 <osDelay>
 8001618:	e7fb      	b.n	8001612 <userButtonTask+0x8>

0800161a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800161e:	b672      	cpsid	i
}
 8001620:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001622:	bf00      	nop
 8001624:	e7fd      	b.n	8001622 <Error_Handler+0x8>
	...

08001628 <motor_init>:
extern TIM_HandleTypeDef htim9; // Motor B (Right) PWM on PE5, PE6

// --- Constants ---
#define MIN_MOTOR_SPEED_PERCENT 54.0f

void motor_init(void) {
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // Motor A IN1 (PB9)
 800162c:	210c      	movs	r1, #12
 800162e:	480d      	ldr	r0, [pc, #52]	@ (8001664 <motor_init+0x3c>)
 8001630:	f003 f968 	bl	8004904 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // Motor A IN2 (PB8)
 8001634:	2108      	movs	r1, #8
 8001636:	480b      	ldr	r0, [pc, #44]	@ (8001664 <motor_init+0x3c>)
 8001638:	f003 f964 	bl	8004904 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // Motor B IN1 (PE5)
 800163c:	2100      	movs	r1, #0
 800163e:	480a      	ldr	r0, [pc, #40]	@ (8001668 <motor_init+0x40>)
 8001640:	f003 f960 	bl	8004904 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // Motor B IN2 (PE6)
 8001644:	2104      	movs	r1, #4
 8001646:	4808      	ldr	r0, [pc, #32]	@ (8001668 <motor_init+0x40>)
 8001648:	f003 f95c 	bl	8004904 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Motor A (Left)
 800164c:	213c      	movs	r1, #60	@ 0x3c
 800164e:	4807      	ldr	r0, [pc, #28]	@ (800166c <motor_init+0x44>)
 8001650:	f003 fac6 	bl	8004be0 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Motor B (Right)
 8001654:	213c      	movs	r1, #60	@ 0x3c
 8001656:	4806      	ldr	r0, [pc, #24]	@ (8001670 <motor_init+0x48>)
 8001658:	f003 fac2 	bl	8004be0 <HAL_TIM_Encoder_Start>

    motor_stop();
 800165c:	f000 f8da 	bl	8001814 <motor_stop>
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	200001e0 	.word	0x200001e0
 8001668:	200002b8 	.word	0x200002b8
 800166c:	20000150 	.word	0x20000150
 8001670:	20000198 	.word	0x20000198

08001674 <motor_set_speeds>:

void motor_set_speeds(int8_t left_speed_percent, int8_t right_speed_percent) {
 8001674:	b480      	push	{r7}
 8001676:	b089      	sub	sp, #36	@ 0x24
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	460a      	mov	r2, r1
 800167e:	71fb      	strb	r3, [r7, #7]
 8001680:	4613      	mov	r3, r2
 8001682:	71bb      	strb	r3, [r7, #6]
    if (left_speed_percent > 100)  left_speed_percent  = 100;
 8001684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001688:	2b64      	cmp	r3, #100	@ 0x64
 800168a:	dd01      	ble.n	8001690 <motor_set_speeds+0x1c>
 800168c:	2364      	movs	r3, #100	@ 0x64
 800168e:	71fb      	strb	r3, [r7, #7]
    if (left_speed_percent < -100) left_speed_percent  = -100;
 8001690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001694:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001698:	da01      	bge.n	800169e <motor_set_speeds+0x2a>
 800169a:	239c      	movs	r3, #156	@ 0x9c
 800169c:	71fb      	strb	r3, [r7, #7]
    if (right_speed_percent > 100) right_speed_percent = 100;
 800169e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80016a2:	2b64      	cmp	r3, #100	@ 0x64
 80016a4:	dd01      	ble.n	80016aa <motor_set_speeds+0x36>
 80016a6:	2364      	movs	r3, #100	@ 0x64
 80016a8:	71bb      	strb	r3, [r7, #6]
    if (right_speed_percent < -100)right_speed_percent = -100;
 80016aa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80016ae:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80016b2:	da01      	bge.n	80016b8 <motor_set_speeds+0x44>
 80016b4:	239c      	movs	r3, #156	@ 0x9c
 80016b6:	71bb      	strb	r3, [r7, #6]

    // Use each timers own ARR
    const uint32_t arrL = __HAL_TIM_GET_AUTORELOAD(&htim4); // TIM4 (Left)
 80016b8:	4b51      	ldr	r3, [pc, #324]	@ (8001800 <motor_set_speeds+0x18c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016be:	61fb      	str	r3, [r7, #28]
    const uint32_t arrR = __HAL_TIM_GET_AUTORELOAD(&htim9); // TIM9 (Right)
 80016c0:	4b50      	ldr	r3, [pc, #320]	@ (8001804 <motor_set_speeds+0x190>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c6:	61bb      	str	r3, [r7, #24]

        // --- Left Motor (TIM4) ---
        if (left_speed_percent == 0) {
 80016c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d108      	bne.n	80016e2 <motor_set_speeds+0x6e>
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80016d0:	4b4b      	ldr	r3, [pc, #300]	@ (8001800 <motor_set_speeds+0x18c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2200      	movs	r2, #0
 80016d6:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80016d8:	4b49      	ldr	r3, [pc, #292]	@ (8001800 <motor_set_speeds+0x18c>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2200      	movs	r2, #0
 80016de:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016e0:	e03d      	b.n	800175e <motor_set_speeds+0xea>
        } else {
            float scaled_speedL = MIN_MOTOR_SPEED_PERCENT
                                + (fabsf((float)left_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	ee07 3a90 	vmov	s15, r3
 80016ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ee:	eeb0 7ae7 	vabs.f32	s14, s15
 80016f2:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8001808 <motor_set_speeds+0x194>
 80016f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016fa:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800180c <motor_set_speeds+0x198>
 80016fe:	ee67 7a87 	vmul.f32	s15, s15, s14
            float scaled_speedL = MIN_MOTOR_SPEED_PERCENT
 8001702:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001810 <motor_set_speeds+0x19c>
 8001706:	ee77 7a87 	vadd.f32	s15, s15, s14
 800170a:	edc7 7a05 	vstr	s15, [r7, #20]
            uint32_t pulseL = (uint32_t)(scaled_speedL * (arrL + 1) / 100.0f);
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	3301      	adds	r3, #1
 8001712:	ee07 3a90 	vmov	s15, r3
 8001716:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800171a:	edd7 7a05 	vldr	s15, [r7, #20]
 800171e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001722:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8001808 <motor_set_speeds+0x194>
 8001726:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800172a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800172e:	ee17 3a90 	vmov	r3, s15
 8001732:	613b      	str	r3, [r7, #16]
    
            if (left_speed_percent > 0) {           // Forward
 8001734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001738:	2b00      	cmp	r3, #0
 800173a:	dd08      	ble.n	800174e <motor_set_speeds+0xda>
                __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulseL); // IN1 = PWM
 800173c:	4b30      	ldr	r3, [pc, #192]	@ (8001800 <motor_set_speeds+0x18c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	641a      	str	r2, [r3, #64]	@ 0x40
                __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);      // IN2 = 0
 8001744:	4b2e      	ldr	r3, [pc, #184]	@ (8001800 <motor_set_speeds+0x18c>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2200      	movs	r2, #0
 800174a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800174c:	e007      	b.n	800175e <motor_set_speeds+0xea>
            } else {                                  // Reverse
                __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);      // IN1 = 0
 800174e:	4b2c      	ldr	r3, [pc, #176]	@ (8001800 <motor_set_speeds+0x18c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2200      	movs	r2, #0
 8001754:	641a      	str	r2, [r3, #64]	@ 0x40
                __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulseL); // IN2 = PWM
 8001756:	4b2a      	ldr	r3, [pc, #168]	@ (8001800 <motor_set_speeds+0x18c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	63da      	str	r2, [r3, #60]	@ 0x3c
            }
        }
    
        // --- Right Motor (TIM9) ---
        if (right_speed_percent == 0) {
 800175e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d108      	bne.n	8001778 <motor_set_speeds+0x104>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8001766:	4b27      	ldr	r3, [pc, #156]	@ (8001804 <motor_set_speeds+0x190>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	2200      	movs	r2, #0
 800176c:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 800176e:	4b25      	ldr	r3, [pc, #148]	@ (8001804 <motor_set_speeds+0x190>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2200      	movs	r2, #0
 8001774:	639a      	str	r2, [r3, #56]	@ 0x38
            } else {                                   // Reverse
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
            }
        }
    }
 8001776:	e03d      	b.n	80017f4 <motor_set_speeds+0x180>
                                + (fabsf((float)right_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8001778:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800177c:	ee07 3a90 	vmov	s15, r3
 8001780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001784:	eeb0 7ae7 	vabs.f32	s14, s15
 8001788:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001808 <motor_set_speeds+0x194>
 800178c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001790:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800180c <motor_set_speeds+0x198>
 8001794:	ee67 7a87 	vmul.f32	s15, s15, s14
            float scaled_speedR = MIN_MOTOR_SPEED_PERCENT
 8001798:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001810 <motor_set_speeds+0x19c>
 800179c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017a0:	edc7 7a03 	vstr	s15, [r7, #12]
            uint32_t pulseR = (uint32_t)(scaled_speedR * (arrR + 1) / 100.0f);
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	3301      	adds	r3, #1
 80017a8:	ee07 3a90 	vmov	s15, r3
 80017ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80017b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017b8:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001808 <motor_set_speeds+0x194>
 80017bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017c4:	ee17 3a90 	vmov	r3, s15
 80017c8:	60bb      	str	r3, [r7, #8]
            if (right_speed_percent > 0) {            // Forward
 80017ca:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	dd08      	ble.n	80017e4 <motor_set_speeds+0x170>
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);      // IN1 = 0
 80017d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001804 <motor_set_speeds+0x190>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2200      	movs	r2, #0
 80017d8:	635a      	str	r2, [r3, #52]	@ 0x34
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, pulseR); // IN2 = PWM
 80017da:	4b0a      	ldr	r3, [pc, #40]	@ (8001804 <motor_set_speeds+0x190>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	68ba      	ldr	r2, [r7, #8]
 80017e0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
 80017e2:	e007      	b.n	80017f4 <motor_set_speeds+0x180>
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulseR); // IN1 = PWM
 80017e4:	4b07      	ldr	r3, [pc, #28]	@ (8001804 <motor_set_speeds+0x190>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68ba      	ldr	r2, [r7, #8]
 80017ea:	635a      	str	r2, [r3, #52]	@ 0x34
                __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // IN2 = 0
 80017ec:	4b05      	ldr	r3, [pc, #20]	@ (8001804 <motor_set_speeds+0x190>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2200      	movs	r2, #0
 80017f2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
 80017f4:	bf00      	nop
 80017f6:	3724      	adds	r7, #36	@ 0x24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	200001e0 	.word	0x200001e0
 8001804:	200002b8 	.word	0x200002b8
 8001808:	42c80000 	.word	0x42c80000
 800180c:	42380000 	.word	0x42380000
 8001810:	42580000 	.word	0x42580000

08001814 <motor_stop>:


void motor_stop(void) {
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8001818:	4b0a      	ldr	r3, [pc, #40]	@ (8001844 <motor_stop+0x30>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2200      	movs	r2, #0
 800181e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8001820:	4b08      	ldr	r3, [pc, #32]	@ (8001844 <motor_stop+0x30>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2200      	movs	r2, #0
 8001826:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8001828:	4b07      	ldr	r3, [pc, #28]	@ (8001848 <motor_stop+0x34>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2200      	movs	r2, #0
 800182e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8001830:	4b05      	ldr	r3, [pc, #20]	@ (8001848 <motor_stop+0x34>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2200      	movs	r2, #0
 8001836:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	200001e0 	.word	0x200001e0
 8001848:	200002b8 	.word	0x200002b8

0800184c <motor_get_left_encoder_counts>:

int32_t motor_get_left_encoder_counts(void) {
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
    return (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 8001850:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <motor_get_left_encoder_counts+0x18>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001856:	b21b      	sxth	r3, r3
}
 8001858:	4618      	mov	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	20000150 	.word	0x20000150

08001868 <motor_get_right_encoder_counts>:

// Right motor is reversed, so return the negative.
int32_t motor_get_right_encoder_counts(void) {
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
	return -((int16_t)__HAL_TIM_GET_COUNTER(&htim3));
 800186c:	4b04      	ldr	r3, [pc, #16]	@ (8001880 <motor_get_right_encoder_counts+0x18>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001872:	b21b      	sxth	r3, r3
 8001874:	425b      	negs	r3, r3
}
 8001876:	4618      	mov	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	20000198 	.word	0x20000198

08001884 <motor_reset_encoders>:

void motor_reset_encoders(void) {
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001888:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <motor_reset_encoders+0x20>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2200      	movs	r2, #0
 800188e:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8001890:	4b05      	ldr	r3, [pc, #20]	@ (80018a8 <motor_reset_encoders+0x24>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2200      	movs	r2, #0
 8001896:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	20000150 	.word	0x20000150
 80018a8:	20000198 	.word	0x20000198

080018ac <OLED_Refresh_Gram>:

#include "../Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80018b2:	2300      	movs	r3, #0
 80018b4:	71fb      	strb	r3, [r7, #7]
 80018b6:	e026      	b.n	8001906 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 80018b8:	79fb      	ldrb	r3, [r7, #7]
 80018ba:	3b50      	subs	r3, #80	@ 0x50
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2100      	movs	r1, #0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f000 f82b 	bl	800191c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 80018c6:	2100      	movs	r1, #0
 80018c8:	2000      	movs	r0, #0
 80018ca:	f000 f827 	bl	800191c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 80018ce:	2100      	movs	r1, #0
 80018d0:	2010      	movs	r0, #16
 80018d2:	f000 f823 	bl	800191c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 80018d6:	2300      	movs	r3, #0
 80018d8:	71bb      	strb	r3, [r7, #6]
 80018da:	e00d      	b.n	80018f8 <OLED_Refresh_Gram+0x4c>
 80018dc:	79ba      	ldrb	r2, [r7, #6]
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	490d      	ldr	r1, [pc, #52]	@ (8001918 <OLED_Refresh_Gram+0x6c>)
 80018e2:	00d2      	lsls	r2, r2, #3
 80018e4:	440a      	add	r2, r1
 80018e6:	4413      	add	r3, r2
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2101      	movs	r1, #1
 80018ec:	4618      	mov	r0, r3
 80018ee:	f000 f815 	bl	800191c <OLED_WR_Byte>
 80018f2:	79bb      	ldrb	r3, [r7, #6]
 80018f4:	3301      	adds	r3, #1
 80018f6:	71bb      	strb	r3, [r7, #6]
 80018f8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	daed      	bge.n	80018dc <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	3301      	adds	r3, #1
 8001904:	71fb      	strb	r3, [r7, #7]
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	2b07      	cmp	r3, #7
 800190a:	d9d5      	bls.n	80018b8 <OLED_Refresh_Gram+0xc>
	}   
}
 800190c:	bf00      	nop
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000330 	.word	0x20000330

0800191c <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	460a      	mov	r2, r1
 8001926:	71fb      	strb	r3, [r7, #7]
 8001928:	4613      	mov	r3, r2
 800192a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 800192c:	79bb      	ldrb	r3, [r7, #6]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d006      	beq.n	8001940 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8001932:	2201      	movs	r2, #1
 8001934:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001938:	481e      	ldr	r0, [pc, #120]	@ (80019b4 <OLED_WR_Byte+0x98>)
 800193a:	f001 f8f1 	bl	8002b20 <HAL_GPIO_WritePin>
 800193e:	e005      	b.n	800194c <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8001940:	2200      	movs	r2, #0
 8001942:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001946:	481b      	ldr	r0, [pc, #108]	@ (80019b4 <OLED_WR_Byte+0x98>)
 8001948:	f001 f8ea 	bl	8002b20 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 800194c:	2300      	movs	r3, #0
 800194e:	73fb      	strb	r3, [r7, #15]
 8001950:	e022      	b.n	8001998 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8001952:	2200      	movs	r2, #0
 8001954:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001958:	4816      	ldr	r0, [pc, #88]	@ (80019b4 <OLED_WR_Byte+0x98>)
 800195a:	f001 f8e1 	bl	8002b20 <HAL_GPIO_WritePin>
		if(dat&0x80)
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	2b00      	cmp	r3, #0
 8001964:	da06      	bge.n	8001974 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8001966:	2201      	movs	r2, #1
 8001968:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800196c:	4811      	ldr	r0, [pc, #68]	@ (80019b4 <OLED_WR_Byte+0x98>)
 800196e:	f001 f8d7 	bl	8002b20 <HAL_GPIO_WritePin>
 8001972:	e005      	b.n	8001980 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8001974:	2200      	movs	r2, #0
 8001976:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800197a:	480e      	ldr	r0, [pc, #56]	@ (80019b4 <OLED_WR_Byte+0x98>)
 800197c:	f001 f8d0 	bl	8002b20 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8001980:	2201      	movs	r2, #1
 8001982:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001986:	480b      	ldr	r0, [pc, #44]	@ (80019b4 <OLED_WR_Byte+0x98>)
 8001988:	f001 f8ca 	bl	8002b20 <HAL_GPIO_WritePin>
		dat<<=1;   
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8001992:	7bfb      	ldrb	r3, [r7, #15]
 8001994:	3301      	adds	r3, #1
 8001996:	73fb      	strb	r3, [r7, #15]
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	2b07      	cmp	r3, #7
 800199c:	d9d9      	bls.n	8001952 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800199e:	2201      	movs	r2, #1
 80019a0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019a4:	4803      	ldr	r0, [pc, #12]	@ (80019b4 <OLED_WR_Byte+0x98>)
 80019a6:	f001 f8bb 	bl	8002b20 <HAL_GPIO_WritePin>
} 
 80019aa:	bf00      	nop
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40020c00 	.word	0x40020c00

080019b8 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 80019be:	2300      	movs	r3, #0
 80019c0:	71fb      	strb	r3, [r7, #7]
 80019c2:	e014      	b.n	80019ee <OLED_Clear+0x36>
 80019c4:	2300      	movs	r3, #0
 80019c6:	71bb      	strb	r3, [r7, #6]
 80019c8:	e00a      	b.n	80019e0 <OLED_Clear+0x28>
 80019ca:	79ba      	ldrb	r2, [r7, #6]
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	490c      	ldr	r1, [pc, #48]	@ (8001a00 <OLED_Clear+0x48>)
 80019d0:	00d2      	lsls	r2, r2, #3
 80019d2:	440a      	add	r2, r1
 80019d4:	4413      	add	r3, r2
 80019d6:	2200      	movs	r2, #0
 80019d8:	701a      	strb	r2, [r3, #0]
 80019da:	79bb      	ldrb	r3, [r7, #6]
 80019dc:	3301      	adds	r3, #1
 80019de:	71bb      	strb	r3, [r7, #6]
 80019e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	daf0      	bge.n	80019ca <OLED_Clear+0x12>
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	3301      	adds	r3, #1
 80019ec:	71fb      	strb	r3, [r7, #7]
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	2b07      	cmp	r3, #7
 80019f2:	d9e7      	bls.n	80019c4 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 80019f4:	f7ff ff5a 	bl	80018ac <OLED_Refresh_Gram>
}
 80019f8:	bf00      	nop
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	20000330 	.word	0x20000330

08001a04 <OLED_Init>:
        p++;
    }  
}	 

void OLED_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8001a08:	f002 f9f6 	bl	8003df8 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8001a0c:	4b42      	ldr	r3, [pc, #264]	@ (8001b18 <OLED_Init+0x114>)
 8001a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a10:	4a41      	ldr	r2, [pc, #260]	@ (8001b18 <OLED_Init+0x114>)
 8001a12:	f023 0301 	bic.w	r3, r3, #1
 8001a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a18:	4b3f      	ldr	r3, [pc, #252]	@ (8001b18 <OLED_Init+0x114>)
 8001a1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a1c:	4a3e      	ldr	r2, [pc, #248]	@ (8001b18 <OLED_Init+0x114>)
 8001a1e:	f023 0304 	bic.w	r3, r3, #4
 8001a22:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8001a24:	f002 f9fc 	bl	8003e20 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a2e:	483b      	ldr	r0, [pc, #236]	@ (8001b1c <OLED_Init+0x118>)
 8001a30:	f001 f876 	bl	8002b20 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001a34:	2064      	movs	r0, #100	@ 0x64
 8001a36:	f000 fd89 	bl	800254c <HAL_Delay>
	OLED_RST_Set();
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a40:	4836      	ldr	r0, [pc, #216]	@ (8001b1c <OLED_Init+0x118>)
 8001a42:	f001 f86d 	bl	8002b20 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8001a46:	2100      	movs	r1, #0
 8001a48:	20ae      	movs	r0, #174	@ 0xae
 8001a4a:	f7ff ff67 	bl	800191c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8001a4e:	2100      	movs	r1, #0
 8001a50:	20d5      	movs	r0, #213	@ 0xd5
 8001a52:	f7ff ff63 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8001a56:	2100      	movs	r1, #0
 8001a58:	2050      	movs	r0, #80	@ 0x50
 8001a5a:	f7ff ff5f 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8001a5e:	2100      	movs	r1, #0
 8001a60:	20a8      	movs	r0, #168	@ 0xa8
 8001a62:	f7ff ff5b 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8001a66:	2100      	movs	r1, #0
 8001a68:	203f      	movs	r0, #63	@ 0x3f
 8001a6a:	f7ff ff57 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8001a6e:	2100      	movs	r1, #0
 8001a70:	20d3      	movs	r0, #211	@ 0xd3
 8001a72:	f7ff ff53 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8001a76:	2100      	movs	r1, #0
 8001a78:	2000      	movs	r0, #0
 8001a7a:	f7ff ff4f 	bl	800191c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8001a7e:	2100      	movs	r1, #0
 8001a80:	2040      	movs	r0, #64	@ 0x40
 8001a82:	f7ff ff4b 	bl	800191c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8001a86:	2100      	movs	r1, #0
 8001a88:	208d      	movs	r0, #141	@ 0x8d
 8001a8a:	f7ff ff47 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8001a8e:	2100      	movs	r1, #0
 8001a90:	2014      	movs	r0, #20
 8001a92:	f7ff ff43 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8001a96:	2100      	movs	r1, #0
 8001a98:	2020      	movs	r0, #32
 8001a9a:	f7ff ff3f 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	2002      	movs	r0, #2
 8001aa2:	f7ff ff3b 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	20a1      	movs	r0, #161	@ 0xa1
 8001aaa:	f7ff ff37 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8001aae:	2100      	movs	r1, #0
 8001ab0:	20c0      	movs	r0, #192	@ 0xc0
 8001ab2:	f7ff ff33 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	20da      	movs	r0, #218	@ 0xda
 8001aba:	f7ff ff2f 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8001abe:	2100      	movs	r1, #0
 8001ac0:	2012      	movs	r0, #18
 8001ac2:	f7ff ff2b 	bl	800191c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2081      	movs	r0, #129	@ 0x81
 8001aca:	f7ff ff27 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8001ace:	2100      	movs	r1, #0
 8001ad0:	20ef      	movs	r0, #239	@ 0xef
 8001ad2:	f7ff ff23 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	20d9      	movs	r0, #217	@ 0xd9
 8001ada:	f7ff ff1f 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8001ade:	2100      	movs	r1, #0
 8001ae0:	20f1      	movs	r0, #241	@ 0xf1
 8001ae2:	f7ff ff1b 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	20db      	movs	r0, #219	@ 0xdb
 8001aea:	f7ff ff17 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8001aee:	2100      	movs	r1, #0
 8001af0:	2030      	movs	r0, #48	@ 0x30
 8001af2:	f7ff ff13 	bl	800191c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8001af6:	2100      	movs	r1, #0
 8001af8:	20a4      	movs	r0, #164	@ 0xa4
 8001afa:	f7ff ff0f 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8001afe:	2100      	movs	r1, #0
 8001b00:	20a6      	movs	r0, #166	@ 0xa6
 8001b02:	f7ff ff0b 	bl	800191c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8001b06:	2100      	movs	r1, #0
 8001b08:	20af      	movs	r0, #175	@ 0xaf
 8001b0a:	f7ff ff07 	bl	800191c <OLED_WR_Byte>
	OLED_Clear(); 
 8001b0e:	f7ff ff53 	bl	80019b8 <OLED_Clear>
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40023800 	.word	0x40023800
 8001b1c:	40020c00 	.word	0x40020c00

08001b20 <PID_init_with_dt>:
                      const fp32 PID[3],
                      fp32 max_out,
                      fp32 max_iout,
                      fp32 max_dout,
                      fp32 dT)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b087      	sub	sp, #28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6178      	str	r0, [r7, #20]
 8001b28:	6139      	str	r1, [r7, #16]
 8001b2a:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b2e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001b32:	ed87 1a01 	vstr	s2, [r7, #4]
 8001b36:	edc7 1a00 	vstr	s3, [r7]
    if (!pid || !PID) return;
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d04d      	beq.n	8001bdc <PID_init_with_dt+0xbc>
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d04a      	beq.n	8001bdc <PID_init_with_dt+0xbc>

    pid->Kp = PID[0];
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	601a      	str	r2, [r3, #0]
    pid->Ki = PID[1];
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	3304      	adds	r3, #4
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	605a      	str	r2, [r3, #4]
    pid->Kd = PID[2];
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	3308      	adds	r3, #8
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	609a      	str	r2, [r3, #8]

    pid->max_out = max_out;
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	68fa      	ldr	r2, [r7, #12]
 8001b66:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->max_iout = max_iout;
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->max_dout = max_dout;
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	62da      	str	r2, [r3, #44]	@ 0x2c
    pid->dT = dT;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	f04f 0200 	mov.w	r2, #0
 8001b80:	649a      	str	r2, [r3, #72]	@ 0x48
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	645a      	str	r2, [r3, #68]	@ 0x44
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	615a      	str	r2, [r3, #20]
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	695a      	ldr	r2, [r3, #20]
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	621a      	str	r2, [r3, #32]
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	6a1a      	ldr	r2, [r3, #32]
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	61da      	str	r2, [r3, #28]
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	69da      	ldr	r2, [r3, #28]
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	619a      	str	r2, [r3, #24]
    pid->set = pid->fdb = 0.0f;
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	611a      	str	r2, [r3, #16]
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	691a      	ldr	r2, [r3, #16]
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	e000      	b.n	8001bde <PID_init_with_dt+0xbe>
    if (!pid || !PID) return;
 8001bdc:	bf00      	nop
}
 8001bde:	371c      	adds	r7, #28
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <PID_SPEED_1>:
    pid->fdb = pid->set = 0.0f;
}

void PID_SPEED_1(pid_type_def *pid, float angleNow, float *correction, int8_t dir,
    uint16_t *newDutyL, uint16_t *newDutyR)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b089      	sub	sp, #36	@ 0x24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6178      	str	r0, [r7, #20]
 8001bf0:	ed87 0a04 	vstr	s0, [r7, #16]
 8001bf4:	60f9      	str	r1, [r7, #12]
 8001bf6:	607b      	str	r3, [r7, #4]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	72fb      	strb	r3, [r7, #11]
// Turn/trim mode: target angle = 0 (straight), lower base, more authority
float error = 0.0f - angleNow;
 8001bfc:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001ca8 <PID_SPEED_1+0xc0>
 8001c00:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c08:	edc7 7a07 	vstr	s15, [r7, #28]
*correction = pid->Kp * error;
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	ed93 7a00 	vldr	s14, [r3]
 8001c12:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	edc3 7a00 	vstr	s15, [r3]

// Lower base (~37% of 799  300)
*newDutyL = 490 + (int16_t)(*correction * dir);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	ed93 7a00 	vldr	s14, [r3]
 8001c26:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001c2a:	ee07 3a90 	vmov	s15, r3
 8001c2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c3a:	ee17 3a90 	vmov	r3, s15
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	f503 73f5 	add.w	r3, r3, #490	@ 0x1ea
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	801a      	strh	r2, [r3, #0]
*newDutyR = 490 - (int16_t)(*correction * dir);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	ed93 7a00 	vldr	s14, [r3]
 8001c52:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001c56:	ee07 3a90 	vmov	s15, r3
 8001c5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c66:	ee17 3a90 	vmov	r3, s15
 8001c6a:	b21b      	sxth	r3, r3
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	f5c3 73f5 	rsb	r3, r3, #490	@ 0x1ea
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c76:	801a      	strh	r2, [r3, #0]

// Clamp to valid PWM range [0..799]
if (*newDutyL > 799) *newDutyL = 799;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	881b      	ldrh	r3, [r3, #0]
 8001c7c:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001c80:	d303      	bcc.n	8001c8a <PID_SPEED_1+0xa2>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f240 321f 	movw	r2, #799	@ 0x31f
 8001c88:	801a      	strh	r2, [r3, #0]
if ((int)*newDutyL < 0) *newDutyL = 0;
if (*newDutyR > 799) *newDutyR = 799;
 8001c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c8c:	881b      	ldrh	r3, [r3, #0]
 8001c8e:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001c92:	d303      	bcc.n	8001c9c <PID_SPEED_1+0xb4>
 8001c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c96:	f240 321f 	movw	r2, #799	@ 0x31f
 8001c9a:	801a      	strh	r2, [r3, #0]
if ((int)*newDutyR < 0) *newDutyR = 0;
}
 8001c9c:	bf00      	nop
 8001c9e:	3724      	adds	r7, #36	@ 0x24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr
 8001ca8:	00000000 	.word	0x00000000

08001cac <Servo_Center>:
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	8a5b      	ldrh	r3, [r3, #18]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f89f 	bl	8001dfe <Servo_WriteUS>
 8001cc0:	bf00      	nop
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <Servo_US2CCR>:
    if (ccr_counts > s->arr) ccr_counts = s->arr;
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr_counts);
}

/** Convert s  CCR counts */
static inline uint32_t Servo_US2CCR(const Servo *s, uint16_t us) {
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	807b      	strh	r3, [r7, #2]
    float c = us / s->tick_us;
 8001cd4:	887b      	ldrh	r3, [r7, #2]
 8001cd6:	ee07 3a90 	vmov	s15, r3
 8001cda:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ce4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ce8:	edc7 7a03 	vstr	s15, [r7, #12]
    if (c < 0) c = 0;
 8001cec:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cf0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf8:	d502      	bpl.n	8001d00 <Servo_US2CCR+0x38>
 8001cfa:	f04f 0300 	mov.w	r3, #0
 8001cfe:	60fb      	str	r3, [r7, #12]
    if (c > (float)s->arr) c = (float)s->arr;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	ee07 3a90 	vmov	s15, r3
 8001d08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d0c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d18:	dd07      	ble.n	8001d2a <Servo_US2CCR+0x62>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	ee07 3a90 	vmov	s15, r3
 8001d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d26:	edc7 7a03 	vstr	s15, [r7, #12]
    return (uint32_t)(c + 0.5f);
 8001d2a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d2e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001d32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d3a:	ee17 3a90 	vmov	r3, s15
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <_get_arr>:
#include "servo.h"

static inline uint32_t _get_arr(TIM_HandleTypeDef *htim) {
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
    return __HAL_TIM_GET_AUTORELOAD(htim);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <Servo_Attach>:
                  TIM_HandleTypeDef *htim,
                  uint32_t channel,
                  float tick_us,
                  uint16_t min_us,
                  uint16_t center_us,
                  uint16_t max_us) {
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6178      	str	r0, [r7, #20]
 8001d6c:	6139      	str	r1, [r7, #16]
 8001d6e:	60fa      	str	r2, [r7, #12]
 8001d70:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d74:	80fb      	strh	r3, [r7, #6]
    if (!s) return;
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d018      	beq.n	8001dae <Servo_Attach+0x4a>
    s->htim       = htim;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	601a      	str	r2, [r3, #0]
    s->channel    = channel;
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	605a      	str	r2, [r3, #4]
    s->tick_us    = tick_us;
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	609a      	str	r2, [r3, #8]
    s->arr        = _get_arr(htim);
 8001d8e:	6938      	ldr	r0, [r7, #16]
 8001d90:	f7ff ffdb 	bl	8001d4a <_get_arr>
 8001d94:	4602      	mov	r2, r0
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	60da      	str	r2, [r3, #12]
    s->min_us     = min_us;
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	88fa      	ldrh	r2, [r7, #6]
 8001d9e:	821a      	strh	r2, [r3, #16]
    s->center_us  = center_us;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	8c3a      	ldrh	r2, [r7, #32]
 8001da4:	825a      	strh	r2, [r3, #18]
    s->max_us     = max_us;
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001daa:	829a      	strh	r2, [r3, #20]
 8001dac:	e000      	b.n	8001db0 <Servo_Attach+0x4c>
    if (!s) return;
 8001dae:	bf00      	nop
}
 8001db0:	3718      	adds	r7, #24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <Servo_Start>:

HAL_StatusTypeDef Servo_Start(Servo *s) {
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b084      	sub	sp, #16
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
    if (!s || !s->htim) return HAL_ERROR;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d003      	beq.n	8001dcc <Servo_Start+0x16>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d101      	bne.n	8001dd0 <Servo_Start+0x1a>
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e012      	b.n	8001df6 <Servo_Start+0x40>
    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(s->htim, s->channel);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4610      	mov	r0, r2
 8001ddc:	f002 fd92 	bl	8004904 <HAL_TIM_PWM_Start>
 8001de0:	4603      	mov	r3, r0
 8001de2:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8001de4:	7bfb      	ldrb	r3, [r7, #15]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <Servo_Start+0x38>
 8001dea:	7bfb      	ldrb	r3, [r7, #15]
 8001dec:	e003      	b.n	8001df6 <Servo_Start+0x40>
    Servo_Center(s); // snap to center on start
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f7ff ff5c 	bl	8001cac <Servo_Center>
    return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <Servo_WriteUS>:
HAL_StatusTypeDef Servo_Stop(Servo *s) {
    if (!s || !s->htim) return HAL_ERROR;
    return HAL_TIM_PWM_Stop(s->htim, s->channel);
}

void Servo_WriteUS(Servo *s, uint16_t pulse_us) {
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b084      	sub	sp, #16
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
 8001e06:	460b      	mov	r3, r1
 8001e08:	807b      	strh	r3, [r7, #2]
    if (!s || !s->htim) return;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d03d      	beq.n	8001e8c <Servo_WriteUS+0x8e>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d039      	beq.n	8001e8c <Servo_WriteUS+0x8e>
    // clamp to limits
    if (pulse_us < s->min_us) pulse_us = s->min_us;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	8a1b      	ldrh	r3, [r3, #16]
 8001e1c:	887a      	ldrh	r2, [r7, #2]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d202      	bcs.n	8001e28 <Servo_WriteUS+0x2a>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	8a1b      	ldrh	r3, [r3, #16]
 8001e26:	807b      	strh	r3, [r7, #2]
    if (pulse_us > s->max_us) pulse_us = s->max_us;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	8a9b      	ldrh	r3, [r3, #20]
 8001e2c:	887a      	ldrh	r2, [r7, #2]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d902      	bls.n	8001e38 <Servo_WriteUS+0x3a>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	8a9b      	ldrh	r3, [r3, #20]
 8001e36:	807b      	strh	r3, [r7, #2]
    uint32_t ccr = Servo_US2CCR(s, pulse_us);
 8001e38:	887b      	ldrh	r3, [r7, #2]
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff ff43 	bl	8001cc8 <Servo_US2CCR>
 8001e42:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_COMPARE(s->htim, s->channel, ccr);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d105      	bne.n	8001e58 <Servo_WriteUS+0x5a>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e56:	e01a      	b.n	8001e8e <Servo_WriteUS+0x90>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	2b04      	cmp	r3, #4
 8001e5e:	d105      	bne.n	8001e6c <Servo_WriteUS+0x6e>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e6a:	e010      	b.n	8001e8e <Servo_WriteUS+0x90>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	2b08      	cmp	r3, #8
 8001e72:	d105      	bne.n	8001e80 <Servo_WriteUS+0x82>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e7e:	e006      	b.n	8001e8e <Servo_WriteUS+0x90>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e8a:	e000      	b.n	8001e8e <Servo_WriteUS+0x90>
    if (!s || !s->htim) return;
 8001e8c:	bf00      	nop
}
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <Servo_WriteAngle>:

void Servo_WriteAngle(Servo *s, float deg) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	ed87 0a00 	vstr	s0, [r7]
    if (!s) return;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d058      	beq.n	8001f58 <Servo_WriteAngle+0xc4>
    if (deg < 0) {
 8001ea6:	edd7 7a00 	vldr	s15, [r7]
 8001eaa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb2:	d528      	bpl.n	8001f06 <Servo_WriteAngle+0x72>
        // map [100..0]  [min_us..center_us]
        float t = deg / -100.0f; // 0..1
 8001eb4:	ed97 7a00 	vldr	s14, [r7]
 8001eb8:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8001f60 <Servo_WriteAngle+0xcc>
 8001ebc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ec0:	edc7 7a03 	vstr	s15, [r7, #12]
        uint16_t us = (uint16_t)((float)s->center_us - t * (s->center_us - s->min_us));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	8a5b      	ldrh	r3, [r3, #18]
 8001ec8:	ee07 3a90 	vmov	s15, r3
 8001ecc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	8a5b      	ldrh	r3, [r3, #18]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	8a1b      	ldrh	r3, [r3, #16]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	ee07 3a90 	vmov	s15, r3
 8001ee0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ee4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ee8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ef0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ef4:	ee17 3a90 	vmov	r3, s15
 8001ef8:	817b      	strh	r3, [r7, #10]
        Servo_WriteUS(s, us);
 8001efa:	897b      	ldrh	r3, [r7, #10]
 8001efc:	4619      	mov	r1, r3
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7ff ff7d 	bl	8001dfe <Servo_WriteUS>
 8001f04:	e029      	b.n	8001f5a <Servo_WriteAngle+0xc6>
    } else {
        // map [0..+100]  [center_us..max_us]
        float t = deg / 100.0f; // 0..1
 8001f06:	ed97 7a00 	vldr	s14, [r7]
 8001f0a:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8001f64 <Servo_WriteAngle+0xd0>
 8001f0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f12:	edc7 7a05 	vstr	s15, [r7, #20]
        uint16_t us = (uint16_t)((float)s->center_us + t * (s->max_us - s->center_us));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	8a5b      	ldrh	r3, [r3, #18]
 8001f1a:	ee07 3a90 	vmov	s15, r3
 8001f1e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	8a9b      	ldrh	r3, [r3, #20]
 8001f26:	461a      	mov	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	8a5b      	ldrh	r3, [r3, #18]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	ee07 3a90 	vmov	s15, r3
 8001f32:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001f36:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f46:	ee17 3a90 	vmov	r3, s15
 8001f4a:	827b      	strh	r3, [r7, #18]
        Servo_WriteUS(s, us);
 8001f4c:	8a7b      	ldrh	r3, [r7, #18]
 8001f4e:	4619      	mov	r1, r3
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f7ff ff54 	bl	8001dfe <Servo_WriteUS>
 8001f56:	e000      	b.n	8001f5a <Servo_WriteAngle+0xc6>
    if (!s) return;
 8001f58:	bf00      	nop
    }
}
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	c2c80000 	.word	0xc2c80000
 8001f64:	42c80000 	.word	0x42c80000

08001f68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	4a11      	ldr	r2, [pc, #68]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f86:	607b      	str	r3, [r7, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	603b      	str	r3, [r7, #0]
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	4a0a      	ldr	r2, [pc, #40]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f9a:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <HAL_MspInit+0x54>)
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa2:	603b      	str	r3, [r7, #0]
 8001fa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	210f      	movs	r1, #15
 8001faa:	f06f 0001 	mvn.w	r0, #1
 8001fae:	f000 fbcc 	bl	800274a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800

08001fc0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a19      	ldr	r2, [pc, #100]	@ (8002044 <HAL_I2C_MspInit+0x84>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d12c      	bne.n	800203c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	613b      	str	r3, [r7, #16]
 8001fe6:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fea:	4a17      	ldr	r2, [pc, #92]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 8001fec:	f043 0302 	orr.w	r3, r3, #2
 8001ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff2:	4b15      	ldr	r3, [pc, #84]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|GPIO_PIN_11;
 8001ffe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002004:	2312      	movs	r3, #18
 8002006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200c:	2303      	movs	r3, #3
 800200e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002010:	2304      	movs	r3, #4
 8002012:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4619      	mov	r1, r3
 800201a:	480c      	ldr	r0, [pc, #48]	@ (800204c <HAL_I2C_MspInit+0x8c>)
 800201c:	f000 fbcc 	bl	80027b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002020:	2300      	movs	r3, #0
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	4b08      	ldr	r3, [pc, #32]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 8002026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002028:	4a07      	ldr	r2, [pc, #28]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 800202a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800202e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002030:	4b05      	ldr	r3, [pc, #20]	@ (8002048 <HAL_I2C_MspInit+0x88>)
 8002032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002034:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800203c:	bf00      	nop
 800203e:	3728      	adds	r7, #40	@ 0x28
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40005800 	.word	0x40005800
 8002048:	40023800 	.word	0x40023800
 800204c:	40020400 	.word	0x40020400

08002050 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08c      	sub	sp, #48	@ 0x30
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 031c 	add.w	r3, r7, #28
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002070:	d14b      	bne.n	800210a <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	61bb      	str	r3, [r7, #24]
 8002076:	4b3f      	ldr	r3, [pc, #252]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	4a3e      	ldr	r2, [pc, #248]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	6413      	str	r3, [r2, #64]	@ 0x40
 8002082:	4b3c      	ldr	r3, [pc, #240]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	61bb      	str	r3, [r7, #24]
 800208c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	4b38      	ldr	r3, [pc, #224]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	4a37      	ldr	r2, [pc, #220]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6313      	str	r3, [r2, #48]	@ 0x30
 800209e:	4b35      	ldr	r3, [pc, #212]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	613b      	str	r3, [r7, #16]
 80020ae:	4b31      	ldr	r3, [pc, #196]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	4a30      	ldr	r2, [pc, #192]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 80020b4:	f043 0302 	orr.w	r3, r3, #2
 80020b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A1_Pin;
 80020c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020cc:	2302      	movs	r3, #2
 80020ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d4:	2300      	movs	r3, #0
 80020d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020d8:	2301      	movs	r3, #1
 80020da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A1_GPIO_Port, &GPIO_InitStruct);
 80020dc:	f107 031c 	add.w	r3, r7, #28
 80020e0:	4619      	mov	r1, r3
 80020e2:	4825      	ldr	r0, [pc, #148]	@ (8002178 <HAL_TIM_Encoder_MspInit+0x128>)
 80020e4:	f000 fb68 	bl	80027b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_A2_Pin;
 80020e8:	2308      	movs	r3, #8
 80020ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ec:	2302      	movs	r3, #2
 80020ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f4:	2300      	movs	r3, #0
 80020f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020f8:	2301      	movs	r3, #1
 80020fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A2_GPIO_Port, &GPIO_InitStruct);
 80020fc:	f107 031c 	add.w	r3, r7, #28
 8002100:	4619      	mov	r1, r3
 8002102:	481e      	ldr	r0, [pc, #120]	@ (800217c <HAL_TIM_Encoder_MspInit+0x12c>)
 8002104:	f000 fb58 	bl	80027b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002108:	e030      	b.n	800216c <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a1c      	ldr	r2, [pc, #112]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x130>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d12b      	bne.n	800216c <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002114:	2300      	movs	r3, #0
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	4b16      	ldr	r3, [pc, #88]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 800211a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211c:	4a15      	ldr	r2, [pc, #84]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 800211e:	f043 0302 	orr.w	r3, r3, #2
 8002122:	6413      	str	r3, [r2, #64]	@ 0x40
 8002124:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 8002126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002130:	2300      	movs	r3, #0
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	4b0f      	ldr	r3, [pc, #60]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 8002136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002138:	4a0e      	ldr	r2, [pc, #56]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 800213a:	f043 0302 	orr.w	r3, r3, #2
 800213e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002140:	4b0c      	ldr	r3, [pc, #48]	@ (8002174 <HAL_TIM_Encoder_MspInit+0x124>)
 8002142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002144:	f003 0302 	and.w	r3, r3, #2
 8002148:	60bb      	str	r3, [r7, #8]
 800214a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_B1_Pin|ENCODER_B2_Pin;
 800214c:	2330      	movs	r3, #48	@ 0x30
 800214e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002150:	2302      	movs	r3, #2
 8002152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002158:	2300      	movs	r3, #0
 800215a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800215c:	2302      	movs	r3, #2
 800215e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002160:	f107 031c 	add.w	r3, r7, #28
 8002164:	4619      	mov	r1, r3
 8002166:	4805      	ldr	r0, [pc, #20]	@ (800217c <HAL_TIM_Encoder_MspInit+0x12c>)
 8002168:	f000 fb26 	bl	80027b8 <HAL_GPIO_Init>
}
 800216c:	bf00      	nop
 800216e:	3730      	adds	r7, #48	@ 0x30
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40023800 	.word	0x40023800
 8002178:	40020000 	.word	0x40020000
 800217c:	40020400 	.word	0x40020400
 8002180:	40000400 	.word	0x40000400

08002184 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a2c      	ldr	r2, [pc, #176]	@ (8002244 <HAL_TIM_Base_MspInit+0xc0>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d10e      	bne.n	80021b4 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]
 800219a:	4b2b      	ldr	r3, [pc, #172]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 800219c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219e:	4a2a      	ldr	r2, [pc, #168]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 80021a0:	f043 0304 	orr.w	r3, r3, #4
 80021a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80021a6:	4b28      	ldr	r3, [pc, #160]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 80021a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021aa:	f003 0304 	and.w	r3, r3, #4
 80021ae:	617b      	str	r3, [r7, #20]
 80021b0:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 80021b2:	e042      	b.n	800223a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a24      	ldr	r2, [pc, #144]	@ (800224c <HAL_TIM_Base_MspInit+0xc8>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d116      	bne.n	80021ec <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	613b      	str	r3, [r7, #16]
 80021c2:	4b21      	ldr	r3, [pc, #132]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 80021c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c6:	4a20      	ldr	r2, [pc, #128]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 80021c8:	f043 0308 	orr.w	r3, r3, #8
 80021cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 80021d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d2:	f003 0308 	and.w	r3, r3, #8
 80021d6:	613b      	str	r3, [r7, #16]
 80021d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	2105      	movs	r1, #5
 80021de:	2032      	movs	r0, #50	@ 0x32
 80021e0:	f000 fab3 	bl	800274a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80021e4:	2032      	movs	r0, #50	@ 0x32
 80021e6:	f000 facc 	bl	8002782 <HAL_NVIC_EnableIRQ>
}
 80021ea:	e026      	b.n	800223a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM8)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a17      	ldr	r2, [pc, #92]	@ (8002250 <HAL_TIM_Base_MspInit+0xcc>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d10e      	bne.n	8002214 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	60fb      	str	r3, [r7, #12]
 80021fa:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fe:	4a12      	ldr	r2, [pc, #72]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 8002200:	f043 0302 	orr.w	r3, r3, #2
 8002204:	6453      	str	r3, [r2, #68]	@ 0x44
 8002206:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 8002208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	68fb      	ldr	r3, [r7, #12]
}
 8002212:	e012      	b.n	800223a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM9)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a0e      	ldr	r2, [pc, #56]	@ (8002254 <HAL_TIM_Base_MspInit+0xd0>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d10d      	bne.n	800223a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	60bb      	str	r3, [r7, #8]
 8002222:	4b09      	ldr	r3, [pc, #36]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 8002224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002226:	4a08      	ldr	r2, [pc, #32]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 8002228:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800222c:	6453      	str	r3, [r2, #68]	@ 0x44
 800222e:	4b06      	ldr	r3, [pc, #24]	@ (8002248 <HAL_TIM_Base_MspInit+0xc4>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002232:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002236:	60bb      	str	r3, [r7, #8]
 8002238:	68bb      	ldr	r3, [r7, #8]
}
 800223a:	bf00      	nop
 800223c:	3718      	adds	r7, #24
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40000800 	.word	0x40000800
 8002248:	40023800 	.word	0x40023800
 800224c:	40000c00 	.word	0x40000c00
 8002250:	40010400 	.word	0x40010400
 8002254:	40014000 	.word	0x40014000

08002258 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b08a      	sub	sp, #40	@ 0x28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a36      	ldr	r2, [pc, #216]	@ (8002350 <HAL_TIM_MspPostInit+0xf8>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d11f      	bne.n	80022ba <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	4b35      	ldr	r3, [pc, #212]	@ (8002354 <HAL_TIM_MspPostInit+0xfc>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	4a34      	ldr	r2, [pc, #208]	@ (8002354 <HAL_TIM_MspPostInit+0xfc>)
 8002284:	f043 0302 	orr.w	r3, r3, #2
 8002288:	6313      	str	r3, [r2, #48]	@ 0x30
 800228a:	4b32      	ldr	r3, [pc, #200]	@ (8002354 <HAL_TIM_MspPostInit+0xfc>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_AIN2_Pin|MOTOR_AIN1_Pin;
 8002296:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800229a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229c:	2302      	movs	r3, #2
 800229e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a4:	2300      	movs	r3, #0
 80022a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80022a8:	2302      	movs	r3, #2
 80022aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ac:	f107 0314 	add.w	r3, r7, #20
 80022b0:	4619      	mov	r1, r3
 80022b2:	4829      	ldr	r0, [pc, #164]	@ (8002358 <HAL_TIM_MspPostInit+0x100>)
 80022b4:	f000 fa80 	bl	80027b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80022b8:	e046      	b.n	8002348 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM8)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a27      	ldr	r2, [pc, #156]	@ (800235c <HAL_TIM_MspPostInit+0x104>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d11e      	bne.n	8002302 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022c4:	2300      	movs	r3, #0
 80022c6:	60fb      	str	r3, [r7, #12]
 80022c8:	4b22      	ldr	r3, [pc, #136]	@ (8002354 <HAL_TIM_MspPostInit+0xfc>)
 80022ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022cc:	4a21      	ldr	r2, [pc, #132]	@ (8002354 <HAL_TIM_MspPostInit+0xfc>)
 80022ce:	f043 0304 	orr.w	r3, r3, #4
 80022d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002354 <HAL_TIM_MspPostInit+0xfc>)
 80022d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_Pin;
 80022e0:	2340      	movs	r3, #64	@ 0x40
 80022e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e4:	2302      	movs	r3, #2
 80022e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ec:	2302      	movs	r3, #2
 80022ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80022f0:	2303      	movs	r3, #3
 80022f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 80022f4:	f107 0314 	add.w	r3, r7, #20
 80022f8:	4619      	mov	r1, r3
 80022fa:	4819      	ldr	r0, [pc, #100]	@ (8002360 <HAL_TIM_MspPostInit+0x108>)
 80022fc:	f000 fa5c 	bl	80027b8 <HAL_GPIO_Init>
}
 8002300:	e022      	b.n	8002348 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM9)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a17      	ldr	r2, [pc, #92]	@ (8002364 <HAL_TIM_MspPostInit+0x10c>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d11d      	bne.n	8002348 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800230c:	2300      	movs	r3, #0
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	4b10      	ldr	r3, [pc, #64]	@ (8002354 <HAL_TIM_MspPostInit+0xfc>)
 8002312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002314:	4a0f      	ldr	r2, [pc, #60]	@ (8002354 <HAL_TIM_MspPostInit+0xfc>)
 8002316:	f043 0310 	orr.w	r3, r3, #16
 800231a:	6313      	str	r3, [r2, #48]	@ 0x30
 800231c:	4b0d      	ldr	r3, [pc, #52]	@ (8002354 <HAL_TIM_MspPostInit+0xfc>)
 800231e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002320:	f003 0310 	and.w	r3, r3, #16
 8002324:	60bb      	str	r3, [r7, #8]
 8002326:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_BIN1_Pin|MOTOR_BIN2_Pin;
 8002328:	2360      	movs	r3, #96	@ 0x60
 800232a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002334:	2300      	movs	r3, #0
 8002336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002338:	2303      	movs	r3, #3
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800233c:	f107 0314 	add.w	r3, r7, #20
 8002340:	4619      	mov	r1, r3
 8002342:	4809      	ldr	r0, [pc, #36]	@ (8002368 <HAL_TIM_MspPostInit+0x110>)
 8002344:	f000 fa38 	bl	80027b8 <HAL_GPIO_Init>
}
 8002348:	bf00      	nop
 800234a:	3728      	adds	r7, #40	@ 0x28
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40000800 	.word	0x40000800
 8002354:	40023800 	.word	0x40023800
 8002358:	40020400 	.word	0x40020400
 800235c:	40010400 	.word	0x40010400
 8002360:	40020800 	.word	0x40020800
 8002364:	40014000 	.word	0x40014000
 8002368:	40021000 	.word	0x40021000

0800236c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002370:	bf00      	nop
 8002372:	e7fd      	b.n	8002370 <NMI_Handler+0x4>

08002374 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002378:	bf00      	nop
 800237a:	e7fd      	b.n	8002378 <HardFault_Handler+0x4>

0800237c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002380:	bf00      	nop
 8002382:	e7fd      	b.n	8002380 <MemManage_Handler+0x4>

08002384 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002388:	bf00      	nop
 800238a:	e7fd      	b.n	8002388 <BusFault_Handler+0x4>

0800238c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002390:	bf00      	nop
 8002392:	e7fd      	b.n	8002390 <UsageFault_Handler+0x4>

08002394 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023a6:	f000 f8b1 	bl	800250c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80023aa:	f005 f879 	bl	80074a0 <xTaskGetSchedulerState>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d001      	beq.n	80023b8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80023b4:	f005 fe70 	bl	8008098 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023b8:	bf00      	nop
 80023ba:	bd80      	pop	{r7, pc}

080023bc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
  // no-op
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80023c0:	4802      	ldr	r0, [pc, #8]	@ (80023cc <TIM5_IRQHandler+0x10>)
 80023c2:	f002 fc9b 	bl	8004cfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80023c6:	bf00      	nop
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000228 	.word	0x20000228

080023d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023d4:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <SystemInit+0x20>)
 80023d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023da:	4a05      	ldr	r2, [pc, #20]	@ (80023f0 <SystemInit+0x20>)
 80023dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023e4:	bf00      	nop
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	e000ed00 	.word	0xe000ed00

080023f4 <user_is_pressed>:
#include "userButton.h"

uint8_t user_is_pressed() {
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) != GPIO_PIN_SET;
 80023f8:	2101      	movs	r1, #1
 80023fa:	4805      	ldr	r0, [pc, #20]	@ (8002410 <user_is_pressed+0x1c>)
 80023fc:	f000 fb78 	bl	8002af0 <HAL_GPIO_ReadPin>
 8002400:	4603      	mov	r3, r0
 8002402:	2b01      	cmp	r3, #1
 8002404:	bf14      	ite	ne
 8002406:	2301      	movne	r3, #1
 8002408:	2300      	moveq	r3, #0
 800240a:	b2db      	uxtb	r3, r3
}
 800240c:	4618      	mov	r0, r3
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40021000 	.word	0x40021000

08002414 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002414:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800244c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002418:	f7ff ffda 	bl	80023d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800241c:	480c      	ldr	r0, [pc, #48]	@ (8002450 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800241e:	490d      	ldr	r1, [pc, #52]	@ (8002454 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002420:	4a0d      	ldr	r2, [pc, #52]	@ (8002458 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002424:	e002      	b.n	800242c <LoopCopyDataInit>

08002426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800242a:	3304      	adds	r3, #4

0800242c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800242c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800242e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002430:	d3f9      	bcc.n	8002426 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002432:	4a0a      	ldr	r2, [pc, #40]	@ (800245c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002434:	4c0a      	ldr	r4, [pc, #40]	@ (8002460 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002438:	e001      	b.n	800243e <LoopFillZerobss>

0800243a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800243a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800243c:	3204      	adds	r2, #4

0800243e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800243e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002440:	d3fb      	bcc.n	800243a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002442:	f006 f8b1 	bl	80085a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002446:	f7fe fb93 	bl	8000b70 <main>
  bx  lr    
 800244a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800244c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002450:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002454:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002458:	08008798 	.word	0x08008798
  ldr r2, =_sbss
 800245c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8002460:	20005084 	.word	0x20005084

08002464 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002464:	e7fe      	b.n	8002464 <ADC_IRQHandler>
	...

08002468 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800246c:	4b0e      	ldr	r3, [pc, #56]	@ (80024a8 <HAL_Init+0x40>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a0d      	ldr	r2, [pc, #52]	@ (80024a8 <HAL_Init+0x40>)
 8002472:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002476:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002478:	4b0b      	ldr	r3, [pc, #44]	@ (80024a8 <HAL_Init+0x40>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a0a      	ldr	r2, [pc, #40]	@ (80024a8 <HAL_Init+0x40>)
 800247e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002482:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002484:	4b08      	ldr	r3, [pc, #32]	@ (80024a8 <HAL_Init+0x40>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a07      	ldr	r2, [pc, #28]	@ (80024a8 <HAL_Init+0x40>)
 800248a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800248e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002490:	2003      	movs	r0, #3
 8002492:	f000 f94f 	bl	8002734 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002496:	200f      	movs	r0, #15
 8002498:	f000 f808 	bl	80024ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800249c:	f7ff fd64 	bl	8001f68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40023c00 	.word	0x40023c00

080024ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024b4:	4b12      	ldr	r3, [pc, #72]	@ (8002500 <HAL_InitTick+0x54>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	4b12      	ldr	r3, [pc, #72]	@ (8002504 <HAL_InitTick+0x58>)
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	4619      	mov	r1, r3
 80024be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80024c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 f967 	bl	800279e <HAL_SYSTICK_Config>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e00e      	b.n	80024f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2b0f      	cmp	r3, #15
 80024de:	d80a      	bhi.n	80024f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024e0:	2200      	movs	r2, #0
 80024e2:	6879      	ldr	r1, [r7, #4]
 80024e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024e8:	f000 f92f 	bl	800274a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024ec:	4a06      	ldr	r2, [pc, #24]	@ (8002508 <HAL_InitTick+0x5c>)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
 80024f4:	e000      	b.n	80024f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20000004 	.word	0x20000004
 8002504:	2000000c 	.word	0x2000000c
 8002508:	20000008 	.word	0x20000008

0800250c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002510:	4b06      	ldr	r3, [pc, #24]	@ (800252c <HAL_IncTick+0x20>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	461a      	mov	r2, r3
 8002516:	4b06      	ldr	r3, [pc, #24]	@ (8002530 <HAL_IncTick+0x24>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4413      	add	r3, r2
 800251c:	4a04      	ldr	r2, [pc, #16]	@ (8002530 <HAL_IncTick+0x24>)
 800251e:	6013      	str	r3, [r2, #0]
}
 8002520:	bf00      	nop
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	2000000c 	.word	0x2000000c
 8002530:	20000730 	.word	0x20000730

08002534 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  return uwTick;
 8002538:	4b03      	ldr	r3, [pc, #12]	@ (8002548 <HAL_GetTick+0x14>)
 800253a:	681b      	ldr	r3, [r3, #0]
}
 800253c:	4618      	mov	r0, r3
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	20000730 	.word	0x20000730

0800254c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002554:	f7ff ffee 	bl	8002534 <HAL_GetTick>
 8002558:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002564:	d005      	beq.n	8002572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002566:	4b0a      	ldr	r3, [pc, #40]	@ (8002590 <HAL_Delay+0x44>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	461a      	mov	r2, r3
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	4413      	add	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002572:	bf00      	nop
 8002574:	f7ff ffde 	bl	8002534 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	429a      	cmp	r2, r3
 8002582:	d8f7      	bhi.n	8002574 <HAL_Delay+0x28>
  {
  }
}
 8002584:	bf00      	nop
 8002586:	bf00      	nop
 8002588:	3710      	adds	r7, #16
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	2000000c 	.word	0x2000000c

08002594 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025a4:	4b0c      	ldr	r3, [pc, #48]	@ (80025d8 <__NVIC_SetPriorityGrouping+0x44>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025b0:	4013      	ands	r3, r2
 80025b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025c6:	4a04      	ldr	r2, [pc, #16]	@ (80025d8 <__NVIC_SetPriorityGrouping+0x44>)
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	60d3      	str	r3, [r2, #12]
}
 80025cc:	bf00      	nop
 80025ce:	3714      	adds	r7, #20
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr
 80025d8:	e000ed00 	.word	0xe000ed00

080025dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025e0:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <__NVIC_GetPriorityGrouping+0x18>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	0a1b      	lsrs	r3, r3, #8
 80025e6:	f003 0307 	and.w	r3, r3, #7
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	e000ed00 	.word	0xe000ed00

080025f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	4603      	mov	r3, r0
 8002600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002606:	2b00      	cmp	r3, #0
 8002608:	db0b      	blt.n	8002622 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	f003 021f 	and.w	r2, r3, #31
 8002610:	4907      	ldr	r1, [pc, #28]	@ (8002630 <__NVIC_EnableIRQ+0x38>)
 8002612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002616:	095b      	lsrs	r3, r3, #5
 8002618:	2001      	movs	r0, #1
 800261a:	fa00 f202 	lsl.w	r2, r0, r2
 800261e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002622:	bf00      	nop
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	e000e100 	.word	0xe000e100

08002634 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	6039      	str	r1, [r7, #0]
 800263e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002644:	2b00      	cmp	r3, #0
 8002646:	db0a      	blt.n	800265e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	b2da      	uxtb	r2, r3
 800264c:	490c      	ldr	r1, [pc, #48]	@ (8002680 <__NVIC_SetPriority+0x4c>)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	0112      	lsls	r2, r2, #4
 8002654:	b2d2      	uxtb	r2, r2
 8002656:	440b      	add	r3, r1
 8002658:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800265c:	e00a      	b.n	8002674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	b2da      	uxtb	r2, r3
 8002662:	4908      	ldr	r1, [pc, #32]	@ (8002684 <__NVIC_SetPriority+0x50>)
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	f003 030f 	and.w	r3, r3, #15
 800266a:	3b04      	subs	r3, #4
 800266c:	0112      	lsls	r2, r2, #4
 800266e:	b2d2      	uxtb	r2, r2
 8002670:	440b      	add	r3, r1
 8002672:	761a      	strb	r2, [r3, #24]
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	e000e100 	.word	0xe000e100
 8002684:	e000ed00 	.word	0xe000ed00

08002688 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002688:	b480      	push	{r7}
 800268a:	b089      	sub	sp, #36	@ 0x24
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f1c3 0307 	rsb	r3, r3, #7
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	bf28      	it	cs
 80026a6:	2304      	movcs	r3, #4
 80026a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	3304      	adds	r3, #4
 80026ae:	2b06      	cmp	r3, #6
 80026b0:	d902      	bls.n	80026b8 <NVIC_EncodePriority+0x30>
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3b03      	subs	r3, #3
 80026b6:	e000      	b.n	80026ba <NVIC_EncodePriority+0x32>
 80026b8:	2300      	movs	r3, #0
 80026ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	43da      	mvns	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	401a      	ands	r2, r3
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026d0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	fa01 f303 	lsl.w	r3, r1, r3
 80026da:	43d9      	mvns	r1, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e0:	4313      	orrs	r3, r2
         );
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3724      	adds	r7, #36	@ 0x24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
	...

080026f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3b01      	subs	r3, #1
 80026fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002700:	d301      	bcc.n	8002706 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002702:	2301      	movs	r3, #1
 8002704:	e00f      	b.n	8002726 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002706:	4a0a      	ldr	r2, [pc, #40]	@ (8002730 <SysTick_Config+0x40>)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3b01      	subs	r3, #1
 800270c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800270e:	210f      	movs	r1, #15
 8002710:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002714:	f7ff ff8e 	bl	8002634 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002718:	4b05      	ldr	r3, [pc, #20]	@ (8002730 <SysTick_Config+0x40>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800271e:	4b04      	ldr	r3, [pc, #16]	@ (8002730 <SysTick_Config+0x40>)
 8002720:	2207      	movs	r2, #7
 8002722:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	e000e010 	.word	0xe000e010

08002734 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff ff29 	bl	8002594 <__NVIC_SetPriorityGrouping>
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800274a:	b580      	push	{r7, lr}
 800274c:	b086      	sub	sp, #24
 800274e:	af00      	add	r7, sp, #0
 8002750:	4603      	mov	r3, r0
 8002752:	60b9      	str	r1, [r7, #8]
 8002754:	607a      	str	r2, [r7, #4]
 8002756:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800275c:	f7ff ff3e 	bl	80025dc <__NVIC_GetPriorityGrouping>
 8002760:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	68b9      	ldr	r1, [r7, #8]
 8002766:	6978      	ldr	r0, [r7, #20]
 8002768:	f7ff ff8e 	bl	8002688 <NVIC_EncodePriority>
 800276c:	4602      	mov	r2, r0
 800276e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002772:	4611      	mov	r1, r2
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff ff5d 	bl	8002634 <__NVIC_SetPriority>
}
 800277a:	bf00      	nop
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b082      	sub	sp, #8
 8002786:	af00      	add	r7, sp, #0
 8002788:	4603      	mov	r3, r0
 800278a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800278c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff ff31 	bl	80025f8 <__NVIC_EnableIRQ>
}
 8002796:	bf00      	nop
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff ffa2 	bl	80026f0 <SysTick_Config>
 80027ac:	4603      	mov	r3, r0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b089      	sub	sp, #36	@ 0x24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027ca:	2300      	movs	r3, #0
 80027cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
 80027d2:	e16b      	b.n	8002aac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027d4:	2201      	movs	r2, #1
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4013      	ands	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	f040 815a 	bne.w	8002aa6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f003 0303 	and.w	r3, r3, #3
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d005      	beq.n	800280a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002806:	2b02      	cmp	r3, #2
 8002808:	d130      	bne.n	800286c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	2203      	movs	r2, #3
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	4013      	ands	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	69ba      	ldr	r2, [r7, #24]
 8002830:	4313      	orrs	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002840:	2201      	movs	r2, #1
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	4013      	ands	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	091b      	lsrs	r3, r3, #4
 8002856:	f003 0201 	and.w	r2, r3, #1
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	4313      	orrs	r3, r2
 8002864:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f003 0303 	and.w	r3, r3, #3
 8002874:	2b03      	cmp	r3, #3
 8002876:	d017      	beq.n	80028a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	2203      	movs	r2, #3
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f003 0303 	and.w	r3, r3, #3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d123      	bne.n	80028fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	08da      	lsrs	r2, r3, #3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3208      	adds	r2, #8
 80028bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	f003 0307 	and.w	r3, r3, #7
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	220f      	movs	r2, #15
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	43db      	mvns	r3, r3
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	4013      	ands	r3, r2
 80028d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	691a      	ldr	r2, [r3, #16]
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f003 0307 	and.w	r3, r3, #7
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	08da      	lsrs	r2, r3, #3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	3208      	adds	r2, #8
 80028f6:	69b9      	ldr	r1, [r7, #24]
 80028f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	2203      	movs	r2, #3
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	4013      	ands	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 0203 	and.w	r2, r3, #3
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4313      	orrs	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002938:	2b00      	cmp	r3, #0
 800293a:	f000 80b4 	beq.w	8002aa6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	4b60      	ldr	r3, [pc, #384]	@ (8002ac4 <HAL_GPIO_Init+0x30c>)
 8002944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002946:	4a5f      	ldr	r2, [pc, #380]	@ (8002ac4 <HAL_GPIO_Init+0x30c>)
 8002948:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800294c:	6453      	str	r3, [r2, #68]	@ 0x44
 800294e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ac4 <HAL_GPIO_Init+0x30c>)
 8002950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002952:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800295a:	4a5b      	ldr	r2, [pc, #364]	@ (8002ac8 <HAL_GPIO_Init+0x310>)
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	089b      	lsrs	r3, r3, #2
 8002960:	3302      	adds	r3, #2
 8002962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002966:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f003 0303 	and.w	r3, r3, #3
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	220f      	movs	r2, #15
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4013      	ands	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a52      	ldr	r2, [pc, #328]	@ (8002acc <HAL_GPIO_Init+0x314>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d02b      	beq.n	80029de <HAL_GPIO_Init+0x226>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a51      	ldr	r2, [pc, #324]	@ (8002ad0 <HAL_GPIO_Init+0x318>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d025      	beq.n	80029da <HAL_GPIO_Init+0x222>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a50      	ldr	r2, [pc, #320]	@ (8002ad4 <HAL_GPIO_Init+0x31c>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d01f      	beq.n	80029d6 <HAL_GPIO_Init+0x21e>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a4f      	ldr	r2, [pc, #316]	@ (8002ad8 <HAL_GPIO_Init+0x320>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d019      	beq.n	80029d2 <HAL_GPIO_Init+0x21a>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a4e      	ldr	r2, [pc, #312]	@ (8002adc <HAL_GPIO_Init+0x324>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d013      	beq.n	80029ce <HAL_GPIO_Init+0x216>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a4d      	ldr	r2, [pc, #308]	@ (8002ae0 <HAL_GPIO_Init+0x328>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d00d      	beq.n	80029ca <HAL_GPIO_Init+0x212>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a4c      	ldr	r2, [pc, #304]	@ (8002ae4 <HAL_GPIO_Init+0x32c>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d007      	beq.n	80029c6 <HAL_GPIO_Init+0x20e>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a4b      	ldr	r2, [pc, #300]	@ (8002ae8 <HAL_GPIO_Init+0x330>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d101      	bne.n	80029c2 <HAL_GPIO_Init+0x20a>
 80029be:	2307      	movs	r3, #7
 80029c0:	e00e      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029c2:	2308      	movs	r3, #8
 80029c4:	e00c      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029c6:	2306      	movs	r3, #6
 80029c8:	e00a      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029ca:	2305      	movs	r3, #5
 80029cc:	e008      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029ce:	2304      	movs	r3, #4
 80029d0:	e006      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029d2:	2303      	movs	r3, #3
 80029d4:	e004      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e002      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <HAL_GPIO_Init+0x228>
 80029de:	2300      	movs	r3, #0
 80029e0:	69fa      	ldr	r2, [r7, #28]
 80029e2:	f002 0203 	and.w	r2, r2, #3
 80029e6:	0092      	lsls	r2, r2, #2
 80029e8:	4093      	lsls	r3, r2
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029f0:	4935      	ldr	r1, [pc, #212]	@ (8002ac8 <HAL_GPIO_Init+0x310>)
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	089b      	lsrs	r3, r3, #2
 80029f6:	3302      	adds	r3, #2
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029fe:	4b3b      	ldr	r3, [pc, #236]	@ (8002aec <HAL_GPIO_Init+0x334>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a22:	4a32      	ldr	r2, [pc, #200]	@ (8002aec <HAL_GPIO_Init+0x334>)
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a28:	4b30      	ldr	r3, [pc, #192]	@ (8002aec <HAL_GPIO_Init+0x334>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a4c:	4a27      	ldr	r2, [pc, #156]	@ (8002aec <HAL_GPIO_Init+0x334>)
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a52:	4b26      	ldr	r3, [pc, #152]	@ (8002aec <HAL_GPIO_Init+0x334>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a76:	4a1d      	ldr	r2, [pc, #116]	@ (8002aec <HAL_GPIO_Init+0x334>)
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8002aec <HAL_GPIO_Init+0x334>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	43db      	mvns	r3, r3
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002aa0:	4a12      	ldr	r2, [pc, #72]	@ (8002aec <HAL_GPIO_Init+0x334>)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	61fb      	str	r3, [r7, #28]
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	2b0f      	cmp	r3, #15
 8002ab0:	f67f ae90 	bls.w	80027d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ab4:	bf00      	nop
 8002ab6:	bf00      	nop
 8002ab8:	3724      	adds	r7, #36	@ 0x24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	40013800 	.word	0x40013800
 8002acc:	40020000 	.word	0x40020000
 8002ad0:	40020400 	.word	0x40020400
 8002ad4:	40020800 	.word	0x40020800
 8002ad8:	40020c00 	.word	0x40020c00
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	40021400 	.word	0x40021400
 8002ae4:	40021800 	.word	0x40021800
 8002ae8:	40021c00 	.word	0x40021c00
 8002aec:	40013c00 	.word	0x40013c00

08002af0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	460b      	mov	r3, r1
 8002afa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	691a      	ldr	r2, [r3, #16]
 8002b00:	887b      	ldrh	r3, [r7, #2]
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d002      	beq.n	8002b0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	73fb      	strb	r3, [r7, #15]
 8002b0c:	e001      	b.n	8002b12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3714      	adds	r7, #20
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	807b      	strh	r3, [r7, #2]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b30:	787b      	ldrb	r3, [r7, #1]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d003      	beq.n	8002b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b36:	887a      	ldrh	r2, [r7, #2]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b3c:	e003      	b.n	8002b46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b3e:	887b      	ldrh	r3, [r7, #2]
 8002b40:	041a      	lsls	r2, r3, #16
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	619a      	str	r2, [r3, #24]
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
	...

08002b54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e12b      	b.n	8002dbe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d106      	bne.n	8002b80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff fa20 	bl	8001fc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2224      	movs	r2, #36	@ 0x24
 8002b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 0201 	bic.w	r2, r2, #1
 8002b96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ba6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002bb8:	f001 fd76 	bl	80046a8 <HAL_RCC_GetPCLK1Freq>
 8002bbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	4a81      	ldr	r2, [pc, #516]	@ (8002dc8 <HAL_I2C_Init+0x274>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d807      	bhi.n	8002bd8 <HAL_I2C_Init+0x84>
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4a80      	ldr	r2, [pc, #512]	@ (8002dcc <HAL_I2C_Init+0x278>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	bf94      	ite	ls
 8002bd0:	2301      	movls	r3, #1
 8002bd2:	2300      	movhi	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	e006      	b.n	8002be6 <HAL_I2C_Init+0x92>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4a7d      	ldr	r2, [pc, #500]	@ (8002dd0 <HAL_I2C_Init+0x27c>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	bf94      	ite	ls
 8002be0:	2301      	movls	r3, #1
 8002be2:	2300      	movhi	r3, #0
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e0e7      	b.n	8002dbe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	4a78      	ldr	r2, [pc, #480]	@ (8002dd4 <HAL_I2C_Init+0x280>)
 8002bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf6:	0c9b      	lsrs	r3, r3, #18
 8002bf8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	4a6a      	ldr	r2, [pc, #424]	@ (8002dc8 <HAL_I2C_Init+0x274>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d802      	bhi.n	8002c28 <HAL_I2C_Init+0xd4>
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	3301      	adds	r3, #1
 8002c26:	e009      	b.n	8002c3c <HAL_I2C_Init+0xe8>
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c2e:	fb02 f303 	mul.w	r3, r2, r3
 8002c32:	4a69      	ldr	r2, [pc, #420]	@ (8002dd8 <HAL_I2C_Init+0x284>)
 8002c34:	fba2 2303 	umull	r2, r3, r2, r3
 8002c38:	099b      	lsrs	r3, r3, #6
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	6812      	ldr	r2, [r2, #0]
 8002c40:	430b      	orrs	r3, r1
 8002c42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	495c      	ldr	r1, [pc, #368]	@ (8002dc8 <HAL_I2C_Init+0x274>)
 8002c58:	428b      	cmp	r3, r1
 8002c5a:	d819      	bhi.n	8002c90 <HAL_I2C_Init+0x13c>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	1e59      	subs	r1, r3, #1
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c6a:	1c59      	adds	r1, r3, #1
 8002c6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c70:	400b      	ands	r3, r1
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00a      	beq.n	8002c8c <HAL_I2C_Init+0x138>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	1e59      	subs	r1, r3, #1
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	005b      	lsls	r3, r3, #1
 8002c80:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c84:	3301      	adds	r3, #1
 8002c86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c8a:	e051      	b.n	8002d30 <HAL_I2C_Init+0x1dc>
 8002c8c:	2304      	movs	r3, #4
 8002c8e:	e04f      	b.n	8002d30 <HAL_I2C_Init+0x1dc>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d111      	bne.n	8002cbc <HAL_I2C_Init+0x168>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	1e58      	subs	r0, r3, #1
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6859      	ldr	r1, [r3, #4]
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	440b      	add	r3, r1
 8002ca6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002caa:	3301      	adds	r3, #1
 8002cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	bf0c      	ite	eq
 8002cb4:	2301      	moveq	r3, #1
 8002cb6:	2300      	movne	r3, #0
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	e012      	b.n	8002ce2 <HAL_I2C_Init+0x18e>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	1e58      	subs	r0, r3, #1
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6859      	ldr	r1, [r3, #4]
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	440b      	add	r3, r1
 8002cca:	0099      	lsls	r1, r3, #2
 8002ccc:	440b      	add	r3, r1
 8002cce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	bf0c      	ite	eq
 8002cdc:	2301      	moveq	r3, #1
 8002cde:	2300      	movne	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <HAL_I2C_Init+0x196>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e022      	b.n	8002d30 <HAL_I2C_Init+0x1dc>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d10e      	bne.n	8002d10 <HAL_I2C_Init+0x1bc>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1e58      	subs	r0, r3, #1
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6859      	ldr	r1, [r3, #4]
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	440b      	add	r3, r1
 8002d00:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d04:	3301      	adds	r3, #1
 8002d06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d0e:	e00f      	b.n	8002d30 <HAL_I2C_Init+0x1dc>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	1e58      	subs	r0, r3, #1
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6859      	ldr	r1, [r3, #4]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	0099      	lsls	r1, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d26:	3301      	adds	r3, #1
 8002d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d30:	6879      	ldr	r1, [r7, #4]
 8002d32:	6809      	ldr	r1, [r1, #0]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69da      	ldr	r2, [r3, #28]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002d5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	6911      	ldr	r1, [r2, #16]
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	68d2      	ldr	r2, [r2, #12]
 8002d6a:	4311      	orrs	r1, r2
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	430b      	orrs	r3, r1
 8002d72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	695a      	ldr	r2, [r3, #20]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f042 0201 	orr.w	r2, r2, #1
 8002d9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2220      	movs	r2, #32
 8002daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3710      	adds	r7, #16
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	000186a0 	.word	0x000186a0
 8002dcc:	001e847f 	.word	0x001e847f
 8002dd0:	003d08ff 	.word	0x003d08ff
 8002dd4:	431bde83 	.word	0x431bde83
 8002dd8:	10624dd3 	.word	0x10624dd3

08002ddc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b088      	sub	sp, #32
 8002de0:	af02      	add	r7, sp, #8
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	4608      	mov	r0, r1
 8002de6:	4611      	mov	r1, r2
 8002de8:	461a      	mov	r2, r3
 8002dea:	4603      	mov	r3, r0
 8002dec:	817b      	strh	r3, [r7, #10]
 8002dee:	460b      	mov	r3, r1
 8002df0:	813b      	strh	r3, [r7, #8]
 8002df2:	4613      	mov	r3, r2
 8002df4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002df6:	f7ff fb9d 	bl	8002534 <HAL_GetTick>
 8002dfa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	2b20      	cmp	r3, #32
 8002e06:	f040 80d9 	bne.w	8002fbc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	9300      	str	r3, [sp, #0]
 8002e0e:	2319      	movs	r3, #25
 8002e10:	2201      	movs	r2, #1
 8002e12:	496d      	ldr	r1, [pc, #436]	@ (8002fc8 <HAL_I2C_Mem_Write+0x1ec>)
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 fdb9 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e20:	2302      	movs	r3, #2
 8002e22:	e0cc      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d101      	bne.n	8002e32 <HAL_I2C_Mem_Write+0x56>
 8002e2e:	2302      	movs	r3, #2
 8002e30:	e0c5      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d007      	beq.n	8002e58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f042 0201 	orr.w	r2, r2, #1
 8002e56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2221      	movs	r2, #33	@ 0x21
 8002e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2240      	movs	r2, #64	@ 0x40
 8002e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6a3a      	ldr	r2, [r7, #32]
 8002e82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002e88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4a4d      	ldr	r2, [pc, #308]	@ (8002fcc <HAL_I2C_Mem_Write+0x1f0>)
 8002e98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e9a:	88f8      	ldrh	r0, [r7, #6]
 8002e9c:	893a      	ldrh	r2, [r7, #8]
 8002e9e:	8979      	ldrh	r1, [r7, #10]
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	9301      	str	r3, [sp, #4]
 8002ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ea6:	9300      	str	r3, [sp, #0]
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 fbf0 	bl	8003690 <I2C_RequestMemoryWrite>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d052      	beq.n	8002f5c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e081      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 fe7e 	bl	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d00d      	beq.n	8002ee6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d107      	bne.n	8002ee2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ee0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e06b      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eea:	781a      	ldrb	r2, [r3, #0]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef6:	1c5a      	adds	r2, r3, #1
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f00:	3b01      	subs	r3, #1
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	695b      	ldr	r3, [r3, #20]
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b04      	cmp	r3, #4
 8002f22:	d11b      	bne.n	8002f5c <HAL_I2C_Mem_Write+0x180>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d017      	beq.n	8002f5c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f30:	781a      	ldrb	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3c:	1c5a      	adds	r2, r3, #1
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f46:	3b01      	subs	r3, #1
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d1aa      	bne.n	8002eba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f000 fe71 	bl	8003c50 <I2C_WaitOnBTFFlagUntilTimeout>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00d      	beq.n	8002f90 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f78:	2b04      	cmp	r3, #4
 8002f7a:	d107      	bne.n	8002f8c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f8a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e016      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	e000      	b.n	8002fbe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002fbc:	2302      	movs	r3, #2
  }
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3718      	adds	r7, #24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	00100002 	.word	0x00100002
 8002fcc:	ffff0000 	.word	0xffff0000

08002fd0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b08c      	sub	sp, #48	@ 0x30
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	4608      	mov	r0, r1
 8002fda:	4611      	mov	r1, r2
 8002fdc:	461a      	mov	r2, r3
 8002fde:	4603      	mov	r3, r0
 8002fe0:	817b      	strh	r3, [r7, #10]
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	813b      	strh	r3, [r7, #8]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fea:	f7ff faa3 	bl	8002534 <HAL_GetTick>
 8002fee:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	f040 8214 	bne.w	8003426 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	2319      	movs	r3, #25
 8003004:	2201      	movs	r2, #1
 8003006:	497b      	ldr	r1, [pc, #492]	@ (80031f4 <HAL_I2C_Mem_Read+0x224>)
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 fcbf 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003014:	2302      	movs	r3, #2
 8003016:	e207      	b.n	8003428 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800301e:	2b01      	cmp	r3, #1
 8003020:	d101      	bne.n	8003026 <HAL_I2C_Mem_Read+0x56>
 8003022:	2302      	movs	r3, #2
 8003024:	e200      	b.n	8003428 <HAL_I2C_Mem_Read+0x458>
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b01      	cmp	r3, #1
 800303a:	d007      	beq.n	800304c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 0201 	orr.w	r2, r2, #1
 800304a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800305a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2222      	movs	r2, #34	@ 0x22
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2240      	movs	r2, #64	@ 0x40
 8003068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003076:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800307c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4a5b      	ldr	r2, [pc, #364]	@ (80031f8 <HAL_I2C_Mem_Read+0x228>)
 800308c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800308e:	88f8      	ldrh	r0, [r7, #6]
 8003090:	893a      	ldrh	r2, [r7, #8]
 8003092:	8979      	ldrh	r1, [r7, #10]
 8003094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003096:	9301      	str	r3, [sp, #4]
 8003098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	4603      	mov	r3, r0
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 fb8c 	bl	80037bc <I2C_RequestMemoryRead>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e1bc      	b.n	8003428 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d113      	bne.n	80030de <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030b6:	2300      	movs	r3, #0
 80030b8:	623b      	str	r3, [r7, #32]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695b      	ldr	r3, [r3, #20]
 80030c0:	623b      	str	r3, [r7, #32]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	623b      	str	r3, [r7, #32]
 80030ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030da:	601a      	str	r2, [r3, #0]
 80030dc:	e190      	b.n	8003400 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d11b      	bne.n	800311e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030f6:	2300      	movs	r3, #0
 80030f8:	61fb      	str	r3, [r7, #28]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	61fb      	str	r3, [r7, #28]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	61fb      	str	r3, [r7, #28]
 800310a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	e170      	b.n	8003400 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003122:	2b02      	cmp	r3, #2
 8003124:	d11b      	bne.n	800315e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003134:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003144:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003146:	2300      	movs	r3, #0
 8003148:	61bb      	str	r3, [r7, #24]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	695b      	ldr	r3, [r3, #20]
 8003150:	61bb      	str	r3, [r7, #24]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	699b      	ldr	r3, [r3, #24]
 8003158:	61bb      	str	r3, [r7, #24]
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	e150      	b.n	8003400 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800315e:	2300      	movs	r3, #0
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	617b      	str	r3, [r7, #20]
 8003172:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003174:	e144      	b.n	8003400 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800317a:	2b03      	cmp	r3, #3
 800317c:	f200 80f1 	bhi.w	8003362 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003184:	2b01      	cmp	r3, #1
 8003186:	d123      	bne.n	80031d0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003188:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800318a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f000 fda7 	bl	8003ce0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e145      	b.n	8003428 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	691a      	ldr	r2, [r3, #16]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a6:	b2d2      	uxtb	r2, r2
 80031a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ae:	1c5a      	adds	r2, r3, #1
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b8:	3b01      	subs	r3, #1
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	3b01      	subs	r3, #1
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80031ce:	e117      	b.n	8003400 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d14e      	bne.n	8003276 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031de:	2200      	movs	r2, #0
 80031e0:	4906      	ldr	r1, [pc, #24]	@ (80031fc <HAL_I2C_Mem_Read+0x22c>)
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f000 fbd2 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d008      	beq.n	8003200 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e11a      	b.n	8003428 <HAL_I2C_Mem_Read+0x458>
 80031f2:	bf00      	nop
 80031f4:	00100002 	.word	0x00100002
 80031f8:	ffff0000 	.word	0xffff0000
 80031fc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800320e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	691a      	ldr	r2, [r3, #16]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003222:	1c5a      	adds	r2, r3, #1
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800322c:	3b01      	subs	r3, #1
 800322e:	b29a      	uxth	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003238:	b29b      	uxth	r3, r3
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	691a      	ldr	r2, [r3, #16]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324c:	b2d2      	uxtb	r2, r2
 800324e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003254:	1c5a      	adds	r2, r3, #1
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325e:	3b01      	subs	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800326a:	b29b      	uxth	r3, r3
 800326c:	3b01      	subs	r3, #1
 800326e:	b29a      	uxth	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003274:	e0c4      	b.n	8003400 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800327c:	2200      	movs	r2, #0
 800327e:	496c      	ldr	r1, [pc, #432]	@ (8003430 <HAL_I2C_Mem_Read+0x460>)
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 fb83 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e0cb      	b.n	8003428 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800329e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	691a      	ldr	r2, [r3, #16]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032aa:	b2d2      	uxtb	r2, r2
 80032ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29a      	uxth	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	3b01      	subs	r3, #1
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032d8:	2200      	movs	r2, #0
 80032da:	4955      	ldr	r1, [pc, #340]	@ (8003430 <HAL_I2C_Mem_Read+0x460>)
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f000 fb55 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e09d      	b.n	8003428 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691a      	ldr	r2, [r3, #16]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003306:	b2d2      	uxtb	r2, r2
 8003308:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330e:	1c5a      	adds	r2, r3, #1
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003318:	3b01      	subs	r3, #1
 800331a:	b29a      	uxth	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003324:	b29b      	uxth	r3, r3
 8003326:	3b01      	subs	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	691a      	ldr	r2, [r3, #16]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003338:	b2d2      	uxtb	r2, r2
 800333a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003340:	1c5a      	adds	r2, r3, #1
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003356:	b29b      	uxth	r3, r3
 8003358:	3b01      	subs	r3, #1
 800335a:	b29a      	uxth	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003360:	e04e      	b.n	8003400 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003364:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 fcba 	bl	8003ce0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e058      	b.n	8003428 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	691a      	ldr	r2, [r3, #16]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003380:	b2d2      	uxtb	r2, r2
 8003382:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003388:	1c5a      	adds	r2, r3, #1
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003392:	3b01      	subs	r3, #1
 8003394:	b29a      	uxth	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800339e:	b29b      	uxth	r3, r3
 80033a0:	3b01      	subs	r3, #1
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	f003 0304 	and.w	r3, r3, #4
 80033b2:	2b04      	cmp	r3, #4
 80033b4:	d124      	bne.n	8003400 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ba:	2b03      	cmp	r3, #3
 80033bc:	d107      	bne.n	80033ce <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033cc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	691a      	ldr	r2, [r3, #16]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d8:	b2d2      	uxtb	r2, r2
 80033da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e0:	1c5a      	adds	r2, r3, #1
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	3b01      	subs	r3, #1
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003404:	2b00      	cmp	r3, #0
 8003406:	f47f aeb6 	bne.w	8003176 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003422:	2300      	movs	r3, #0
 8003424:	e000      	b.n	8003428 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003426:	2302      	movs	r3, #2
  }
}
 8003428:	4618      	mov	r0, r3
 800342a:	3728      	adds	r7, #40	@ 0x28
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	00010004 	.word	0x00010004

08003434 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b08a      	sub	sp, #40	@ 0x28
 8003438:	af02      	add	r7, sp, #8
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	607a      	str	r2, [r7, #4]
 800343e:	603b      	str	r3, [r7, #0]
 8003440:	460b      	mov	r3, r1
 8003442:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003444:	f7ff f876 	bl	8002534 <HAL_GetTick>
 8003448:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800344a:	2300      	movs	r3, #0
 800344c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b20      	cmp	r3, #32
 8003458:	f040 8111 	bne.w	800367e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	2319      	movs	r3, #25
 8003462:	2201      	movs	r2, #1
 8003464:	4988      	ldr	r1, [pc, #544]	@ (8003688 <HAL_I2C_IsDeviceReady+0x254>)
 8003466:	68f8      	ldr	r0, [r7, #12]
 8003468:	f000 fa90 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003472:	2302      	movs	r3, #2
 8003474:	e104      	b.n	8003680 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800347c:	2b01      	cmp	r3, #1
 800347e:	d101      	bne.n	8003484 <HAL_I2C_IsDeviceReady+0x50>
 8003480:	2302      	movs	r3, #2
 8003482:	e0fd      	b.n	8003680 <HAL_I2C_IsDeviceReady+0x24c>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b01      	cmp	r3, #1
 8003498:	d007      	beq.n	80034aa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f042 0201 	orr.w	r2, r2, #1
 80034a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2224      	movs	r2, #36	@ 0x24
 80034be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	4a70      	ldr	r2, [pc, #448]	@ (800368c <HAL_I2C_IsDeviceReady+0x258>)
 80034cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034dc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 fa4e 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00d      	beq.n	8003512 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003500:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003504:	d103      	bne.n	800350e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800350c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e0b6      	b.n	8003680 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003512:	897b      	ldrh	r3, [r7, #10]
 8003514:	b2db      	uxtb	r3, r3
 8003516:	461a      	mov	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003520:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003522:	f7ff f807 	bl	8002534 <HAL_GetTick>
 8003526:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b02      	cmp	r3, #2
 8003534:	bf0c      	ite	eq
 8003536:	2301      	moveq	r3, #1
 8003538:	2300      	movne	r3, #0
 800353a:	b2db      	uxtb	r3, r3
 800353c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800354c:	bf0c      	ite	eq
 800354e:	2301      	moveq	r3, #1
 8003550:	2300      	movne	r3, #0
 8003552:	b2db      	uxtb	r3, r3
 8003554:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003556:	e025      	b.n	80035a4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003558:	f7fe ffec 	bl	8002534 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	683a      	ldr	r2, [r7, #0]
 8003564:	429a      	cmp	r2, r3
 8003566:	d302      	bcc.n	800356e <HAL_I2C_IsDeviceReady+0x13a>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d103      	bne.n	8003576 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	22a0      	movs	r2, #160	@ 0xa0
 8003572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b02      	cmp	r3, #2
 8003582:	bf0c      	ite	eq
 8003584:	2301      	moveq	r3, #1
 8003586:	2300      	movne	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800359a:	bf0c      	ite	eq
 800359c:	2301      	moveq	r3, #1
 800359e:	2300      	movne	r3, #0
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	2ba0      	cmp	r3, #160	@ 0xa0
 80035ae:	d005      	beq.n	80035bc <HAL_I2C_IsDeviceReady+0x188>
 80035b0:	7dfb      	ldrb	r3, [r7, #23]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d102      	bne.n	80035bc <HAL_I2C_IsDeviceReady+0x188>
 80035b6:	7dbb      	ldrb	r3, [r7, #22]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d0cd      	beq.n	8003558 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d129      	bne.n	8003626 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035e0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035e2:	2300      	movs	r3, #0
 80035e4:	613b      	str	r3, [r7, #16]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	613b      	str	r3, [r7, #16]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	613b      	str	r3, [r7, #16]
 80035f6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	2319      	movs	r3, #25
 80035fe:	2201      	movs	r2, #1
 8003600:	4921      	ldr	r1, [pc, #132]	@ (8003688 <HAL_I2C_IsDeviceReady+0x254>)
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 f9c2 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e036      	b.n	8003680 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2220      	movs	r2, #32
 8003616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	e02c      	b.n	8003680 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003634:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800363e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	9300      	str	r3, [sp, #0]
 8003644:	2319      	movs	r3, #25
 8003646:	2201      	movs	r2, #1
 8003648:	490f      	ldr	r1, [pc, #60]	@ (8003688 <HAL_I2C_IsDeviceReady+0x254>)
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f000 f99e 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e012      	b.n	8003680 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	3301      	adds	r3, #1
 800365e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	429a      	cmp	r2, r3
 8003666:	f4ff af32 	bcc.w	80034ce <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2220      	movs	r2, #32
 800366e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e000      	b.n	8003680 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800367e:	2302      	movs	r3, #2
  }
}
 8003680:	4618      	mov	r0, r3
 8003682:	3720      	adds	r7, #32
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	00100002 	.word	0x00100002
 800368c:	ffff0000 	.word	0xffff0000

08003690 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b088      	sub	sp, #32
 8003694:	af02      	add	r7, sp, #8
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	4608      	mov	r0, r1
 800369a:	4611      	mov	r1, r2
 800369c:	461a      	mov	r2, r3
 800369e:	4603      	mov	r3, r0
 80036a0:	817b      	strh	r3, [r7, #10]
 80036a2:	460b      	mov	r3, r1
 80036a4:	813b      	strh	r3, [r7, #8]
 80036a6:	4613      	mov	r3, r2
 80036a8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	6a3b      	ldr	r3, [r7, #32]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036c6:	68f8      	ldr	r0, [r7, #12]
 80036c8:	f000 f960 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00d      	beq.n	80036ee <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036e0:	d103      	bne.n	80036ea <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e05f      	b.n	80037ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036ee:	897b      	ldrh	r3, [r7, #10]
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	461a      	mov	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003700:	6a3a      	ldr	r2, [r7, #32]
 8003702:	492d      	ldr	r1, [pc, #180]	@ (80037b8 <I2C_RequestMemoryWrite+0x128>)
 8003704:	68f8      	ldr	r0, [r7, #12]
 8003706:	f000 f9bb 	bl	8003a80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e04c      	b.n	80037ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003714:	2300      	movs	r3, #0
 8003716:	617b      	str	r3, [r7, #20]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	695b      	ldr	r3, [r3, #20]
 800371e:	617b      	str	r3, [r7, #20]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	617b      	str	r3, [r7, #20]
 8003728:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800372a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800372c:	6a39      	ldr	r1, [r7, #32]
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f000 fa46 	bl	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00d      	beq.n	8003756 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	2b04      	cmp	r3, #4
 8003740:	d107      	bne.n	8003752 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003750:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e02b      	b.n	80037ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003756:	88fb      	ldrh	r3, [r7, #6]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d105      	bne.n	8003768 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800375c:	893b      	ldrh	r3, [r7, #8]
 800375e:	b2da      	uxtb	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	611a      	str	r2, [r3, #16]
 8003766:	e021      	b.n	80037ac <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003768:	893b      	ldrh	r3, [r7, #8]
 800376a:	0a1b      	lsrs	r3, r3, #8
 800376c:	b29b      	uxth	r3, r3
 800376e:	b2da      	uxtb	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003778:	6a39      	ldr	r1, [r7, #32]
 800377a:	68f8      	ldr	r0, [r7, #12]
 800377c:	f000 fa20 	bl	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00d      	beq.n	80037a2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378a:	2b04      	cmp	r3, #4
 800378c:	d107      	bne.n	800379e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800379c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e005      	b.n	80037ae <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037a2:	893b      	ldrh	r3, [r7, #8]
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3718      	adds	r7, #24
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	00010002 	.word	0x00010002

080037bc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b088      	sub	sp, #32
 80037c0:	af02      	add	r7, sp, #8
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	4608      	mov	r0, r1
 80037c6:	4611      	mov	r1, r2
 80037c8:	461a      	mov	r2, r3
 80037ca:	4603      	mov	r3, r0
 80037cc:	817b      	strh	r3, [r7, #10]
 80037ce:	460b      	mov	r3, r1
 80037d0:	813b      	strh	r3, [r7, #8]
 80037d2:	4613      	mov	r3, r2
 80037d4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80037e4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f8:	9300      	str	r3, [sp, #0]
 80037fa:	6a3b      	ldr	r3, [r7, #32]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f000 f8c2 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00d      	beq.n	800382a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003818:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800381c:	d103      	bne.n	8003826 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003824:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e0aa      	b.n	8003980 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800382a:	897b      	ldrh	r3, [r7, #10]
 800382c:	b2db      	uxtb	r3, r3
 800382e:	461a      	mov	r2, r3
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003838:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383c:	6a3a      	ldr	r2, [r7, #32]
 800383e:	4952      	ldr	r1, [pc, #328]	@ (8003988 <I2C_RequestMemoryRead+0x1cc>)
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f000 f91d 	bl	8003a80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d001      	beq.n	8003850 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e097      	b.n	8003980 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003850:	2300      	movs	r3, #0
 8003852:	617b      	str	r3, [r7, #20]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	617b      	str	r3, [r7, #20]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	617b      	str	r3, [r7, #20]
 8003864:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003868:	6a39      	ldr	r1, [r7, #32]
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 f9a8 	bl	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00d      	beq.n	8003892 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387a:	2b04      	cmp	r3, #4
 800387c:	d107      	bne.n	800388e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800388c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e076      	b.n	8003980 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003892:	88fb      	ldrh	r3, [r7, #6]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d105      	bne.n	80038a4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003898:	893b      	ldrh	r3, [r7, #8]
 800389a:	b2da      	uxtb	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	611a      	str	r2, [r3, #16]
 80038a2:	e021      	b.n	80038e8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80038a4:	893b      	ldrh	r3, [r7, #8]
 80038a6:	0a1b      	lsrs	r3, r3, #8
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038b4:	6a39      	ldr	r1, [r7, #32]
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 f982 	bl	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00d      	beq.n	80038de <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c6:	2b04      	cmp	r3, #4
 80038c8:	d107      	bne.n	80038da <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e050      	b.n	8003980 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038de:	893b      	ldrh	r3, [r7, #8]
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038ea:	6a39      	ldr	r1, [r7, #32]
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 f967 	bl	8003bc0 <I2C_WaitOnTXEFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00d      	beq.n	8003914 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fc:	2b04      	cmp	r3, #4
 80038fe:	d107      	bne.n	8003910 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800390e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e035      	b.n	8003980 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003922:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	2200      	movs	r2, #0
 800392c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f000 f82b 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00d      	beq.n	8003958 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003946:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800394a:	d103      	bne.n	8003954 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003952:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e013      	b.n	8003980 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003958:	897b      	ldrh	r3, [r7, #10]
 800395a:	b2db      	uxtb	r3, r3
 800395c:	f043 0301 	orr.w	r3, r3, #1
 8003960:	b2da      	uxtb	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396a:	6a3a      	ldr	r2, [r7, #32]
 800396c:	4906      	ldr	r1, [pc, #24]	@ (8003988 <I2C_RequestMemoryRead+0x1cc>)
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 f886 	bl	8003a80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e000      	b.n	8003980 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3718      	adds	r7, #24
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}
 8003988:	00010002 	.word	0x00010002

0800398c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	603b      	str	r3, [r7, #0]
 8003998:	4613      	mov	r3, r2
 800399a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800399c:	e048      	b.n	8003a30 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039a4:	d044      	beq.n	8003a30 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039a6:	f7fe fdc5 	bl	8002534 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d302      	bcc.n	80039bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d139      	bne.n	8003a30 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	0c1b      	lsrs	r3, r3, #16
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d10d      	bne.n	80039e2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	43da      	mvns	r2, r3
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	4013      	ands	r3, r2
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	bf0c      	ite	eq
 80039d8:	2301      	moveq	r3, #1
 80039da:	2300      	movne	r3, #0
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	461a      	mov	r2, r3
 80039e0:	e00c      	b.n	80039fc <I2C_WaitOnFlagUntilTimeout+0x70>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	43da      	mvns	r2, r3
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	4013      	ands	r3, r2
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	bf0c      	ite	eq
 80039f4:	2301      	moveq	r3, #1
 80039f6:	2300      	movne	r3, #0
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	461a      	mov	r2, r3
 80039fc:	79fb      	ldrb	r3, [r7, #7]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d116      	bne.n	8003a30 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1c:	f043 0220 	orr.w	r2, r3, #32
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e023      	b.n	8003a78 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	0c1b      	lsrs	r3, r3, #16
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d10d      	bne.n	8003a56 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	695b      	ldr	r3, [r3, #20]
 8003a40:	43da      	mvns	r2, r3
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	4013      	ands	r3, r2
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	bf0c      	ite	eq
 8003a4c:	2301      	moveq	r3, #1
 8003a4e:	2300      	movne	r3, #0
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	461a      	mov	r2, r3
 8003a54:	e00c      	b.n	8003a70 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	699b      	ldr	r3, [r3, #24]
 8003a5c:	43da      	mvns	r2, r3
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	4013      	ands	r3, r2
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	bf0c      	ite	eq
 8003a68:	2301      	moveq	r3, #1
 8003a6a:	2300      	movne	r3, #0
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	461a      	mov	r2, r3
 8003a70:	79fb      	ldrb	r3, [r7, #7]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d093      	beq.n	800399e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
 8003a8c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a8e:	e071      	b.n	8003b74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a9e:	d123      	bne.n	8003ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ab8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2220      	movs	r2, #32
 8003ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad4:	f043 0204 	orr.w	r2, r3, #4
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e067      	b.n	8003bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003aee:	d041      	beq.n	8003b74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003af0:	f7fe fd20 	bl	8002534 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d302      	bcc.n	8003b06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d136      	bne.n	8003b74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	0c1b      	lsrs	r3, r3, #16
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d10c      	bne.n	8003b2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	43da      	mvns	r2, r3
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	bf14      	ite	ne
 8003b22:	2301      	movne	r3, #1
 8003b24:	2300      	moveq	r3, #0
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	e00b      	b.n	8003b42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	43da      	mvns	r2, r3
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	4013      	ands	r3, r2
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	bf14      	ite	ne
 8003b3c:	2301      	movne	r3, #1
 8003b3e:	2300      	moveq	r3, #0
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d016      	beq.n	8003b74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b60:	f043 0220 	orr.w	r2, r3, #32
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e021      	b.n	8003bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	0c1b      	lsrs	r3, r3, #16
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d10c      	bne.n	8003b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	43da      	mvns	r2, r3
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	bf14      	ite	ne
 8003b90:	2301      	movne	r3, #1
 8003b92:	2300      	moveq	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	e00b      	b.n	8003bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	43da      	mvns	r2, r3
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	bf14      	ite	ne
 8003baa:	2301      	movne	r3, #1
 8003bac:	2300      	moveq	r3, #0
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f47f af6d 	bne.w	8003a90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bcc:	e034      	b.n	8003c38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f000 f8e3 	bl	8003d9a <I2C_IsAcknowledgeFailed>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e034      	b.n	8003c48 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003be4:	d028      	beq.n	8003c38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003be6:	f7fe fca5 	bl	8002534 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d302      	bcc.n	8003bfc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d11d      	bne.n	8003c38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c06:	2b80      	cmp	r3, #128	@ 0x80
 8003c08:	d016      	beq.n	8003c38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2220      	movs	r2, #32
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	f043 0220 	orr.w	r2, r3, #32
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e007      	b.n	8003c48 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c42:	2b80      	cmp	r3, #128	@ 0x80
 8003c44:	d1c3      	bne.n	8003bce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c5c:	e034      	b.n	8003cc8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f000 f89b 	bl	8003d9a <I2C_IsAcknowledgeFailed>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d001      	beq.n	8003c6e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e034      	b.n	8003cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c74:	d028      	beq.n	8003cc8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c76:	f7fe fc5d 	bl	8002534 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d302      	bcc.n	8003c8c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d11d      	bne.n	8003cc8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	f003 0304 	and.w	r3, r3, #4
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d016      	beq.n	8003cc8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb4:	f043 0220 	orr.w	r2, r3, #32
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e007      	b.n	8003cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	f003 0304 	and.w	r3, r3, #4
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	d1c3      	bne.n	8003c5e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cec:	e049      	b.n	8003d82 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	695b      	ldr	r3, [r3, #20]
 8003cf4:	f003 0310 	and.w	r3, r3, #16
 8003cf8:	2b10      	cmp	r3, #16
 8003cfa:	d119      	bne.n	8003d30 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f06f 0210 	mvn.w	r2, #16
 8003d04:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2220      	movs	r2, #32
 8003d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e030      	b.n	8003d92 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d30:	f7fe fc00 	bl	8002534 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	68ba      	ldr	r2, [r7, #8]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d302      	bcc.n	8003d46 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d11d      	bne.n	8003d82 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d50:	2b40      	cmp	r3, #64	@ 0x40
 8003d52:	d016      	beq.n	8003d82 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2220      	movs	r2, #32
 8003d5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6e:	f043 0220 	orr.w	r2, r3, #32
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e007      	b.n	8003d92 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d8c:	2b40      	cmp	r3, #64	@ 0x40
 8003d8e:	d1ae      	bne.n	8003cee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}

08003d9a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d9a:	b480      	push	{r7}
 8003d9c:	b083      	sub	sp, #12
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003db0:	d11b      	bne.n	8003dea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003dba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd6:	f043 0204 	orr.w	r2, r3, #4
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e000      	b.n	8003dec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003dfe:	4b06      	ldr	r3, [pc, #24]	@ (8003e18 <HAL_PWR_EnableBkUpAccess+0x20>)
 8003e00:	2201      	movs	r2, #1
 8003e02:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003e04:	4b05      	ldr	r3, [pc, #20]	@ (8003e1c <HAL_PWR_EnableBkUpAccess+0x24>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003e0a:	687b      	ldr	r3, [r7, #4]
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr
 8003e18:	420e0020 	.word	0x420e0020
 8003e1c:	40007000 	.word	0x40007000

08003e20 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8003e26:	4b06      	ldr	r3, [pc, #24]	@ (8003e40 <HAL_PWR_DisableBkUpAccess+0x20>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003e2c:	4b05      	ldr	r3, [pc, #20]	@ (8003e44 <HAL_PWR_DisableBkUpAccess+0x24>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003e32:	687b      	ldr	r3, [r7, #4]
}
 8003e34:	bf00      	nop
 8003e36:	370c      	adds	r7, #12
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr
 8003e40:	420e0020 	.word	0x420e0020
 8003e44:	40007000 	.word	0x40007000

08003e48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e267      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d075      	beq.n	8003f52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e66:	4b88      	ldr	r3, [pc, #544]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 030c 	and.w	r3, r3, #12
 8003e6e:	2b04      	cmp	r3, #4
 8003e70:	d00c      	beq.n	8003e8c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e72:	4b85      	ldr	r3, [pc, #532]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d112      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e7e:	4b82      	ldr	r3, [pc, #520]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e8a:	d10b      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e8c:	4b7e      	ldr	r3, [pc, #504]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d05b      	beq.n	8003f50 <HAL_RCC_OscConfig+0x108>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d157      	bne.n	8003f50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e242      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003eac:	d106      	bne.n	8003ebc <HAL_RCC_OscConfig+0x74>
 8003eae:	4b76      	ldr	r3, [pc, #472]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a75      	ldr	r2, [pc, #468]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003eb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eb8:	6013      	str	r3, [r2, #0]
 8003eba:	e01d      	b.n	8003ef8 <HAL_RCC_OscConfig+0xb0>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ec4:	d10c      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x98>
 8003ec6:	4b70      	ldr	r3, [pc, #448]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a6f      	ldr	r2, [pc, #444]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003ecc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ed0:	6013      	str	r3, [r2, #0]
 8003ed2:	4b6d      	ldr	r3, [pc, #436]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a6c      	ldr	r2, [pc, #432]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003ed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003edc:	6013      	str	r3, [r2, #0]
 8003ede:	e00b      	b.n	8003ef8 <HAL_RCC_OscConfig+0xb0>
 8003ee0:	4b69      	ldr	r3, [pc, #420]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a68      	ldr	r2, [pc, #416]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003ee6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	4b66      	ldr	r3, [pc, #408]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a65      	ldr	r2, [pc, #404]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003ef2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ef6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d013      	beq.n	8003f28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f00:	f7fe fb18 	bl	8002534 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f08:	f7fe fb14 	bl	8002534 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b64      	cmp	r3, #100	@ 0x64
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e207      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f1a:	4b5b      	ldr	r3, [pc, #364]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0f0      	beq.n	8003f08 <HAL_RCC_OscConfig+0xc0>
 8003f26:	e014      	b.n	8003f52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f28:	f7fe fb04 	bl	8002534 <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f30:	f7fe fb00 	bl	8002534 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b64      	cmp	r3, #100	@ 0x64
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e1f3      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f42:	4b51      	ldr	r3, [pc, #324]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1f0      	bne.n	8003f30 <HAL_RCC_OscConfig+0xe8>
 8003f4e:	e000      	b.n	8003f52 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d063      	beq.n	8004026 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f5e:	4b4a      	ldr	r3, [pc, #296]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f003 030c 	and.w	r3, r3, #12
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00b      	beq.n	8003f82 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f6a:	4b47      	ldr	r3, [pc, #284]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d11c      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f76:	4b44      	ldr	r3, [pc, #272]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d116      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f82:	4b41      	ldr	r3, [pc, #260]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d005      	beq.n	8003f9a <HAL_RCC_OscConfig+0x152>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d001      	beq.n	8003f9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e1c7      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f9a:	4b3b      	ldr	r3, [pc, #236]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	00db      	lsls	r3, r3, #3
 8003fa8:	4937      	ldr	r1, [pc, #220]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fae:	e03a      	b.n	8004026 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d020      	beq.n	8003ffa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fb8:	4b34      	ldr	r3, [pc, #208]	@ (800408c <HAL_RCC_OscConfig+0x244>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fbe:	f7fe fab9 	bl	8002534 <HAL_GetTick>
 8003fc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc4:	e008      	b.n	8003fd8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fc6:	f7fe fab5 	bl	8002534 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d901      	bls.n	8003fd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e1a8      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd8:	4b2b      	ldr	r3, [pc, #172]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d0f0      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe4:	4b28      	ldr	r3, [pc, #160]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	4925      	ldr	r1, [pc, #148]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	600b      	str	r3, [r1, #0]
 8003ff8:	e015      	b.n	8004026 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ffa:	4b24      	ldr	r3, [pc, #144]	@ (800408c <HAL_RCC_OscConfig+0x244>)
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004000:	f7fe fa98 	bl	8002534 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004008:	f7fe fa94 	bl	8002534 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b02      	cmp	r3, #2
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e187      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800401a:	4b1b      	ldr	r3, [pc, #108]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1f0      	bne.n	8004008 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0308 	and.w	r3, r3, #8
 800402e:	2b00      	cmp	r3, #0
 8004030:	d036      	beq.n	80040a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d016      	beq.n	8004068 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800403a:	4b15      	ldr	r3, [pc, #84]	@ (8004090 <HAL_RCC_OscConfig+0x248>)
 800403c:	2201      	movs	r2, #1
 800403e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004040:	f7fe fa78 	bl	8002534 <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004048:	f7fe fa74 	bl	8002534 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e167      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800405a:	4b0b      	ldr	r3, [pc, #44]	@ (8004088 <HAL_RCC_OscConfig+0x240>)
 800405c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0f0      	beq.n	8004048 <HAL_RCC_OscConfig+0x200>
 8004066:	e01b      	b.n	80040a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004068:	4b09      	ldr	r3, [pc, #36]	@ (8004090 <HAL_RCC_OscConfig+0x248>)
 800406a:	2200      	movs	r2, #0
 800406c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800406e:	f7fe fa61 	bl	8002534 <HAL_GetTick>
 8004072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004074:	e00e      	b.n	8004094 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004076:	f7fe fa5d 	bl	8002534 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d907      	bls.n	8004094 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e150      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
 8004088:	40023800 	.word	0x40023800
 800408c:	42470000 	.word	0x42470000
 8004090:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004094:	4b88      	ldr	r3, [pc, #544]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 8004096:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1ea      	bne.n	8004076 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0304 	and.w	r3, r3, #4
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f000 8097 	beq.w	80041dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ae:	2300      	movs	r3, #0
 80040b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040b2:	4b81      	ldr	r3, [pc, #516]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 80040b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d10f      	bne.n	80040de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040be:	2300      	movs	r3, #0
 80040c0:	60bb      	str	r3, [r7, #8]
 80040c2:	4b7d      	ldr	r3, [pc, #500]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 80040c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c6:	4a7c      	ldr	r2, [pc, #496]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 80040c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80040ce:	4b7a      	ldr	r3, [pc, #488]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 80040d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040d6:	60bb      	str	r3, [r7, #8]
 80040d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040da:	2301      	movs	r3, #1
 80040dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040de:	4b77      	ldr	r3, [pc, #476]	@ (80042bc <HAL_RCC_OscConfig+0x474>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d118      	bne.n	800411c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040ea:	4b74      	ldr	r3, [pc, #464]	@ (80042bc <HAL_RCC_OscConfig+0x474>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a73      	ldr	r2, [pc, #460]	@ (80042bc <HAL_RCC_OscConfig+0x474>)
 80040f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040f6:	f7fe fa1d 	bl	8002534 <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040fc:	e008      	b.n	8004110 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040fe:	f7fe fa19 	bl	8002534 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e10c      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004110:	4b6a      	ldr	r3, [pc, #424]	@ (80042bc <HAL_RCC_OscConfig+0x474>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0f0      	beq.n	80040fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d106      	bne.n	8004132 <HAL_RCC_OscConfig+0x2ea>
 8004124:	4b64      	ldr	r3, [pc, #400]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 8004126:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004128:	4a63      	ldr	r2, [pc, #396]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 800412a:	f043 0301 	orr.w	r3, r3, #1
 800412e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004130:	e01c      	b.n	800416c <HAL_RCC_OscConfig+0x324>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	2b05      	cmp	r3, #5
 8004138:	d10c      	bne.n	8004154 <HAL_RCC_OscConfig+0x30c>
 800413a:	4b5f      	ldr	r3, [pc, #380]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 800413c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800413e:	4a5e      	ldr	r2, [pc, #376]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 8004140:	f043 0304 	orr.w	r3, r3, #4
 8004144:	6713      	str	r3, [r2, #112]	@ 0x70
 8004146:	4b5c      	ldr	r3, [pc, #368]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 8004148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800414a:	4a5b      	ldr	r2, [pc, #364]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 800414c:	f043 0301 	orr.w	r3, r3, #1
 8004150:	6713      	str	r3, [r2, #112]	@ 0x70
 8004152:	e00b      	b.n	800416c <HAL_RCC_OscConfig+0x324>
 8004154:	4b58      	ldr	r3, [pc, #352]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 8004156:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004158:	4a57      	ldr	r2, [pc, #348]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 800415a:	f023 0301 	bic.w	r3, r3, #1
 800415e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004160:	4b55      	ldr	r3, [pc, #340]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 8004162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004164:	4a54      	ldr	r2, [pc, #336]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 8004166:	f023 0304 	bic.w	r3, r3, #4
 800416a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d015      	beq.n	80041a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004174:	f7fe f9de 	bl	8002534 <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800417a:	e00a      	b.n	8004192 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800417c:	f7fe f9da 	bl	8002534 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	f241 3288 	movw	r2, #5000	@ 0x1388
 800418a:	4293      	cmp	r3, r2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e0cb      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004192:	4b49      	ldr	r3, [pc, #292]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 8004194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004196:	f003 0302 	and.w	r3, r3, #2
 800419a:	2b00      	cmp	r3, #0
 800419c:	d0ee      	beq.n	800417c <HAL_RCC_OscConfig+0x334>
 800419e:	e014      	b.n	80041ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a0:	f7fe f9c8 	bl	8002534 <HAL_GetTick>
 80041a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041a6:	e00a      	b.n	80041be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041a8:	f7fe f9c4 	bl	8002534 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e0b5      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041be:	4b3e      	ldr	r3, [pc, #248]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 80041c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1ee      	bne.n	80041a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041ca:	7dfb      	ldrb	r3, [r7, #23]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d105      	bne.n	80041dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d0:	4b39      	ldr	r3, [pc, #228]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 80041d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d4:	4a38      	ldr	r2, [pc, #224]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 80041d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f000 80a1 	beq.w	8004328 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041e6:	4b34      	ldr	r3, [pc, #208]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f003 030c 	and.w	r3, r3, #12
 80041ee:	2b08      	cmp	r3, #8
 80041f0:	d05c      	beq.n	80042ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d141      	bne.n	800427e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041fa:	4b31      	ldr	r3, [pc, #196]	@ (80042c0 <HAL_RCC_OscConfig+0x478>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004200:	f7fe f998 	bl	8002534 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004208:	f7fe f994 	bl	8002534 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e087      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800421a:	4b27      	ldr	r3, [pc, #156]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1f0      	bne.n	8004208 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	69da      	ldr	r2, [r3, #28]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	431a      	orrs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004234:	019b      	lsls	r3, r3, #6
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800423c:	085b      	lsrs	r3, r3, #1
 800423e:	3b01      	subs	r3, #1
 8004240:	041b      	lsls	r3, r3, #16
 8004242:	431a      	orrs	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004248:	061b      	lsls	r3, r3, #24
 800424a:	491b      	ldr	r1, [pc, #108]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 800424c:	4313      	orrs	r3, r2
 800424e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004250:	4b1b      	ldr	r3, [pc, #108]	@ (80042c0 <HAL_RCC_OscConfig+0x478>)
 8004252:	2201      	movs	r2, #1
 8004254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004256:	f7fe f96d 	bl	8002534 <HAL_GetTick>
 800425a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800425c:	e008      	b.n	8004270 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800425e:	f7fe f969 	bl	8002534 <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d901      	bls.n	8004270 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e05c      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004270:	4b11      	ldr	r3, [pc, #68]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d0f0      	beq.n	800425e <HAL_RCC_OscConfig+0x416>
 800427c:	e054      	b.n	8004328 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800427e:	4b10      	ldr	r3, [pc, #64]	@ (80042c0 <HAL_RCC_OscConfig+0x478>)
 8004280:	2200      	movs	r2, #0
 8004282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004284:	f7fe f956 	bl	8002534 <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800428c:	f7fe f952 	bl	8002534 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b02      	cmp	r3, #2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e045      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800429e:	4b06      	ldr	r3, [pc, #24]	@ (80042b8 <HAL_RCC_OscConfig+0x470>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1f0      	bne.n	800428c <HAL_RCC_OscConfig+0x444>
 80042aa:	e03d      	b.n	8004328 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d107      	bne.n	80042c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e038      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
 80042b8:	40023800 	.word	0x40023800
 80042bc:	40007000 	.word	0x40007000
 80042c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004334 <HAL_RCC_OscConfig+0x4ec>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d028      	beq.n	8004324 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042dc:	429a      	cmp	r2, r3
 80042de:	d121      	bne.n	8004324 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d11a      	bne.n	8004324 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80042f4:	4013      	ands	r3, r2
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d111      	bne.n	8004324 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800430a:	085b      	lsrs	r3, r3, #1
 800430c:	3b01      	subs	r3, #1
 800430e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004310:	429a      	cmp	r2, r3
 8004312:	d107      	bne.n	8004324 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800431e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004320:	429a      	cmp	r2, r3
 8004322:	d001      	beq.n	8004328 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e000      	b.n	800432a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	3718      	adds	r7, #24
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	40023800 	.word	0x40023800

08004338 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e0cc      	b.n	80044e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800434c:	4b68      	ldr	r3, [pc, #416]	@ (80044f0 <HAL_RCC_ClockConfig+0x1b8>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0307 	and.w	r3, r3, #7
 8004354:	683a      	ldr	r2, [r7, #0]
 8004356:	429a      	cmp	r2, r3
 8004358:	d90c      	bls.n	8004374 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800435a:	4b65      	ldr	r3, [pc, #404]	@ (80044f0 <HAL_RCC_ClockConfig+0x1b8>)
 800435c:	683a      	ldr	r2, [r7, #0]
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004362:	4b63      	ldr	r3, [pc, #396]	@ (80044f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0307 	and.w	r3, r3, #7
 800436a:	683a      	ldr	r2, [r7, #0]
 800436c:	429a      	cmp	r2, r3
 800436e:	d001      	beq.n	8004374 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e0b8      	b.n	80044e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d020      	beq.n	80043c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0304 	and.w	r3, r3, #4
 8004388:	2b00      	cmp	r3, #0
 800438a:	d005      	beq.n	8004398 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800438c:	4b59      	ldr	r3, [pc, #356]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	4a58      	ldr	r2, [pc, #352]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004392:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004396:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0308 	and.w	r3, r3, #8
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d005      	beq.n	80043b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043a4:	4b53      	ldr	r3, [pc, #332]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	4a52      	ldr	r2, [pc, #328]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 80043aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80043ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043b0:	4b50      	ldr	r3, [pc, #320]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	494d      	ldr	r1, [pc, #308]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d044      	beq.n	8004458 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d107      	bne.n	80043e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043d6:	4b47      	ldr	r3, [pc, #284]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d119      	bne.n	8004416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e07f      	b.n	80044e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d003      	beq.n	80043f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043f2:	2b03      	cmp	r3, #3
 80043f4:	d107      	bne.n	8004406 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043f6:	4b3f      	ldr	r3, [pc, #252]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d109      	bne.n	8004416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e06f      	b.n	80044e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004406:	4b3b      	ldr	r3, [pc, #236]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e067      	b.n	80044e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004416:	4b37      	ldr	r3, [pc, #220]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f023 0203 	bic.w	r2, r3, #3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	4934      	ldr	r1, [pc, #208]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004424:	4313      	orrs	r3, r2
 8004426:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004428:	f7fe f884 	bl	8002534 <HAL_GetTick>
 800442c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800442e:	e00a      	b.n	8004446 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004430:	f7fe f880 	bl	8002534 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800443e:	4293      	cmp	r3, r2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e04f      	b.n	80044e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004446:	4b2b      	ldr	r3, [pc, #172]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f003 020c 	and.w	r2, r3, #12
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	429a      	cmp	r2, r3
 8004456:	d1eb      	bne.n	8004430 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004458:	4b25      	ldr	r3, [pc, #148]	@ (80044f0 <HAL_RCC_ClockConfig+0x1b8>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	429a      	cmp	r2, r3
 8004464:	d20c      	bcs.n	8004480 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004466:	4b22      	ldr	r3, [pc, #136]	@ (80044f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	b2d2      	uxtb	r2, r2
 800446c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800446e:	4b20      	ldr	r3, [pc, #128]	@ (80044f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0307 	and.w	r3, r3, #7
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	429a      	cmp	r2, r3
 800447a:	d001      	beq.n	8004480 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e032      	b.n	80044e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0304 	and.w	r3, r3, #4
 8004488:	2b00      	cmp	r3, #0
 800448a:	d008      	beq.n	800449e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800448c:	4b19      	ldr	r3, [pc, #100]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	4916      	ldr	r1, [pc, #88]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 800449a:	4313      	orrs	r3, r2
 800449c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0308 	and.w	r3, r3, #8
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d009      	beq.n	80044be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044aa:	4b12      	ldr	r3, [pc, #72]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	00db      	lsls	r3, r3, #3
 80044b8:	490e      	ldr	r1, [pc, #56]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044be:	f000 f821 	bl	8004504 <HAL_RCC_GetSysClockFreq>
 80044c2:	4602      	mov	r2, r0
 80044c4:	4b0b      	ldr	r3, [pc, #44]	@ (80044f4 <HAL_RCC_ClockConfig+0x1bc>)
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	091b      	lsrs	r3, r3, #4
 80044ca:	f003 030f 	and.w	r3, r3, #15
 80044ce:	490a      	ldr	r1, [pc, #40]	@ (80044f8 <HAL_RCC_ClockConfig+0x1c0>)
 80044d0:	5ccb      	ldrb	r3, [r1, r3]
 80044d2:	fa22 f303 	lsr.w	r3, r2, r3
 80044d6:	4a09      	ldr	r2, [pc, #36]	@ (80044fc <HAL_RCC_ClockConfig+0x1c4>)
 80044d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80044da:	4b09      	ldr	r3, [pc, #36]	@ (8004500 <HAL_RCC_ClockConfig+0x1c8>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4618      	mov	r0, r3
 80044e0:	f7fd ffe4 	bl	80024ac <HAL_InitTick>

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	40023c00 	.word	0x40023c00
 80044f4:	40023800 	.word	0x40023800
 80044f8:	08008770 	.word	0x08008770
 80044fc:	20000004 	.word	0x20000004
 8004500:	20000008 	.word	0x20000008

08004504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004504:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004508:	b090      	sub	sp, #64	@ 0x40
 800450a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800450c:	2300      	movs	r3, #0
 800450e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004510:	2300      	movs	r3, #0
 8004512:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004514:	2300      	movs	r3, #0
 8004516:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004518:	2300      	movs	r3, #0
 800451a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800451c:	4b59      	ldr	r3, [pc, #356]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x180>)
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f003 030c 	and.w	r3, r3, #12
 8004524:	2b08      	cmp	r3, #8
 8004526:	d00d      	beq.n	8004544 <HAL_RCC_GetSysClockFreq+0x40>
 8004528:	2b08      	cmp	r3, #8
 800452a:	f200 80a1 	bhi.w	8004670 <HAL_RCC_GetSysClockFreq+0x16c>
 800452e:	2b00      	cmp	r3, #0
 8004530:	d002      	beq.n	8004538 <HAL_RCC_GetSysClockFreq+0x34>
 8004532:	2b04      	cmp	r3, #4
 8004534:	d003      	beq.n	800453e <HAL_RCC_GetSysClockFreq+0x3a>
 8004536:	e09b      	b.n	8004670 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004538:	4b53      	ldr	r3, [pc, #332]	@ (8004688 <HAL_RCC_GetSysClockFreq+0x184>)
 800453a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800453c:	e09b      	b.n	8004676 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800453e:	4b53      	ldr	r3, [pc, #332]	@ (800468c <HAL_RCC_GetSysClockFreq+0x188>)
 8004540:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004542:	e098      	b.n	8004676 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004544:	4b4f      	ldr	r3, [pc, #316]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x180>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800454c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800454e:	4b4d      	ldr	r3, [pc, #308]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x180>)
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d028      	beq.n	80045ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800455a:	4b4a      	ldr	r3, [pc, #296]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x180>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	099b      	lsrs	r3, r3, #6
 8004560:	2200      	movs	r2, #0
 8004562:	623b      	str	r3, [r7, #32]
 8004564:	627a      	str	r2, [r7, #36]	@ 0x24
 8004566:	6a3b      	ldr	r3, [r7, #32]
 8004568:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800456c:	2100      	movs	r1, #0
 800456e:	4b47      	ldr	r3, [pc, #284]	@ (800468c <HAL_RCC_GetSysClockFreq+0x188>)
 8004570:	fb03 f201 	mul.w	r2, r3, r1
 8004574:	2300      	movs	r3, #0
 8004576:	fb00 f303 	mul.w	r3, r0, r3
 800457a:	4413      	add	r3, r2
 800457c:	4a43      	ldr	r2, [pc, #268]	@ (800468c <HAL_RCC_GetSysClockFreq+0x188>)
 800457e:	fba0 1202 	umull	r1, r2, r0, r2
 8004582:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004584:	460a      	mov	r2, r1
 8004586:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004588:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800458a:	4413      	add	r3, r2
 800458c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800458e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004590:	2200      	movs	r2, #0
 8004592:	61bb      	str	r3, [r7, #24]
 8004594:	61fa      	str	r2, [r7, #28]
 8004596:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800459a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800459e:	f7fb fe17 	bl	80001d0 <__aeabi_uldivmod>
 80045a2:	4602      	mov	r2, r0
 80045a4:	460b      	mov	r3, r1
 80045a6:	4613      	mov	r3, r2
 80045a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045aa:	e053      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045ac:	4b35      	ldr	r3, [pc, #212]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x180>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	099b      	lsrs	r3, r3, #6
 80045b2:	2200      	movs	r2, #0
 80045b4:	613b      	str	r3, [r7, #16]
 80045b6:	617a      	str	r2, [r7, #20]
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80045be:	f04f 0b00 	mov.w	fp, #0
 80045c2:	4652      	mov	r2, sl
 80045c4:	465b      	mov	r3, fp
 80045c6:	f04f 0000 	mov.w	r0, #0
 80045ca:	f04f 0100 	mov.w	r1, #0
 80045ce:	0159      	lsls	r1, r3, #5
 80045d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045d4:	0150      	lsls	r0, r2, #5
 80045d6:	4602      	mov	r2, r0
 80045d8:	460b      	mov	r3, r1
 80045da:	ebb2 080a 	subs.w	r8, r2, sl
 80045de:	eb63 090b 	sbc.w	r9, r3, fp
 80045e2:	f04f 0200 	mov.w	r2, #0
 80045e6:	f04f 0300 	mov.w	r3, #0
 80045ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80045ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80045f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80045f6:	ebb2 0408 	subs.w	r4, r2, r8
 80045fa:	eb63 0509 	sbc.w	r5, r3, r9
 80045fe:	f04f 0200 	mov.w	r2, #0
 8004602:	f04f 0300 	mov.w	r3, #0
 8004606:	00eb      	lsls	r3, r5, #3
 8004608:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800460c:	00e2      	lsls	r2, r4, #3
 800460e:	4614      	mov	r4, r2
 8004610:	461d      	mov	r5, r3
 8004612:	eb14 030a 	adds.w	r3, r4, sl
 8004616:	603b      	str	r3, [r7, #0]
 8004618:	eb45 030b 	adc.w	r3, r5, fp
 800461c:	607b      	str	r3, [r7, #4]
 800461e:	f04f 0200 	mov.w	r2, #0
 8004622:	f04f 0300 	mov.w	r3, #0
 8004626:	e9d7 4500 	ldrd	r4, r5, [r7]
 800462a:	4629      	mov	r1, r5
 800462c:	028b      	lsls	r3, r1, #10
 800462e:	4621      	mov	r1, r4
 8004630:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004634:	4621      	mov	r1, r4
 8004636:	028a      	lsls	r2, r1, #10
 8004638:	4610      	mov	r0, r2
 800463a:	4619      	mov	r1, r3
 800463c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800463e:	2200      	movs	r2, #0
 8004640:	60bb      	str	r3, [r7, #8]
 8004642:	60fa      	str	r2, [r7, #12]
 8004644:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004648:	f7fb fdc2 	bl	80001d0 <__aeabi_uldivmod>
 800464c:	4602      	mov	r2, r0
 800464e:	460b      	mov	r3, r1
 8004650:	4613      	mov	r3, r2
 8004652:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004654:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <HAL_RCC_GetSysClockFreq+0x180>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	0c1b      	lsrs	r3, r3, #16
 800465a:	f003 0303 	and.w	r3, r3, #3
 800465e:	3301      	adds	r3, #1
 8004660:	005b      	lsls	r3, r3, #1
 8004662:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004664:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004668:	fbb2 f3f3 	udiv	r3, r2, r3
 800466c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800466e:	e002      	b.n	8004676 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004670:	4b05      	ldr	r3, [pc, #20]	@ (8004688 <HAL_RCC_GetSysClockFreq+0x184>)
 8004672:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004674:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004678:	4618      	mov	r0, r3
 800467a:	3740      	adds	r7, #64	@ 0x40
 800467c:	46bd      	mov	sp, r7
 800467e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004682:	bf00      	nop
 8004684:	40023800 	.word	0x40023800
 8004688:	00f42400 	.word	0x00f42400
 800468c:	017d7840 	.word	0x017d7840

08004690 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004690:	b480      	push	{r7}
 8004692:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004694:	4b03      	ldr	r3, [pc, #12]	@ (80046a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004696:	681b      	ldr	r3, [r3, #0]
}
 8004698:	4618      	mov	r0, r3
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop
 80046a4:	20000004 	.word	0x20000004

080046a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046ac:	f7ff fff0 	bl	8004690 <HAL_RCC_GetHCLKFreq>
 80046b0:	4602      	mov	r2, r0
 80046b2:	4b05      	ldr	r3, [pc, #20]	@ (80046c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	0a9b      	lsrs	r3, r3, #10
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	4903      	ldr	r1, [pc, #12]	@ (80046cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80046be:	5ccb      	ldrb	r3, [r1, r3]
 80046c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	40023800 	.word	0x40023800
 80046cc:	08008780 	.word	0x08008780

080046d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e041      	b.n	8004766 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d106      	bne.n	80046fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f7fd fd44 	bl	8002184 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	3304      	adds	r3, #4
 800470c:	4619      	mov	r1, r3
 800470e:	4610      	mov	r0, r2
 8004710:	f000 fd96 	bl	8005240 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3708      	adds	r7, #8
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
	...

08004770 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800477e:	b2db      	uxtb	r3, r3
 8004780:	2b01      	cmp	r3, #1
 8004782:	d001      	beq.n	8004788 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e04e      	b.n	8004826 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2202      	movs	r2, #2
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68da      	ldr	r2, [r3, #12]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f042 0201 	orr.w	r2, r2, #1
 800479e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a23      	ldr	r2, [pc, #140]	@ (8004834 <HAL_TIM_Base_Start_IT+0xc4>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d022      	beq.n	80047f0 <HAL_TIM_Base_Start_IT+0x80>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047b2:	d01d      	beq.n	80047f0 <HAL_TIM_Base_Start_IT+0x80>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a1f      	ldr	r2, [pc, #124]	@ (8004838 <HAL_TIM_Base_Start_IT+0xc8>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d018      	beq.n	80047f0 <HAL_TIM_Base_Start_IT+0x80>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a1e      	ldr	r2, [pc, #120]	@ (800483c <HAL_TIM_Base_Start_IT+0xcc>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d013      	beq.n	80047f0 <HAL_TIM_Base_Start_IT+0x80>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a1c      	ldr	r2, [pc, #112]	@ (8004840 <HAL_TIM_Base_Start_IT+0xd0>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d00e      	beq.n	80047f0 <HAL_TIM_Base_Start_IT+0x80>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004844 <HAL_TIM_Base_Start_IT+0xd4>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d009      	beq.n	80047f0 <HAL_TIM_Base_Start_IT+0x80>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a19      	ldr	r2, [pc, #100]	@ (8004848 <HAL_TIM_Base_Start_IT+0xd8>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d004      	beq.n	80047f0 <HAL_TIM_Base_Start_IT+0x80>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a18      	ldr	r2, [pc, #96]	@ (800484c <HAL_TIM_Base_Start_IT+0xdc>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d111      	bne.n	8004814 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f003 0307 	and.w	r3, r3, #7
 80047fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2b06      	cmp	r3, #6
 8004800:	d010      	beq.n	8004824 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f042 0201 	orr.w	r2, r2, #1
 8004810:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004812:	e007      	b.n	8004824 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f042 0201 	orr.w	r2, r2, #1
 8004822:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3714      	adds	r7, #20
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	40010000 	.word	0x40010000
 8004838:	40000400 	.word	0x40000400
 800483c:	40000800 	.word	0x40000800
 8004840:	40000c00 	.word	0x40000c00
 8004844:	40010400 	.word	0x40010400
 8004848:	40014000 	.word	0x40014000
 800484c:	40001800 	.word	0x40001800

08004850 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e041      	b.n	80048e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d106      	bne.n	800487c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 f839 	bl	80048ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2202      	movs	r2, #2
 8004880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	3304      	adds	r3, #4
 800488c:	4619      	mov	r1, r3
 800488e:	4610      	mov	r0, r2
 8004890:	f000 fcd6 	bl	8005240 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3708      	adds	r7, #8
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}

080048ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b083      	sub	sp, #12
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80048f6:	bf00      	nop
 80048f8:	370c      	adds	r7, #12
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
	...

08004904 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d109      	bne.n	8004928 <HAL_TIM_PWM_Start+0x24>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b01      	cmp	r3, #1
 800491e:	bf14      	ite	ne
 8004920:	2301      	movne	r3, #1
 8004922:	2300      	moveq	r3, #0
 8004924:	b2db      	uxtb	r3, r3
 8004926:	e022      	b.n	800496e <HAL_TIM_PWM_Start+0x6a>
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	2b04      	cmp	r3, #4
 800492c:	d109      	bne.n	8004942 <HAL_TIM_PWM_Start+0x3e>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b01      	cmp	r3, #1
 8004938:	bf14      	ite	ne
 800493a:	2301      	movne	r3, #1
 800493c:	2300      	moveq	r3, #0
 800493e:	b2db      	uxtb	r3, r3
 8004940:	e015      	b.n	800496e <HAL_TIM_PWM_Start+0x6a>
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	2b08      	cmp	r3, #8
 8004946:	d109      	bne.n	800495c <HAL_TIM_PWM_Start+0x58>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800494e:	b2db      	uxtb	r3, r3
 8004950:	2b01      	cmp	r3, #1
 8004952:	bf14      	ite	ne
 8004954:	2301      	movne	r3, #1
 8004956:	2300      	moveq	r3, #0
 8004958:	b2db      	uxtb	r3, r3
 800495a:	e008      	b.n	800496e <HAL_TIM_PWM_Start+0x6a>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b01      	cmp	r3, #1
 8004966:	bf14      	ite	ne
 8004968:	2301      	movne	r3, #1
 800496a:	2300      	moveq	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d001      	beq.n	8004976 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e07c      	b.n	8004a70 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d104      	bne.n	8004986 <HAL_TIM_PWM_Start+0x82>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004984:	e013      	b.n	80049ae <HAL_TIM_PWM_Start+0xaa>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b04      	cmp	r3, #4
 800498a:	d104      	bne.n	8004996 <HAL_TIM_PWM_Start+0x92>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004994:	e00b      	b.n	80049ae <HAL_TIM_PWM_Start+0xaa>
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	2b08      	cmp	r3, #8
 800499a:	d104      	bne.n	80049a6 <HAL_TIM_PWM_Start+0xa2>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049a4:	e003      	b.n	80049ae <HAL_TIM_PWM_Start+0xaa>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2202      	movs	r2, #2
 80049aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2201      	movs	r2, #1
 80049b4:	6839      	ldr	r1, [r7, #0]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f000 ff32 	bl	8005820 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004a78 <HAL_TIM_PWM_Start+0x174>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d004      	beq.n	80049d0 <HAL_TIM_PWM_Start+0xcc>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a2c      	ldr	r2, [pc, #176]	@ (8004a7c <HAL_TIM_PWM_Start+0x178>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d101      	bne.n	80049d4 <HAL_TIM_PWM_Start+0xd0>
 80049d0:	2301      	movs	r3, #1
 80049d2:	e000      	b.n	80049d6 <HAL_TIM_PWM_Start+0xd2>
 80049d4:	2300      	movs	r3, #0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d007      	beq.n	80049ea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a22      	ldr	r2, [pc, #136]	@ (8004a78 <HAL_TIM_PWM_Start+0x174>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d022      	beq.n	8004a3a <HAL_TIM_PWM_Start+0x136>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049fc:	d01d      	beq.n	8004a3a <HAL_TIM_PWM_Start+0x136>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a1f      	ldr	r2, [pc, #124]	@ (8004a80 <HAL_TIM_PWM_Start+0x17c>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d018      	beq.n	8004a3a <HAL_TIM_PWM_Start+0x136>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004a84 <HAL_TIM_PWM_Start+0x180>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d013      	beq.n	8004a3a <HAL_TIM_PWM_Start+0x136>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a1c      	ldr	r2, [pc, #112]	@ (8004a88 <HAL_TIM_PWM_Start+0x184>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d00e      	beq.n	8004a3a <HAL_TIM_PWM_Start+0x136>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a16      	ldr	r2, [pc, #88]	@ (8004a7c <HAL_TIM_PWM_Start+0x178>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d009      	beq.n	8004a3a <HAL_TIM_PWM_Start+0x136>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a18      	ldr	r2, [pc, #96]	@ (8004a8c <HAL_TIM_PWM_Start+0x188>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d004      	beq.n	8004a3a <HAL_TIM_PWM_Start+0x136>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a16      	ldr	r2, [pc, #88]	@ (8004a90 <HAL_TIM_PWM_Start+0x18c>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d111      	bne.n	8004a5e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	f003 0307 	and.w	r3, r3, #7
 8004a44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2b06      	cmp	r3, #6
 8004a4a:	d010      	beq.n	8004a6e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f042 0201 	orr.w	r2, r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a5c:	e007      	b.n	8004a6e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f042 0201 	orr.w	r2, r2, #1
 8004a6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3710      	adds	r7, #16
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	40010000 	.word	0x40010000
 8004a7c:	40010400 	.word	0x40010400
 8004a80:	40000400 	.word	0x40000400
 8004a84:	40000800 	.word	0x40000800
 8004a88:	40000c00 	.word	0x40000c00
 8004a8c:	40014000 	.word	0x40014000
 8004a90:	40001800 	.word	0x40001800

08004a94 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b086      	sub	sp, #24
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d101      	bne.n	8004aa8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e097      	b.n	8004bd8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d106      	bne.n	8004ac2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f7fd fac7 	bl	8002050 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2202      	movs	r2, #2
 8004ac6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6812      	ldr	r2, [r2, #0]
 8004ad4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ad8:	f023 0307 	bic.w	r3, r3, #7
 8004adc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	3304      	adds	r3, #4
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	4610      	mov	r0, r2
 8004aea:	f000 fba9 	bl	8005240 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b16:	f023 0303 	bic.w	r3, r3, #3
 8004b1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	689a      	ldr	r2, [r3, #8]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	021b      	lsls	r3, r3, #8
 8004b26:	4313      	orrs	r3, r2
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004b34:	f023 030c 	bic.w	r3, r3, #12
 8004b38:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b40:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	68da      	ldr	r2, [r3, #12]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	69db      	ldr	r3, [r3, #28]
 8004b4e:	021b      	lsls	r3, r3, #8
 8004b50:	4313      	orrs	r3, r2
 8004b52:	693a      	ldr	r2, [r7, #16]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	011a      	lsls	r2, r3, #4
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	031b      	lsls	r3, r3, #12
 8004b64:	4313      	orrs	r3, r2
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004b72:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004b7a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	695b      	ldr	r3, [r3, #20]
 8004b84:	011b      	lsls	r3, r3, #4
 8004b86:	4313      	orrs	r3, r2
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3718      	adds	r7, #24
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bf0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bf8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c00:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c08:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d110      	bne.n	8004c32 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d102      	bne.n	8004c1c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c16:	7b7b      	ldrb	r3, [r7, #13]
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d001      	beq.n	8004c20 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e069      	b.n	8004cf4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2202      	movs	r2, #2
 8004c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c30:	e031      	b.n	8004c96 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b04      	cmp	r3, #4
 8004c36:	d110      	bne.n	8004c5a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c38:	7bbb      	ldrb	r3, [r7, #14]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d102      	bne.n	8004c44 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c3e:	7b3b      	ldrb	r3, [r7, #12]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d001      	beq.n	8004c48 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e055      	b.n	8004cf4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c58:	e01d      	b.n	8004c96 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c5a:	7bfb      	ldrb	r3, [r7, #15]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d108      	bne.n	8004c72 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c60:	7bbb      	ldrb	r3, [r7, #14]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d105      	bne.n	8004c72 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c66:	7b7b      	ldrb	r3, [r7, #13]
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d102      	bne.n	8004c72 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c6c:	7b3b      	ldrb	r3, [r7, #12]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d001      	beq.n	8004c76 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e03e      	b.n	8004cf4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2202      	movs	r2, #2
 8004c7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2202      	movs	r2, #2
 8004c82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2202      	movs	r2, #2
 8004c8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2202      	movs	r2, #2
 8004c92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d003      	beq.n	8004ca4 <HAL_TIM_Encoder_Start+0xc4>
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	2b04      	cmp	r3, #4
 8004ca0:	d008      	beq.n	8004cb4 <HAL_TIM_Encoder_Start+0xd4>
 8004ca2:	e00f      	b.n	8004cc4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	2100      	movs	r1, #0
 8004cac:	4618      	mov	r0, r3
 8004cae:	f000 fdb7 	bl	8005820 <TIM_CCxChannelCmd>
      break;
 8004cb2:	e016      	b.n	8004ce2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	2104      	movs	r1, #4
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f000 fdaf 	bl	8005820 <TIM_CCxChannelCmd>
      break;
 8004cc2:	e00e      	b.n	8004ce2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	2100      	movs	r1, #0
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f000 fda7 	bl	8005820 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	2104      	movs	r1, #4
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 fda0 	bl	8005820 <TIM_CCxChannelCmd>
      break;
 8004ce0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f042 0201 	orr.w	r2, r2, #1
 8004cf0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004cf2:	2300      	movs	r3, #0
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	691b      	ldr	r3, [r3, #16]
 8004d12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d020      	beq.n	8004d60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d01b      	beq.n	8004d60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f06f 0202 	mvn.w	r2, #2
 8004d30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	f003 0303 	and.w	r3, r3, #3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 fa5b 	bl	8005202 <HAL_TIM_IC_CaptureCallback>
 8004d4c:	e005      	b.n	8004d5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 fa4d 	bl	80051ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 fa5e 	bl	8005216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	f003 0304 	and.w	r3, r3, #4
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d020      	beq.n	8004dac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f003 0304 	and.w	r3, r3, #4
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d01b      	beq.n	8004dac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f06f 0204 	mvn.w	r2, #4
 8004d7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2202      	movs	r2, #2
 8004d82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d003      	beq.n	8004d9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 fa35 	bl	8005202 <HAL_TIM_IC_CaptureCallback>
 8004d98:	e005      	b.n	8004da6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 fa27 	bl	80051ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f000 fa38 	bl	8005216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	f003 0308 	and.w	r3, r3, #8
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d020      	beq.n	8004df8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f003 0308 	and.w	r3, r3, #8
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d01b      	beq.n	8004df8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f06f 0208 	mvn.w	r2, #8
 8004dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2204      	movs	r2, #4
 8004dce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d003      	beq.n	8004de6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 fa0f 	bl	8005202 <HAL_TIM_IC_CaptureCallback>
 8004de4:	e005      	b.n	8004df2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 fa01 	bl	80051ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 fa12 	bl	8005216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	f003 0310 	and.w	r3, r3, #16
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d020      	beq.n	8004e44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f003 0310 	and.w	r3, r3, #16
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d01b      	beq.n	8004e44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f06f 0210 	mvn.w	r2, #16
 8004e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2208      	movs	r2, #8
 8004e1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	69db      	ldr	r3, [r3, #28]
 8004e22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 f9e9 	bl	8005202 <HAL_TIM_IC_CaptureCallback>
 8004e30:	e005      	b.n	8004e3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 f9db 	bl	80051ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 f9ec 	bl	8005216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00c      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d007      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f06f 0201 	mvn.w	r2, #1
 8004e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f7fb fcd2 	bl	800080c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00c      	beq.n	8004e8c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d007      	beq.n	8004e8c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f000 fdc8 	bl	8005a1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00c      	beq.n	8004eb0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d007      	beq.n	8004eb0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 f9bd 	bl	800522a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	f003 0320 	and.w	r3, r3, #32
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00c      	beq.n	8004ed4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f003 0320 	and.w	r3, r3, #32
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d007      	beq.n	8004ed4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f06f 0220 	mvn.w	r2, #32
 8004ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f000 fd9a 	bl	8005a08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ed4:	bf00      	nop
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b086      	sub	sp, #24
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d101      	bne.n	8004efa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ef6:	2302      	movs	r3, #2
 8004ef8:	e0ae      	b.n	8005058 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2201      	movs	r2, #1
 8004efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b0c      	cmp	r3, #12
 8004f06:	f200 809f 	bhi.w	8005048 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f10:	08004f45 	.word	0x08004f45
 8004f14:	08005049 	.word	0x08005049
 8004f18:	08005049 	.word	0x08005049
 8004f1c:	08005049 	.word	0x08005049
 8004f20:	08004f85 	.word	0x08004f85
 8004f24:	08005049 	.word	0x08005049
 8004f28:	08005049 	.word	0x08005049
 8004f2c:	08005049 	.word	0x08005049
 8004f30:	08004fc7 	.word	0x08004fc7
 8004f34:	08005049 	.word	0x08005049
 8004f38:	08005049 	.word	0x08005049
 8004f3c:	08005049 	.word	0x08005049
 8004f40:	08005007 	.word	0x08005007
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68b9      	ldr	r1, [r7, #8]
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f000 fa1e 	bl	800538c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	699a      	ldr	r2, [r3, #24]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0208 	orr.w	r2, r2, #8
 8004f5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	699a      	ldr	r2, [r3, #24]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f022 0204 	bic.w	r2, r2, #4
 8004f6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6999      	ldr	r1, [r3, #24]
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	691a      	ldr	r2, [r3, #16]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	619a      	str	r2, [r3, #24]
      break;
 8004f82:	e064      	b.n	800504e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68b9      	ldr	r1, [r7, #8]
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f000 fa6e 	bl	800546c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	699a      	ldr	r2, [r3, #24]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	699a      	ldr	r2, [r3, #24]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6999      	ldr	r1, [r3, #24]
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	021a      	lsls	r2, r3, #8
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	619a      	str	r2, [r3, #24]
      break;
 8004fc4:	e043      	b.n	800504e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68b9      	ldr	r1, [r7, #8]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f000 fac3 	bl	8005558 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	69da      	ldr	r2, [r3, #28]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f042 0208 	orr.w	r2, r2, #8
 8004fe0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	69da      	ldr	r2, [r3, #28]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f022 0204 	bic.w	r2, r2, #4
 8004ff0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	69d9      	ldr	r1, [r3, #28]
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	691a      	ldr	r2, [r3, #16]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	430a      	orrs	r2, r1
 8005002:	61da      	str	r2, [r3, #28]
      break;
 8005004:	e023      	b.n	800504e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68b9      	ldr	r1, [r7, #8]
 800500c:	4618      	mov	r0, r3
 800500e:	f000 fb17 	bl	8005640 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	69da      	ldr	r2, [r3, #28]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005020:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	69da      	ldr	r2, [r3, #28]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005030:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	69d9      	ldr	r1, [r3, #28]
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	021a      	lsls	r2, r3, #8
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	430a      	orrs	r2, r1
 8005044:	61da      	str	r2, [r3, #28]
      break;
 8005046:	e002      	b.n	800504e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	75fb      	strb	r3, [r7, #23]
      break;
 800504c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005056:	7dfb      	ldrb	r3, [r7, #23]
}
 8005058:	4618      	mov	r0, r3
 800505a:	3718      	adds	r7, #24
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005074:	2b01      	cmp	r3, #1
 8005076:	d101      	bne.n	800507c <HAL_TIM_ConfigClockSource+0x1c>
 8005078:	2302      	movs	r3, #2
 800507a:	e0b4      	b.n	80051e6 <HAL_TIM_ConfigClockSource+0x186>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2202      	movs	r2, #2
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800509a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050b4:	d03e      	beq.n	8005134 <HAL_TIM_ConfigClockSource+0xd4>
 80050b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050ba:	f200 8087 	bhi.w	80051cc <HAL_TIM_ConfigClockSource+0x16c>
 80050be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050c2:	f000 8086 	beq.w	80051d2 <HAL_TIM_ConfigClockSource+0x172>
 80050c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ca:	d87f      	bhi.n	80051cc <HAL_TIM_ConfigClockSource+0x16c>
 80050cc:	2b70      	cmp	r3, #112	@ 0x70
 80050ce:	d01a      	beq.n	8005106 <HAL_TIM_ConfigClockSource+0xa6>
 80050d0:	2b70      	cmp	r3, #112	@ 0x70
 80050d2:	d87b      	bhi.n	80051cc <HAL_TIM_ConfigClockSource+0x16c>
 80050d4:	2b60      	cmp	r3, #96	@ 0x60
 80050d6:	d050      	beq.n	800517a <HAL_TIM_ConfigClockSource+0x11a>
 80050d8:	2b60      	cmp	r3, #96	@ 0x60
 80050da:	d877      	bhi.n	80051cc <HAL_TIM_ConfigClockSource+0x16c>
 80050dc:	2b50      	cmp	r3, #80	@ 0x50
 80050de:	d03c      	beq.n	800515a <HAL_TIM_ConfigClockSource+0xfa>
 80050e0:	2b50      	cmp	r3, #80	@ 0x50
 80050e2:	d873      	bhi.n	80051cc <HAL_TIM_ConfigClockSource+0x16c>
 80050e4:	2b40      	cmp	r3, #64	@ 0x40
 80050e6:	d058      	beq.n	800519a <HAL_TIM_ConfigClockSource+0x13a>
 80050e8:	2b40      	cmp	r3, #64	@ 0x40
 80050ea:	d86f      	bhi.n	80051cc <HAL_TIM_ConfigClockSource+0x16c>
 80050ec:	2b30      	cmp	r3, #48	@ 0x30
 80050ee:	d064      	beq.n	80051ba <HAL_TIM_ConfigClockSource+0x15a>
 80050f0:	2b30      	cmp	r3, #48	@ 0x30
 80050f2:	d86b      	bhi.n	80051cc <HAL_TIM_ConfigClockSource+0x16c>
 80050f4:	2b20      	cmp	r3, #32
 80050f6:	d060      	beq.n	80051ba <HAL_TIM_ConfigClockSource+0x15a>
 80050f8:	2b20      	cmp	r3, #32
 80050fa:	d867      	bhi.n	80051cc <HAL_TIM_ConfigClockSource+0x16c>
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d05c      	beq.n	80051ba <HAL_TIM_ConfigClockSource+0x15a>
 8005100:	2b10      	cmp	r3, #16
 8005102:	d05a      	beq.n	80051ba <HAL_TIM_ConfigClockSource+0x15a>
 8005104:	e062      	b.n	80051cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005116:	f000 fb63 	bl	80057e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005128:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	609a      	str	r2, [r3, #8]
      break;
 8005132:	e04f      	b.n	80051d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005144:	f000 fb4c 	bl	80057e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689a      	ldr	r2, [r3, #8]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005156:	609a      	str	r2, [r3, #8]
      break;
 8005158:	e03c      	b.n	80051d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005166:	461a      	mov	r2, r3
 8005168:	f000 fac0 	bl	80056ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2150      	movs	r1, #80	@ 0x50
 8005172:	4618      	mov	r0, r3
 8005174:	f000 fb19 	bl	80057aa <TIM_ITRx_SetConfig>
      break;
 8005178:	e02c      	b.n	80051d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005186:	461a      	mov	r2, r3
 8005188:	f000 fadf 	bl	800574a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2160      	movs	r1, #96	@ 0x60
 8005192:	4618      	mov	r0, r3
 8005194:	f000 fb09 	bl	80057aa <TIM_ITRx_SetConfig>
      break;
 8005198:	e01c      	b.n	80051d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051a6:	461a      	mov	r2, r3
 80051a8:	f000 faa0 	bl	80056ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2140      	movs	r1, #64	@ 0x40
 80051b2:	4618      	mov	r0, r3
 80051b4:	f000 faf9 	bl	80057aa <TIM_ITRx_SetConfig>
      break;
 80051b8:	e00c      	b.n	80051d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4619      	mov	r1, r3
 80051c4:	4610      	mov	r0, r2
 80051c6:	f000 faf0 	bl	80057aa <TIM_ITRx_SetConfig>
      break;
 80051ca:	e003      	b.n	80051d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	73fb      	strb	r3, [r7, #15]
      break;
 80051d0:	e000      	b.n	80051d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b083      	sub	sp, #12
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051f6:	bf00      	nop
 80051f8:	370c      	adds	r7, #12
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr

08005202 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005202:	b480      	push	{r7}
 8005204:	b083      	sub	sp, #12
 8005206:	af00      	add	r7, sp, #0
 8005208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800520a:	bf00      	nop
 800520c:	370c      	adds	r7, #12
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005216:	b480      	push	{r7}
 8005218:	b083      	sub	sp, #12
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800521e:	bf00      	nop
 8005220:	370c      	adds	r7, #12
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr

0800522a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800522a:	b480      	push	{r7}
 800522c:	b083      	sub	sp, #12
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005232:	bf00      	nop
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
	...

08005240 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a43      	ldr	r2, [pc, #268]	@ (8005360 <TIM_Base_SetConfig+0x120>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d013      	beq.n	8005280 <TIM_Base_SetConfig+0x40>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800525e:	d00f      	beq.n	8005280 <TIM_Base_SetConfig+0x40>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a40      	ldr	r2, [pc, #256]	@ (8005364 <TIM_Base_SetConfig+0x124>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d00b      	beq.n	8005280 <TIM_Base_SetConfig+0x40>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a3f      	ldr	r2, [pc, #252]	@ (8005368 <TIM_Base_SetConfig+0x128>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d007      	beq.n	8005280 <TIM_Base_SetConfig+0x40>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a3e      	ldr	r2, [pc, #248]	@ (800536c <TIM_Base_SetConfig+0x12c>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d003      	beq.n	8005280 <TIM_Base_SetConfig+0x40>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a3d      	ldr	r2, [pc, #244]	@ (8005370 <TIM_Base_SetConfig+0x130>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d108      	bne.n	8005292 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005286:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a32      	ldr	r2, [pc, #200]	@ (8005360 <TIM_Base_SetConfig+0x120>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d02b      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052a0:	d027      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a2f      	ldr	r2, [pc, #188]	@ (8005364 <TIM_Base_SetConfig+0x124>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d023      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005368 <TIM_Base_SetConfig+0x128>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d01f      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a2d      	ldr	r2, [pc, #180]	@ (800536c <TIM_Base_SetConfig+0x12c>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d01b      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a2c      	ldr	r2, [pc, #176]	@ (8005370 <TIM_Base_SetConfig+0x130>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d017      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a2b      	ldr	r2, [pc, #172]	@ (8005374 <TIM_Base_SetConfig+0x134>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d013      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a2a      	ldr	r2, [pc, #168]	@ (8005378 <TIM_Base_SetConfig+0x138>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d00f      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a29      	ldr	r2, [pc, #164]	@ (800537c <TIM_Base_SetConfig+0x13c>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d00b      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a28      	ldr	r2, [pc, #160]	@ (8005380 <TIM_Base_SetConfig+0x140>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d007      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a27      	ldr	r2, [pc, #156]	@ (8005384 <TIM_Base_SetConfig+0x144>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d003      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a26      	ldr	r2, [pc, #152]	@ (8005388 <TIM_Base_SetConfig+0x148>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d108      	bne.n	8005304 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	4313      	orrs	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	4313      	orrs	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	689a      	ldr	r2, [r3, #8]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a0e      	ldr	r2, [pc, #56]	@ (8005360 <TIM_Base_SetConfig+0x120>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d003      	beq.n	8005332 <TIM_Base_SetConfig+0xf2>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a10      	ldr	r2, [pc, #64]	@ (8005370 <TIM_Base_SetConfig+0x130>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d103      	bne.n	800533a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	691a      	ldr	r2, [r3, #16]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f043 0204 	orr.w	r2, r3, #4
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	601a      	str	r2, [r3, #0]
}
 8005352:	bf00      	nop
 8005354:	3714      	adds	r7, #20
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	40010000 	.word	0x40010000
 8005364:	40000400 	.word	0x40000400
 8005368:	40000800 	.word	0x40000800
 800536c:	40000c00 	.word	0x40000c00
 8005370:	40010400 	.word	0x40010400
 8005374:	40014000 	.word	0x40014000
 8005378:	40014400 	.word	0x40014400
 800537c:	40014800 	.word	0x40014800
 8005380:	40001800 	.word	0x40001800
 8005384:	40001c00 	.word	0x40001c00
 8005388:	40002000 	.word	0x40002000

0800538c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800538c:	b480      	push	{r7}
 800538e:	b087      	sub	sp, #28
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a1b      	ldr	r3, [r3, #32]
 800539a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6a1b      	ldr	r3, [r3, #32]
 80053a0:	f023 0201 	bic.w	r2, r3, #1
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 0303 	bic.w	r3, r3, #3
 80053c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	f023 0302 	bic.w	r3, r3, #2
 80053d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	697a      	ldr	r2, [r7, #20]
 80053dc:	4313      	orrs	r3, r2
 80053de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a20      	ldr	r2, [pc, #128]	@ (8005464 <TIM_OC1_SetConfig+0xd8>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d003      	beq.n	80053f0 <TIM_OC1_SetConfig+0x64>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a1f      	ldr	r2, [pc, #124]	@ (8005468 <TIM_OC1_SetConfig+0xdc>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d10c      	bne.n	800540a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	f023 0308 	bic.w	r3, r3, #8
 80053f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	4313      	orrs	r3, r2
 8005400:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	f023 0304 	bic.w	r3, r3, #4
 8005408:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a15      	ldr	r2, [pc, #84]	@ (8005464 <TIM_OC1_SetConfig+0xd8>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d003      	beq.n	800541a <TIM_OC1_SetConfig+0x8e>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a14      	ldr	r2, [pc, #80]	@ (8005468 <TIM_OC1_SetConfig+0xdc>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d111      	bne.n	800543e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005420:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005428:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	693a      	ldr	r2, [r7, #16]
 8005430:	4313      	orrs	r3, r2
 8005432:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	4313      	orrs	r3, r2
 800543c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	697a      	ldr	r2, [r7, #20]
 8005456:	621a      	str	r2, [r3, #32]
}
 8005458:	bf00      	nop
 800545a:	371c      	adds	r7, #28
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr
 8005464:	40010000 	.word	0x40010000
 8005468:	40010400 	.word	0x40010400

0800546c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800546c:	b480      	push	{r7}
 800546e:	b087      	sub	sp, #28
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a1b      	ldr	r3, [r3, #32]
 800547a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a1b      	ldr	r3, [r3, #32]
 8005480:	f023 0210 	bic.w	r2, r3, #16
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800549a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	021b      	lsls	r3, r3, #8
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	f023 0320 	bic.w	r3, r3, #32
 80054b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	011b      	lsls	r3, r3, #4
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a22      	ldr	r2, [pc, #136]	@ (8005550 <TIM_OC2_SetConfig+0xe4>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d003      	beq.n	80054d4 <TIM_OC2_SetConfig+0x68>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a21      	ldr	r2, [pc, #132]	@ (8005554 <TIM_OC2_SetConfig+0xe8>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d10d      	bne.n	80054f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a17      	ldr	r2, [pc, #92]	@ (8005550 <TIM_OC2_SetConfig+0xe4>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d003      	beq.n	8005500 <TIM_OC2_SetConfig+0x94>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a16      	ldr	r2, [pc, #88]	@ (8005554 <TIM_OC2_SetConfig+0xe8>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d113      	bne.n	8005528 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005506:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800550e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	695b      	ldr	r3, [r3, #20]
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	4313      	orrs	r3, r2
 800551a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	699b      	ldr	r3, [r3, #24]
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	4313      	orrs	r3, r2
 8005526:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685a      	ldr	r2, [r3, #4]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	697a      	ldr	r2, [r7, #20]
 8005540:	621a      	str	r2, [r3, #32]
}
 8005542:	bf00      	nop
 8005544:	371c      	adds	r7, #28
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	40010000 	.word	0x40010000
 8005554:	40010400 	.word	0x40010400

08005558 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005558:	b480      	push	{r7}
 800555a:	b087      	sub	sp, #28
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	69db      	ldr	r3, [r3, #28]
 800557e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f023 0303 	bic.w	r3, r3, #3
 800558e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	4313      	orrs	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80055a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	021b      	lsls	r3, r3, #8
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a21      	ldr	r2, [pc, #132]	@ (8005638 <TIM_OC3_SetConfig+0xe0>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d003      	beq.n	80055be <TIM_OC3_SetConfig+0x66>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a20      	ldr	r2, [pc, #128]	@ (800563c <TIM_OC3_SetConfig+0xe4>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d10d      	bne.n	80055da <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	021b      	lsls	r3, r3, #8
 80055cc:	697a      	ldr	r2, [r7, #20]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a16      	ldr	r2, [pc, #88]	@ (8005638 <TIM_OC3_SetConfig+0xe0>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d003      	beq.n	80055ea <TIM_OC3_SetConfig+0x92>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a15      	ldr	r2, [pc, #84]	@ (800563c <TIM_OC3_SetConfig+0xe4>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d113      	bne.n	8005612 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	011b      	lsls	r3, r3, #4
 8005600:	693a      	ldr	r2, [r7, #16]
 8005602:	4313      	orrs	r3, r2
 8005604:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	011b      	lsls	r3, r3, #4
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	4313      	orrs	r3, r2
 8005610:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	693a      	ldr	r2, [r7, #16]
 8005616:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	68fa      	ldr	r2, [r7, #12]
 800561c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	685a      	ldr	r2, [r3, #4]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	621a      	str	r2, [r3, #32]
}
 800562c:	bf00      	nop
 800562e:	371c      	adds	r7, #28
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr
 8005638:	40010000 	.word	0x40010000
 800563c:	40010400 	.word	0x40010400

08005640 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005640:	b480      	push	{r7}
 8005642:	b087      	sub	sp, #28
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a1b      	ldr	r3, [r3, #32]
 8005654:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	69db      	ldr	r3, [r3, #28]
 8005666:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800566e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005676:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	021b      	lsls	r3, r3, #8
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	4313      	orrs	r3, r2
 8005682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800568a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	031b      	lsls	r3, r3, #12
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	4313      	orrs	r3, r2
 8005696:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a12      	ldr	r2, [pc, #72]	@ (80056e4 <TIM_OC4_SetConfig+0xa4>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d003      	beq.n	80056a8 <TIM_OC4_SetConfig+0x68>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a11      	ldr	r2, [pc, #68]	@ (80056e8 <TIM_OC4_SetConfig+0xa8>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d109      	bne.n	80056bc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80056ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	019b      	lsls	r3, r3, #6
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	685a      	ldr	r2, [r3, #4]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	693a      	ldr	r2, [r7, #16]
 80056d4:	621a      	str	r2, [r3, #32]
}
 80056d6:	bf00      	nop
 80056d8:	371c      	adds	r7, #28
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	40010000 	.word	0x40010000
 80056e8:	40010400 	.word	0x40010400

080056ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b087      	sub	sp, #28
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6a1b      	ldr	r3, [r3, #32]
 80056fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	f023 0201 	bic.w	r2, r3, #1
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005716:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	011b      	lsls	r3, r3, #4
 800571c:	693a      	ldr	r2, [r7, #16]
 800571e:	4313      	orrs	r3, r2
 8005720:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	f023 030a 	bic.w	r3, r3, #10
 8005728:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800572a:	697a      	ldr	r2, [r7, #20]
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	4313      	orrs	r3, r2
 8005730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	621a      	str	r2, [r3, #32]
}
 800573e:	bf00      	nop
 8005740:	371c      	adds	r7, #28
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr

0800574a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800574a:	b480      	push	{r7}
 800574c:	b087      	sub	sp, #28
 800574e:	af00      	add	r7, sp, #0
 8005750:	60f8      	str	r0, [r7, #12]
 8005752:	60b9      	str	r1, [r7, #8]
 8005754:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6a1b      	ldr	r3, [r3, #32]
 8005760:	f023 0210 	bic.w	r2, r3, #16
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005774:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	031b      	lsls	r3, r3, #12
 800577a:	693a      	ldr	r2, [r7, #16]
 800577c:	4313      	orrs	r3, r2
 800577e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005786:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	011b      	lsls	r3, r3, #4
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	4313      	orrs	r3, r2
 8005790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	693a      	ldr	r2, [r7, #16]
 8005796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	621a      	str	r2, [r3, #32]
}
 800579e:	bf00      	nop
 80057a0:	371c      	adds	r7, #28
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr

080057aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057aa:	b480      	push	{r7}
 80057ac:	b085      	sub	sp, #20
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
 80057b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057c2:	683a      	ldr	r2, [r7, #0]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	f043 0307 	orr.w	r3, r3, #7
 80057cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	609a      	str	r2, [r3, #8]
}
 80057d4:	bf00      	nop
 80057d6:	3714      	adds	r7, #20
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr

080057e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b087      	sub	sp, #28
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
 80057ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	021a      	lsls	r2, r3, #8
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	431a      	orrs	r2, r3
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	4313      	orrs	r3, r2
 8005808:	697a      	ldr	r2, [r7, #20]
 800580a:	4313      	orrs	r3, r2
 800580c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	697a      	ldr	r2, [r7, #20]
 8005812:	609a      	str	r2, [r3, #8]
}
 8005814:	bf00      	nop
 8005816:	371c      	adds	r7, #28
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005820:	b480      	push	{r7}
 8005822:	b087      	sub	sp, #28
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	f003 031f 	and.w	r3, r3, #31
 8005832:	2201      	movs	r2, #1
 8005834:	fa02 f303 	lsl.w	r3, r2, r3
 8005838:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	6a1a      	ldr	r2, [r3, #32]
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	43db      	mvns	r3, r3
 8005842:	401a      	ands	r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6a1a      	ldr	r2, [r3, #32]
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	f003 031f 	and.w	r3, r3, #31
 8005852:	6879      	ldr	r1, [r7, #4]
 8005854:	fa01 f303 	lsl.w	r3, r1, r3
 8005858:	431a      	orrs	r2, r3
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	621a      	str	r2, [r3, #32]
}
 800585e:	bf00      	nop
 8005860:	371c      	adds	r7, #28
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
	...

0800586c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005880:	2302      	movs	r3, #2
 8005882:	e05a      	b.n	800593a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68fa      	ldr	r2, [r7, #12]
 80058bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a21      	ldr	r2, [pc, #132]	@ (8005948 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d022      	beq.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058d0:	d01d      	beq.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a1d      	ldr	r2, [pc, #116]	@ (800594c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d018      	beq.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a1b      	ldr	r2, [pc, #108]	@ (8005950 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d013      	beq.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005954 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d00e      	beq.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a18      	ldr	r2, [pc, #96]	@ (8005958 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d009      	beq.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a17      	ldr	r2, [pc, #92]	@ (800595c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d004      	beq.n	800590e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a15      	ldr	r2, [pc, #84]	@ (8005960 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d10c      	bne.n	8005928 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005914:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	68ba      	ldr	r2, [r7, #8]
 800591c:	4313      	orrs	r3, r2
 800591e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3714      	adds	r7, #20
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop
 8005948:	40010000 	.word	0x40010000
 800594c:	40000400 	.word	0x40000400
 8005950:	40000800 	.word	0x40000800
 8005954:	40000c00 	.word	0x40000c00
 8005958:	40010400 	.word	0x40010400
 800595c:	40014000 	.word	0x40014000
 8005960:	40001800 	.word	0x40001800

08005964 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800596e:	2300      	movs	r3, #0
 8005970:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005978:	2b01      	cmp	r3, #1
 800597a:	d101      	bne.n	8005980 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800597c:	2302      	movs	r3, #2
 800597e:	e03d      	b.n	80059fc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	4313      	orrs	r3, r2
 8005994:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4313      	orrs	r3, r2
 80059be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	695b      	ldr	r3, [r3, #20]
 80059d8:	4313      	orrs	r3, r2
 80059da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	69db      	ldr	r3, [r3, #28]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3714      	adds	r7, #20
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <__NVIC_SetPriority>:
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	4603      	mov	r3, r0
 8005a38:	6039      	str	r1, [r7, #0]
 8005a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	db0a      	blt.n	8005a5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	490c      	ldr	r1, [pc, #48]	@ (8005a7c <__NVIC_SetPriority+0x4c>)
 8005a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a4e:	0112      	lsls	r2, r2, #4
 8005a50:	b2d2      	uxtb	r2, r2
 8005a52:	440b      	add	r3, r1
 8005a54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005a58:	e00a      	b.n	8005a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	b2da      	uxtb	r2, r3
 8005a5e:	4908      	ldr	r1, [pc, #32]	@ (8005a80 <__NVIC_SetPriority+0x50>)
 8005a60:	79fb      	ldrb	r3, [r7, #7]
 8005a62:	f003 030f 	and.w	r3, r3, #15
 8005a66:	3b04      	subs	r3, #4
 8005a68:	0112      	lsls	r2, r2, #4
 8005a6a:	b2d2      	uxtb	r2, r2
 8005a6c:	440b      	add	r3, r1
 8005a6e:	761a      	strb	r2, [r3, #24]
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr
 8005a7c:	e000e100 	.word	0xe000e100
 8005a80:	e000ed00 	.word	0xe000ed00

08005a84 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005a84:	b580      	push	{r7, lr}
 8005a86:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005a88:	2100      	movs	r1, #0
 8005a8a:	f06f 0004 	mvn.w	r0, #4
 8005a8e:	f7ff ffcf 	bl	8005a30 <__NVIC_SetPriority>
#endif
}
 8005a92:	bf00      	nop
 8005a94:	bd80      	pop	{r7, pc}
	...

08005a98 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a9e:	f3ef 8305 	mrs	r3, IPSR
 8005aa2:	603b      	str	r3, [r7, #0]
  return(result);
 8005aa4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005aaa:	f06f 0305 	mvn.w	r3, #5
 8005aae:	607b      	str	r3, [r7, #4]
 8005ab0:	e00c      	b.n	8005acc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8005adc <osKernelInitialize+0x44>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d105      	bne.n	8005ac6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005aba:	4b08      	ldr	r3, [pc, #32]	@ (8005adc <osKernelInitialize+0x44>)
 8005abc:	2201      	movs	r2, #1
 8005abe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	607b      	str	r3, [r7, #4]
 8005ac4:	e002      	b.n	8005acc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005ac6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005aca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005acc:	687b      	ldr	r3, [r7, #4]
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	370c      	adds	r7, #12
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	20000734 	.word	0x20000734

08005ae0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ae6:	f3ef 8305 	mrs	r3, IPSR
 8005aea:	603b      	str	r3, [r7, #0]
  return(result);
 8005aec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d003      	beq.n	8005afa <osKernelStart+0x1a>
    stat = osErrorISR;
 8005af2:	f06f 0305 	mvn.w	r3, #5
 8005af6:	607b      	str	r3, [r7, #4]
 8005af8:	e010      	b.n	8005b1c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005afa:	4b0b      	ldr	r3, [pc, #44]	@ (8005b28 <osKernelStart+0x48>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d109      	bne.n	8005b16 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005b02:	f7ff ffbf 	bl	8005a84 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005b06:	4b08      	ldr	r3, [pc, #32]	@ (8005b28 <osKernelStart+0x48>)
 8005b08:	2202      	movs	r2, #2
 8005b0a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005b0c:	f001 f87a 	bl	8006c04 <vTaskStartScheduler>
      stat = osOK;
 8005b10:	2300      	movs	r3, #0
 8005b12:	607b      	str	r3, [r7, #4]
 8005b14:	e002      	b.n	8005b1c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005b16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005b1c:	687b      	ldr	r3, [r7, #4]
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3708      	adds	r7, #8
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	20000734 	.word	0x20000734

08005b2c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b08e      	sub	sp, #56	@ 0x38
 8005b30:	af04      	add	r7, sp, #16
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b3c:	f3ef 8305 	mrs	r3, IPSR
 8005b40:	617b      	str	r3, [r7, #20]
  return(result);
 8005b42:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d17e      	bne.n	8005c46 <osThreadNew+0x11a>
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d07b      	beq.n	8005c46 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005b4e:	2380      	movs	r3, #128	@ 0x80
 8005b50:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005b52:	2318      	movs	r3, #24
 8005b54:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005b56:	2300      	movs	r3, #0
 8005b58:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005b5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b5e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d045      	beq.n	8005bf2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d002      	beq.n	8005b74 <osThreadNew+0x48>
        name = attr->name;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d002      	beq.n	8005b82 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d008      	beq.n	8005b9a <osThreadNew+0x6e>
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	2b38      	cmp	r3, #56	@ 0x38
 8005b8c:	d805      	bhi.n	8005b9a <osThreadNew+0x6e>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d001      	beq.n	8005b9e <osThreadNew+0x72>
        return (NULL);
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	e054      	b.n	8005c48 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	089b      	lsrs	r3, r3, #2
 8005bac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00e      	beq.n	8005bd4 <osThreadNew+0xa8>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	2b5b      	cmp	r3, #91	@ 0x5b
 8005bbc:	d90a      	bls.n	8005bd4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d006      	beq.n	8005bd4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d002      	beq.n	8005bd4 <osThreadNew+0xa8>
        mem = 1;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	61bb      	str	r3, [r7, #24]
 8005bd2:	e010      	b.n	8005bf6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d10c      	bne.n	8005bf6 <osThreadNew+0xca>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d108      	bne.n	8005bf6 <osThreadNew+0xca>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	691b      	ldr	r3, [r3, #16]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d104      	bne.n	8005bf6 <osThreadNew+0xca>
          mem = 0;
 8005bec:	2300      	movs	r3, #0
 8005bee:	61bb      	str	r3, [r7, #24]
 8005bf0:	e001      	b.n	8005bf6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d110      	bne.n	8005c1e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005c04:	9202      	str	r2, [sp, #8]
 8005c06:	9301      	str	r3, [sp, #4]
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	6a3a      	ldr	r2, [r7, #32]
 8005c10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f000 fe1a 	bl	800684c <xTaskCreateStatic>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	613b      	str	r3, [r7, #16]
 8005c1c:	e013      	b.n	8005c46 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d110      	bne.n	8005c46 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005c24:	6a3b      	ldr	r3, [r7, #32]
 8005c26:	b29a      	uxth	r2, r3
 8005c28:	f107 0310 	add.w	r3, r7, #16
 8005c2c:	9301      	str	r3, [sp, #4]
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c36:	68f8      	ldr	r0, [r7, #12]
 8005c38:	f000 fe68 	bl	800690c <xTaskCreate>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d001      	beq.n	8005c46 <osThreadNew+0x11a>
            hTask = NULL;
 8005c42:	2300      	movs	r3, #0
 8005c44:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005c46:	693b      	ldr	r3, [r7, #16]
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3728      	adds	r7, #40	@ 0x28
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c58:	f3ef 8305 	mrs	r3, IPSR
 8005c5c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c5e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d003      	beq.n	8005c6c <osDelay+0x1c>
    stat = osErrorISR;
 8005c64:	f06f 0305 	mvn.w	r3, #5
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	e007      	b.n	8005c7c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d002      	beq.n	8005c7c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 ff8e 	bl	8006b98 <vTaskDelay>
    }
  }

  return (stat);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
	...

08005c88 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	60b9      	str	r1, [r7, #8]
 8005c92:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	4a07      	ldr	r2, [pc, #28]	@ (8005cb4 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c98:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	4a06      	ldr	r2, [pc, #24]	@ (8005cb8 <vApplicationGetIdleTaskMemory+0x30>)
 8005c9e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2280      	movs	r2, #128	@ 0x80
 8005ca4:	601a      	str	r2, [r3, #0]
}
 8005ca6:	bf00      	nop
 8005ca8:	3714      	adds	r7, #20
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	20000738 	.word	0x20000738
 8005cb8:	20000794 	.word	0x20000794

08005cbc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005cbc:	b480      	push	{r7}
 8005cbe:	b085      	sub	sp, #20
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	4a07      	ldr	r2, [pc, #28]	@ (8005ce8 <vApplicationGetTimerTaskMemory+0x2c>)
 8005ccc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	4a06      	ldr	r2, [pc, #24]	@ (8005cec <vApplicationGetTimerTaskMemory+0x30>)
 8005cd2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005cda:	601a      	str	r2, [r3, #0]
}
 8005cdc:	bf00      	nop
 8005cde:	3714      	adds	r7, #20
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr
 8005ce8:	20000994 	.word	0x20000994
 8005cec:	200009f0 	.word	0x200009f0

08005cf0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f103 0208 	add.w	r2, r3, #8
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005d08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f103 0208 	add.w	r2, r3, #8
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f103 0208 	add.w	r2, r3, #8
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d24:	bf00      	nop
 8005d26:	370c      	adds	r7, #12
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d3e:	bf00      	nop
 8005d40:	370c      	adds	r7, #12
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr

08005d4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b085      	sub	sp, #20
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
 8005d52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	683a      	ldr	r2, [r7, #0]
 8005d6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	683a      	ldr	r2, [r7, #0]
 8005d74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	1c5a      	adds	r2, r3, #1
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	601a      	str	r2, [r3, #0]
}
 8005d86:	bf00      	nop
 8005d88:	3714      	adds	r7, #20
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr

08005d92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d92:	b480      	push	{r7}
 8005d94:	b085      	sub	sp, #20
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
 8005d9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005da8:	d103      	bne.n	8005db2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	60fb      	str	r3, [r7, #12]
 8005db0:	e00c      	b.n	8005dcc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	3308      	adds	r3, #8
 8005db6:	60fb      	str	r3, [r7, #12]
 8005db8:	e002      	b.n	8005dc0 <vListInsert+0x2e>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	60fb      	str	r3, [r7, #12]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68ba      	ldr	r2, [r7, #8]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d2f6      	bcs.n	8005dba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	685a      	ldr	r2, [r3, #4]
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	683a      	ldr	r2, [r7, #0]
 8005dda:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	683a      	ldr	r2, [r7, #0]
 8005de6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	1c5a      	adds	r2, r3, #1
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	601a      	str	r2, [r3, #0]
}
 8005df8:	bf00      	nop
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e04:	b480      	push	{r7}
 8005e06:	b085      	sub	sp, #20
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	6892      	ldr	r2, [r2, #8]
 8005e1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	6852      	ldr	r2, [r2, #4]
 8005e24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d103      	bne.n	8005e38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	689a      	ldr	r2, [r3, #8]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	1e5a      	subs	r2, r3, #1
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3714      	adds	r7, #20
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d10b      	bne.n	8005e84 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e70:	f383 8811 	msr	BASEPRI, r3
 8005e74:	f3bf 8f6f 	isb	sy
 8005e78:	f3bf 8f4f 	dsb	sy
 8005e7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005e7e:	bf00      	nop
 8005e80:	bf00      	nop
 8005e82:	e7fd      	b.n	8005e80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005e84:	f002 f878 	bl	8007f78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e90:	68f9      	ldr	r1, [r7, #12]
 8005e92:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005e94:	fb01 f303 	mul.w	r3, r1, r3
 8005e98:	441a      	add	r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	68f9      	ldr	r1, [r7, #12]
 8005eb8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005eba:	fb01 f303 	mul.w	r3, r1, r3
 8005ebe:	441a      	add	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	22ff      	movs	r2, #255	@ 0xff
 8005ec8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	22ff      	movs	r2, #255	@ 0xff
 8005ed0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d114      	bne.n	8005f04 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	691b      	ldr	r3, [r3, #16]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d01a      	beq.n	8005f18 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	3310      	adds	r3, #16
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f001 f91a 	bl	8007120 <xTaskRemoveFromEventList>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d012      	beq.n	8005f18 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8005f28 <xQueueGenericReset+0xd0>)
 8005ef4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ef8:	601a      	str	r2, [r3, #0]
 8005efa:	f3bf 8f4f 	dsb	sy
 8005efe:	f3bf 8f6f 	isb	sy
 8005f02:	e009      	b.n	8005f18 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	3310      	adds	r3, #16
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7ff fef1 	bl	8005cf0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	3324      	adds	r3, #36	@ 0x24
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7ff feec 	bl	8005cf0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f18:	f002 f860 	bl	8007fdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f1c:	2301      	movs	r3, #1
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3710      	adds	r7, #16
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	e000ed04 	.word	0xe000ed04

08005f2c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b08e      	sub	sp, #56	@ 0x38
 8005f30:	af02      	add	r7, sp, #8
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	607a      	str	r2, [r7, #4]
 8005f38:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10b      	bne.n	8005f58 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005f52:	bf00      	nop
 8005f54:	bf00      	nop
 8005f56:	e7fd      	b.n	8005f54 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d10b      	bne.n	8005f76 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f70:	bf00      	nop
 8005f72:	bf00      	nop
 8005f74:	e7fd      	b.n	8005f72 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d002      	beq.n	8005f82 <xQueueGenericCreateStatic+0x56>
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d001      	beq.n	8005f86 <xQueueGenericCreateStatic+0x5a>
 8005f82:	2301      	movs	r3, #1
 8005f84:	e000      	b.n	8005f88 <xQueueGenericCreateStatic+0x5c>
 8005f86:	2300      	movs	r3, #0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d10b      	bne.n	8005fa4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f90:	f383 8811 	msr	BASEPRI, r3
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	623b      	str	r3, [r7, #32]
}
 8005f9e:	bf00      	nop
 8005fa0:	bf00      	nop
 8005fa2:	e7fd      	b.n	8005fa0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d102      	bne.n	8005fb0 <xQueueGenericCreateStatic+0x84>
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d101      	bne.n	8005fb4 <xQueueGenericCreateStatic+0x88>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e000      	b.n	8005fb6 <xQueueGenericCreateStatic+0x8a>
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d10b      	bne.n	8005fd2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fbe:	f383 8811 	msr	BASEPRI, r3
 8005fc2:	f3bf 8f6f 	isb	sy
 8005fc6:	f3bf 8f4f 	dsb	sy
 8005fca:	61fb      	str	r3, [r7, #28]
}
 8005fcc:	bf00      	nop
 8005fce:	bf00      	nop
 8005fd0:	e7fd      	b.n	8005fce <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005fd2:	2350      	movs	r3, #80	@ 0x50
 8005fd4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	2b50      	cmp	r3, #80	@ 0x50
 8005fda:	d00b      	beq.n	8005ff4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe0:	f383 8811 	msr	BASEPRI, r3
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	61bb      	str	r3, [r7, #24]
}
 8005fee:	bf00      	nop
 8005ff0:	bf00      	nop
 8005ff2:	e7fd      	b.n	8005ff0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005ff4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d00d      	beq.n	800601c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006008:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800600c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	4613      	mov	r3, r2
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	68b9      	ldr	r1, [r7, #8]
 8006016:	68f8      	ldr	r0, [r7, #12]
 8006018:	f000 f805 	bl	8006026 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800601c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800601e:	4618      	mov	r0, r3
 8006020:	3730      	adds	r7, #48	@ 0x30
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	607a      	str	r2, [r7, #4]
 8006032:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d103      	bne.n	8006042 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	601a      	str	r2, [r3, #0]
 8006040:	e002      	b.n	8006048 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006042:	69bb      	ldr	r3, [r7, #24]
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	68fa      	ldr	r2, [r7, #12]
 800604c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	68ba      	ldr	r2, [r7, #8]
 8006052:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006054:	2101      	movs	r1, #1
 8006056:	69b8      	ldr	r0, [r7, #24]
 8006058:	f7ff fefe 	bl	8005e58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	78fa      	ldrb	r2, [r7, #3]
 8006060:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006064:	bf00      	nop
 8006066:	3710      	adds	r7, #16
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b08e      	sub	sp, #56	@ 0x38
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
 8006078:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800607a:	2300      	movs	r3, #0
 800607c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006084:	2b00      	cmp	r3, #0
 8006086:	d10b      	bne.n	80060a0 <xQueueGenericSend+0x34>
	__asm volatile
 8006088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800608c:	f383 8811 	msr	BASEPRI, r3
 8006090:	f3bf 8f6f 	isb	sy
 8006094:	f3bf 8f4f 	dsb	sy
 8006098:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800609a:	bf00      	nop
 800609c:	bf00      	nop
 800609e:	e7fd      	b.n	800609c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d103      	bne.n	80060ae <xQueueGenericSend+0x42>
 80060a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <xQueueGenericSend+0x46>
 80060ae:	2301      	movs	r3, #1
 80060b0:	e000      	b.n	80060b4 <xQueueGenericSend+0x48>
 80060b2:	2300      	movs	r3, #0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10b      	bne.n	80060d0 <xQueueGenericSend+0x64>
	__asm volatile
 80060b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060bc:	f383 8811 	msr	BASEPRI, r3
 80060c0:	f3bf 8f6f 	isb	sy
 80060c4:	f3bf 8f4f 	dsb	sy
 80060c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80060ca:	bf00      	nop
 80060cc:	bf00      	nop
 80060ce:	e7fd      	b.n	80060cc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d103      	bne.n	80060de <xQueueGenericSend+0x72>
 80060d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d101      	bne.n	80060e2 <xQueueGenericSend+0x76>
 80060de:	2301      	movs	r3, #1
 80060e0:	e000      	b.n	80060e4 <xQueueGenericSend+0x78>
 80060e2:	2300      	movs	r3, #0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10b      	bne.n	8006100 <xQueueGenericSend+0x94>
	__asm volatile
 80060e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ec:	f383 8811 	msr	BASEPRI, r3
 80060f0:	f3bf 8f6f 	isb	sy
 80060f4:	f3bf 8f4f 	dsb	sy
 80060f8:	623b      	str	r3, [r7, #32]
}
 80060fa:	bf00      	nop
 80060fc:	bf00      	nop
 80060fe:	e7fd      	b.n	80060fc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006100:	f001 f9ce 	bl	80074a0 <xTaskGetSchedulerState>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d102      	bne.n	8006110 <xQueueGenericSend+0xa4>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d101      	bne.n	8006114 <xQueueGenericSend+0xa8>
 8006110:	2301      	movs	r3, #1
 8006112:	e000      	b.n	8006116 <xQueueGenericSend+0xaa>
 8006114:	2300      	movs	r3, #0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10b      	bne.n	8006132 <xQueueGenericSend+0xc6>
	__asm volatile
 800611a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800611e:	f383 8811 	msr	BASEPRI, r3
 8006122:	f3bf 8f6f 	isb	sy
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	61fb      	str	r3, [r7, #28]
}
 800612c:	bf00      	nop
 800612e:	bf00      	nop
 8006130:	e7fd      	b.n	800612e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006132:	f001 ff21 	bl	8007f78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006138:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800613a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800613e:	429a      	cmp	r2, r3
 8006140:	d302      	bcc.n	8006148 <xQueueGenericSend+0xdc>
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	2b02      	cmp	r3, #2
 8006146:	d129      	bne.n	800619c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006148:	683a      	ldr	r2, [r7, #0]
 800614a:	68b9      	ldr	r1, [r7, #8]
 800614c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800614e:	f000 fa0f 	bl	8006570 <prvCopyDataToQueue>
 8006152:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006158:	2b00      	cmp	r3, #0
 800615a:	d010      	beq.n	800617e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800615c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615e:	3324      	adds	r3, #36	@ 0x24
 8006160:	4618      	mov	r0, r3
 8006162:	f000 ffdd 	bl	8007120 <xTaskRemoveFromEventList>
 8006166:	4603      	mov	r3, r0
 8006168:	2b00      	cmp	r3, #0
 800616a:	d013      	beq.n	8006194 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800616c:	4b3f      	ldr	r3, [pc, #252]	@ (800626c <xQueueGenericSend+0x200>)
 800616e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006172:	601a      	str	r2, [r3, #0]
 8006174:	f3bf 8f4f 	dsb	sy
 8006178:	f3bf 8f6f 	isb	sy
 800617c:	e00a      	b.n	8006194 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800617e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006180:	2b00      	cmp	r3, #0
 8006182:	d007      	beq.n	8006194 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006184:	4b39      	ldr	r3, [pc, #228]	@ (800626c <xQueueGenericSend+0x200>)
 8006186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800618a:	601a      	str	r2, [r3, #0]
 800618c:	f3bf 8f4f 	dsb	sy
 8006190:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006194:	f001 ff22 	bl	8007fdc <vPortExitCritical>
				return pdPASS;
 8006198:	2301      	movs	r3, #1
 800619a:	e063      	b.n	8006264 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d103      	bne.n	80061aa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80061a2:	f001 ff1b 	bl	8007fdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80061a6:	2300      	movs	r3, #0
 80061a8:	e05c      	b.n	8006264 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d106      	bne.n	80061be <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061b0:	f107 0314 	add.w	r3, r7, #20
 80061b4:	4618      	mov	r0, r3
 80061b6:	f001 f817 	bl	80071e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80061ba:	2301      	movs	r3, #1
 80061bc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80061be:	f001 ff0d 	bl	8007fdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80061c2:	f000 fd87 	bl	8006cd4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80061c6:	f001 fed7 	bl	8007f78 <vPortEnterCritical>
 80061ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061d0:	b25b      	sxtb	r3, r3
 80061d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061d6:	d103      	bne.n	80061e0 <xQueueGenericSend+0x174>
 80061d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061e6:	b25b      	sxtb	r3, r3
 80061e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061ec:	d103      	bne.n	80061f6 <xQueueGenericSend+0x18a>
 80061ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061f6:	f001 fef1 	bl	8007fdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80061fa:	1d3a      	adds	r2, r7, #4
 80061fc:	f107 0314 	add.w	r3, r7, #20
 8006200:	4611      	mov	r1, r2
 8006202:	4618      	mov	r0, r3
 8006204:	f001 f806 	bl	8007214 <xTaskCheckForTimeOut>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d124      	bne.n	8006258 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800620e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006210:	f000 faa6 	bl	8006760 <prvIsQueueFull>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d018      	beq.n	800624c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800621a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621c:	3310      	adds	r3, #16
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	4611      	mov	r1, r2
 8006222:	4618      	mov	r0, r3
 8006224:	f000 ff2a 	bl	800707c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006228:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800622a:	f000 fa31 	bl	8006690 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800622e:	f000 fd5f 	bl	8006cf0 <xTaskResumeAll>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	f47f af7c 	bne.w	8006132 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800623a:	4b0c      	ldr	r3, [pc, #48]	@ (800626c <xQueueGenericSend+0x200>)
 800623c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006240:	601a      	str	r2, [r3, #0]
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	f3bf 8f6f 	isb	sy
 800624a:	e772      	b.n	8006132 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800624c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800624e:	f000 fa1f 	bl	8006690 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006252:	f000 fd4d 	bl	8006cf0 <xTaskResumeAll>
 8006256:	e76c      	b.n	8006132 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006258:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800625a:	f000 fa19 	bl	8006690 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800625e:	f000 fd47 	bl	8006cf0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006262:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006264:	4618      	mov	r0, r3
 8006266:	3738      	adds	r7, #56	@ 0x38
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	e000ed04 	.word	0xe000ed04

08006270 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b090      	sub	sp, #64	@ 0x40
 8006274:	af00      	add	r7, sp, #0
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	60b9      	str	r1, [r7, #8]
 800627a:	607a      	str	r2, [r7, #4]
 800627c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006284:	2b00      	cmp	r3, #0
 8006286:	d10b      	bne.n	80062a0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800628c:	f383 8811 	msr	BASEPRI, r3
 8006290:	f3bf 8f6f 	isb	sy
 8006294:	f3bf 8f4f 	dsb	sy
 8006298:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800629a:	bf00      	nop
 800629c:	bf00      	nop
 800629e:	e7fd      	b.n	800629c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d103      	bne.n	80062ae <xQueueGenericSendFromISR+0x3e>
 80062a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d101      	bne.n	80062b2 <xQueueGenericSendFromISR+0x42>
 80062ae:	2301      	movs	r3, #1
 80062b0:	e000      	b.n	80062b4 <xQueueGenericSendFromISR+0x44>
 80062b2:	2300      	movs	r3, #0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10b      	bne.n	80062d0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80062b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062bc:	f383 8811 	msr	BASEPRI, r3
 80062c0:	f3bf 8f6f 	isb	sy
 80062c4:	f3bf 8f4f 	dsb	sy
 80062c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80062ca:	bf00      	nop
 80062cc:	bf00      	nop
 80062ce:	e7fd      	b.n	80062cc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	2b02      	cmp	r3, #2
 80062d4:	d103      	bne.n	80062de <xQueueGenericSendFromISR+0x6e>
 80062d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d101      	bne.n	80062e2 <xQueueGenericSendFromISR+0x72>
 80062de:	2301      	movs	r3, #1
 80062e0:	e000      	b.n	80062e4 <xQueueGenericSendFromISR+0x74>
 80062e2:	2300      	movs	r3, #0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10b      	bne.n	8006300 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80062e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ec:	f383 8811 	msr	BASEPRI, r3
 80062f0:	f3bf 8f6f 	isb	sy
 80062f4:	f3bf 8f4f 	dsb	sy
 80062f8:	623b      	str	r3, [r7, #32]
}
 80062fa:	bf00      	nop
 80062fc:	bf00      	nop
 80062fe:	e7fd      	b.n	80062fc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006300:	f001 ff1a 	bl	8008138 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006304:	f3ef 8211 	mrs	r2, BASEPRI
 8006308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800630c:	f383 8811 	msr	BASEPRI, r3
 8006310:	f3bf 8f6f 	isb	sy
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	61fa      	str	r2, [r7, #28]
 800631a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800631c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800631e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006322:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006328:	429a      	cmp	r2, r3
 800632a:	d302      	bcc.n	8006332 <xQueueGenericSendFromISR+0xc2>
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	2b02      	cmp	r3, #2
 8006330:	d12f      	bne.n	8006392 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006334:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006338:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800633c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800633e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006340:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006342:	683a      	ldr	r2, [r7, #0]
 8006344:	68b9      	ldr	r1, [r7, #8]
 8006346:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006348:	f000 f912 	bl	8006570 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800634c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006350:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006354:	d112      	bne.n	800637c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635a:	2b00      	cmp	r3, #0
 800635c:	d016      	beq.n	800638c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800635e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006360:	3324      	adds	r3, #36	@ 0x24
 8006362:	4618      	mov	r0, r3
 8006364:	f000 fedc 	bl	8007120 <xTaskRemoveFromEventList>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00e      	beq.n	800638c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00b      	beq.n	800638c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	601a      	str	r2, [r3, #0]
 800637a:	e007      	b.n	800638c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800637c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006380:	3301      	adds	r3, #1
 8006382:	b2db      	uxtb	r3, r3
 8006384:	b25a      	sxtb	r2, r3
 8006386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800638c:	2301      	movs	r3, #1
 800638e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006390:	e001      	b.n	8006396 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006392:	2300      	movs	r3, #0
 8006394:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006398:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80063a0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80063a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3740      	adds	r7, #64	@ 0x40
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b08c      	sub	sp, #48	@ 0x30
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	60b9      	str	r1, [r7, #8]
 80063b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80063b8:	2300      	movs	r3, #0
 80063ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80063c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10b      	bne.n	80063de <xQueueReceive+0x32>
	__asm volatile
 80063c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ca:	f383 8811 	msr	BASEPRI, r3
 80063ce:	f3bf 8f6f 	isb	sy
 80063d2:	f3bf 8f4f 	dsb	sy
 80063d6:	623b      	str	r3, [r7, #32]
}
 80063d8:	bf00      	nop
 80063da:	bf00      	nop
 80063dc:	e7fd      	b.n	80063da <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d103      	bne.n	80063ec <xQueueReceive+0x40>
 80063e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d101      	bne.n	80063f0 <xQueueReceive+0x44>
 80063ec:	2301      	movs	r3, #1
 80063ee:	e000      	b.n	80063f2 <xQueueReceive+0x46>
 80063f0:	2300      	movs	r3, #0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d10b      	bne.n	800640e <xQueueReceive+0x62>
	__asm volatile
 80063f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063fa:	f383 8811 	msr	BASEPRI, r3
 80063fe:	f3bf 8f6f 	isb	sy
 8006402:	f3bf 8f4f 	dsb	sy
 8006406:	61fb      	str	r3, [r7, #28]
}
 8006408:	bf00      	nop
 800640a:	bf00      	nop
 800640c:	e7fd      	b.n	800640a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800640e:	f001 f847 	bl	80074a0 <xTaskGetSchedulerState>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d102      	bne.n	800641e <xQueueReceive+0x72>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d101      	bne.n	8006422 <xQueueReceive+0x76>
 800641e:	2301      	movs	r3, #1
 8006420:	e000      	b.n	8006424 <xQueueReceive+0x78>
 8006422:	2300      	movs	r3, #0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10b      	bne.n	8006440 <xQueueReceive+0x94>
	__asm volatile
 8006428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800642c:	f383 8811 	msr	BASEPRI, r3
 8006430:	f3bf 8f6f 	isb	sy
 8006434:	f3bf 8f4f 	dsb	sy
 8006438:	61bb      	str	r3, [r7, #24]
}
 800643a:	bf00      	nop
 800643c:	bf00      	nop
 800643e:	e7fd      	b.n	800643c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006440:	f001 fd9a 	bl	8007f78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006448:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800644a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644c:	2b00      	cmp	r3, #0
 800644e:	d01f      	beq.n	8006490 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006450:	68b9      	ldr	r1, [r7, #8]
 8006452:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006454:	f000 f8f6 	bl	8006644 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800645a:	1e5a      	subs	r2, r3, #1
 800645c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006462:	691b      	ldr	r3, [r3, #16]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00f      	beq.n	8006488 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800646a:	3310      	adds	r3, #16
 800646c:	4618      	mov	r0, r3
 800646e:	f000 fe57 	bl	8007120 <xTaskRemoveFromEventList>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d007      	beq.n	8006488 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006478:	4b3c      	ldr	r3, [pc, #240]	@ (800656c <xQueueReceive+0x1c0>)
 800647a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800647e:	601a      	str	r2, [r3, #0]
 8006480:	f3bf 8f4f 	dsb	sy
 8006484:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006488:	f001 fda8 	bl	8007fdc <vPortExitCritical>
				return pdPASS;
 800648c:	2301      	movs	r3, #1
 800648e:	e069      	b.n	8006564 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d103      	bne.n	800649e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006496:	f001 fda1 	bl	8007fdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800649a:	2300      	movs	r3, #0
 800649c:	e062      	b.n	8006564 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800649e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d106      	bne.n	80064b2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80064a4:	f107 0310 	add.w	r3, r7, #16
 80064a8:	4618      	mov	r0, r3
 80064aa:	f000 fe9d 	bl	80071e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80064ae:	2301      	movs	r3, #1
 80064b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80064b2:	f001 fd93 	bl	8007fdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80064b6:	f000 fc0d 	bl	8006cd4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80064ba:	f001 fd5d 	bl	8007f78 <vPortEnterCritical>
 80064be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064c4:	b25b      	sxtb	r3, r3
 80064c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064ca:	d103      	bne.n	80064d4 <xQueueReceive+0x128>
 80064cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ce:	2200      	movs	r2, #0
 80064d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064da:	b25b      	sxtb	r3, r3
 80064dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064e0:	d103      	bne.n	80064ea <xQueueReceive+0x13e>
 80064e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e4:	2200      	movs	r2, #0
 80064e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064ea:	f001 fd77 	bl	8007fdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064ee:	1d3a      	adds	r2, r7, #4
 80064f0:	f107 0310 	add.w	r3, r7, #16
 80064f4:	4611      	mov	r1, r2
 80064f6:	4618      	mov	r0, r3
 80064f8:	f000 fe8c 	bl	8007214 <xTaskCheckForTimeOut>
 80064fc:	4603      	mov	r3, r0
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d123      	bne.n	800654a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006502:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006504:	f000 f916 	bl	8006734 <prvIsQueueEmpty>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d017      	beq.n	800653e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800650e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006510:	3324      	adds	r3, #36	@ 0x24
 8006512:	687a      	ldr	r2, [r7, #4]
 8006514:	4611      	mov	r1, r2
 8006516:	4618      	mov	r0, r3
 8006518:	f000 fdb0 	bl	800707c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800651c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800651e:	f000 f8b7 	bl	8006690 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006522:	f000 fbe5 	bl	8006cf0 <xTaskResumeAll>
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d189      	bne.n	8006440 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800652c:	4b0f      	ldr	r3, [pc, #60]	@ (800656c <xQueueReceive+0x1c0>)
 800652e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006532:	601a      	str	r2, [r3, #0]
 8006534:	f3bf 8f4f 	dsb	sy
 8006538:	f3bf 8f6f 	isb	sy
 800653c:	e780      	b.n	8006440 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800653e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006540:	f000 f8a6 	bl	8006690 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006544:	f000 fbd4 	bl	8006cf0 <xTaskResumeAll>
 8006548:	e77a      	b.n	8006440 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800654a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800654c:	f000 f8a0 	bl	8006690 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006550:	f000 fbce 	bl	8006cf0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006554:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006556:	f000 f8ed 	bl	8006734 <prvIsQueueEmpty>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	f43f af6f 	beq.w	8006440 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006562:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006564:	4618      	mov	r0, r3
 8006566:	3730      	adds	r7, #48	@ 0x30
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	e000ed04 	.word	0xe000ed04

08006570 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b086      	sub	sp, #24
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800657c:	2300      	movs	r3, #0
 800657e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006584:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10d      	bne.n	80065aa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d14d      	bne.n	8006632 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	4618      	mov	r0, r3
 800659c:	f000 ff9e 	bl	80074dc <xTaskPriorityDisinherit>
 80065a0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	609a      	str	r2, [r3, #8]
 80065a8:	e043      	b.n	8006632 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d119      	bne.n	80065e4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6858      	ldr	r0, [r3, #4]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b8:	461a      	mov	r2, r3
 80065ba:	68b9      	ldr	r1, [r7, #8]
 80065bc:	f002 f818 	bl	80085f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	685a      	ldr	r2, [r3, #4]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c8:	441a      	add	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	685a      	ldr	r2, [r3, #4]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d32b      	bcc.n	8006632 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	605a      	str	r2, [r3, #4]
 80065e2:	e026      	b.n	8006632 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	68d8      	ldr	r0, [r3, #12]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ec:	461a      	mov	r2, r3
 80065ee:	68b9      	ldr	r1, [r7, #8]
 80065f0:	f001 fffe 	bl	80085f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065fc:	425b      	negs	r3, r3
 80065fe:	441a      	add	r2, r3
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	68da      	ldr	r2, [r3, #12]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	429a      	cmp	r2, r3
 800660e:	d207      	bcs.n	8006620 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	689a      	ldr	r2, [r3, #8]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006618:	425b      	negs	r3, r3
 800661a:	441a      	add	r2, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2b02      	cmp	r3, #2
 8006624:	d105      	bne.n	8006632 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d002      	beq.n	8006632 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	3b01      	subs	r3, #1
 8006630:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	1c5a      	adds	r2, r3, #1
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800663a:	697b      	ldr	r3, [r7, #20]
}
 800663c:	4618      	mov	r0, r3
 800663e:	3718      	adds	r7, #24
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006652:	2b00      	cmp	r3, #0
 8006654:	d018      	beq.n	8006688 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	68da      	ldr	r2, [r3, #12]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800665e:	441a      	add	r2, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	68da      	ldr	r2, [r3, #12]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	429a      	cmp	r2, r3
 800666e:	d303      	bcc.n	8006678 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	68d9      	ldr	r1, [r3, #12]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006680:	461a      	mov	r2, r3
 8006682:	6838      	ldr	r0, [r7, #0]
 8006684:	f001 ffb4 	bl	80085f0 <memcpy>
	}
}
 8006688:	bf00      	nop
 800668a:	3708      	adds	r7, #8
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006698:	f001 fc6e 	bl	8007f78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80066a2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066a4:	e011      	b.n	80066ca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d012      	beq.n	80066d4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	3324      	adds	r3, #36	@ 0x24
 80066b2:	4618      	mov	r0, r3
 80066b4:	f000 fd34 	bl	8007120 <xTaskRemoveFromEventList>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d001      	beq.n	80066c2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80066be:	f000 fe0d 	bl	80072dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80066c2:	7bfb      	ldrb	r3, [r7, #15]
 80066c4:	3b01      	subs	r3, #1
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	dce9      	bgt.n	80066a6 <prvUnlockQueue+0x16>
 80066d2:	e000      	b.n	80066d6 <prvUnlockQueue+0x46>
					break;
 80066d4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	22ff      	movs	r2, #255	@ 0xff
 80066da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80066de:	f001 fc7d 	bl	8007fdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80066e2:	f001 fc49 	bl	8007f78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80066ec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80066ee:	e011      	b.n	8006714 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	691b      	ldr	r3, [r3, #16]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d012      	beq.n	800671e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	3310      	adds	r3, #16
 80066fc:	4618      	mov	r0, r3
 80066fe:	f000 fd0f 	bl	8007120 <xTaskRemoveFromEventList>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d001      	beq.n	800670c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006708:	f000 fde8 	bl	80072dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800670c:	7bbb      	ldrb	r3, [r7, #14]
 800670e:	3b01      	subs	r3, #1
 8006710:	b2db      	uxtb	r3, r3
 8006712:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006714:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006718:	2b00      	cmp	r3, #0
 800671a:	dce9      	bgt.n	80066f0 <prvUnlockQueue+0x60>
 800671c:	e000      	b.n	8006720 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800671e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	22ff      	movs	r2, #255	@ 0xff
 8006724:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006728:	f001 fc58 	bl	8007fdc <vPortExitCritical>
}
 800672c:	bf00      	nop
 800672e:	3710      	adds	r7, #16
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}

08006734 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800673c:	f001 fc1c 	bl	8007f78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006744:	2b00      	cmp	r3, #0
 8006746:	d102      	bne.n	800674e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006748:	2301      	movs	r3, #1
 800674a:	60fb      	str	r3, [r7, #12]
 800674c:	e001      	b.n	8006752 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800674e:	2300      	movs	r3, #0
 8006750:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006752:	f001 fc43 	bl	8007fdc <vPortExitCritical>

	return xReturn;
 8006756:	68fb      	ldr	r3, [r7, #12]
}
 8006758:	4618      	mov	r0, r3
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006768:	f001 fc06 	bl	8007f78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006774:	429a      	cmp	r2, r3
 8006776:	d102      	bne.n	800677e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006778:	2301      	movs	r3, #1
 800677a:	60fb      	str	r3, [r7, #12]
 800677c:	e001      	b.n	8006782 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800677e:	2300      	movs	r3, #0
 8006780:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006782:	f001 fc2b 	bl	8007fdc <vPortExitCritical>

	return xReturn;
 8006786:	68fb      	ldr	r3, [r7, #12]
}
 8006788:	4618      	mov	r0, r3
 800678a:	3710      	adds	r7, #16
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006790:	b480      	push	{r7}
 8006792:	b085      	sub	sp, #20
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800679a:	2300      	movs	r3, #0
 800679c:	60fb      	str	r3, [r7, #12]
 800679e:	e014      	b.n	80067ca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80067a0:	4a0f      	ldr	r2, [pc, #60]	@ (80067e0 <vQueueAddToRegistry+0x50>)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d10b      	bne.n	80067c4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80067ac:	490c      	ldr	r1, [pc, #48]	@ (80067e0 <vQueueAddToRegistry+0x50>)
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	683a      	ldr	r2, [r7, #0]
 80067b2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80067b6:	4a0a      	ldr	r2, [pc, #40]	@ (80067e0 <vQueueAddToRegistry+0x50>)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	00db      	lsls	r3, r3, #3
 80067bc:	4413      	add	r3, r2
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80067c2:	e006      	b.n	80067d2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	3301      	adds	r3, #1
 80067c8:	60fb      	str	r3, [r7, #12]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2b07      	cmp	r3, #7
 80067ce:	d9e7      	bls.n	80067a0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80067d0:	bf00      	nop
 80067d2:	bf00      	nop
 80067d4:	3714      	adds	r7, #20
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	20000df0 	.word	0x20000df0

080067e4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b086      	sub	sp, #24
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80067f4:	f001 fbc0 	bl	8007f78 <vPortEnterCritical>
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80067fe:	b25b      	sxtb	r3, r3
 8006800:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006804:	d103      	bne.n	800680e <vQueueWaitForMessageRestricted+0x2a>
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006814:	b25b      	sxtb	r3, r3
 8006816:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800681a:	d103      	bne.n	8006824 <vQueueWaitForMessageRestricted+0x40>
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006824:	f001 fbda 	bl	8007fdc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800682c:	2b00      	cmp	r3, #0
 800682e:	d106      	bne.n	800683e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	3324      	adds	r3, #36	@ 0x24
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	68b9      	ldr	r1, [r7, #8]
 8006838:	4618      	mov	r0, r3
 800683a:	f000 fc45 	bl	80070c8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800683e:	6978      	ldr	r0, [r7, #20]
 8006840:	f7ff ff26 	bl	8006690 <prvUnlockQueue>
	}
 8006844:	bf00      	nop
 8006846:	3718      	adds	r7, #24
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}

0800684c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800684c:	b580      	push	{r7, lr}
 800684e:	b08e      	sub	sp, #56	@ 0x38
 8006850:	af04      	add	r7, sp, #16
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	607a      	str	r2, [r7, #4]
 8006858:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800685a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800685c:	2b00      	cmp	r3, #0
 800685e:	d10b      	bne.n	8006878 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006864:	f383 8811 	msr	BASEPRI, r3
 8006868:	f3bf 8f6f 	isb	sy
 800686c:	f3bf 8f4f 	dsb	sy
 8006870:	623b      	str	r3, [r7, #32]
}
 8006872:	bf00      	nop
 8006874:	bf00      	nop
 8006876:	e7fd      	b.n	8006874 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687a:	2b00      	cmp	r3, #0
 800687c:	d10b      	bne.n	8006896 <xTaskCreateStatic+0x4a>
	__asm volatile
 800687e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006882:	f383 8811 	msr	BASEPRI, r3
 8006886:	f3bf 8f6f 	isb	sy
 800688a:	f3bf 8f4f 	dsb	sy
 800688e:	61fb      	str	r3, [r7, #28]
}
 8006890:	bf00      	nop
 8006892:	bf00      	nop
 8006894:	e7fd      	b.n	8006892 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006896:	235c      	movs	r3, #92	@ 0x5c
 8006898:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	2b5c      	cmp	r3, #92	@ 0x5c
 800689e:	d00b      	beq.n	80068b8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80068a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a4:	f383 8811 	msr	BASEPRI, r3
 80068a8:	f3bf 8f6f 	isb	sy
 80068ac:	f3bf 8f4f 	dsb	sy
 80068b0:	61bb      	str	r3, [r7, #24]
}
 80068b2:	bf00      	nop
 80068b4:	bf00      	nop
 80068b6:	e7fd      	b.n	80068b4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80068b8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80068ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d01e      	beq.n	80068fe <xTaskCreateStatic+0xb2>
 80068c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d01b      	beq.n	80068fe <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80068ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068ce:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80068d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d2:	2202      	movs	r2, #2
 80068d4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80068d8:	2300      	movs	r3, #0
 80068da:	9303      	str	r3, [sp, #12]
 80068dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068de:	9302      	str	r3, [sp, #8]
 80068e0:	f107 0314 	add.w	r3, r7, #20
 80068e4:	9301      	str	r3, [sp, #4]
 80068e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e8:	9300      	str	r3, [sp, #0]
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	687a      	ldr	r2, [r7, #4]
 80068ee:	68b9      	ldr	r1, [r7, #8]
 80068f0:	68f8      	ldr	r0, [r7, #12]
 80068f2:	f000 f850 	bl	8006996 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80068f8:	f000 f8de 	bl	8006ab8 <prvAddNewTaskToReadyList>
 80068fc:	e001      	b.n	8006902 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80068fe:	2300      	movs	r3, #0
 8006900:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006902:	697b      	ldr	r3, [r7, #20]
	}
 8006904:	4618      	mov	r0, r3
 8006906:	3728      	adds	r7, #40	@ 0x28
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800690c:	b580      	push	{r7, lr}
 800690e:	b08c      	sub	sp, #48	@ 0x30
 8006910:	af04      	add	r7, sp, #16
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	603b      	str	r3, [r7, #0]
 8006918:	4613      	mov	r3, r2
 800691a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800691c:	88fb      	ldrh	r3, [r7, #6]
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	4618      	mov	r0, r3
 8006922:	f001 fc4b 	bl	80081bc <pvPortMalloc>
 8006926:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d00e      	beq.n	800694c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800692e:	205c      	movs	r0, #92	@ 0x5c
 8006930:	f001 fc44 	bl	80081bc <pvPortMalloc>
 8006934:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006936:	69fb      	ldr	r3, [r7, #28]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d003      	beq.n	8006944 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800693c:	69fb      	ldr	r3, [r7, #28]
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	631a      	str	r2, [r3, #48]	@ 0x30
 8006942:	e005      	b.n	8006950 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006944:	6978      	ldr	r0, [r7, #20]
 8006946:	f001 fd07 	bl	8008358 <vPortFree>
 800694a:	e001      	b.n	8006950 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800694c:	2300      	movs	r3, #0
 800694e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d017      	beq.n	8006986 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006956:	69fb      	ldr	r3, [r7, #28]
 8006958:	2200      	movs	r2, #0
 800695a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800695e:	88fa      	ldrh	r2, [r7, #6]
 8006960:	2300      	movs	r3, #0
 8006962:	9303      	str	r3, [sp, #12]
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	9302      	str	r3, [sp, #8]
 8006968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800696a:	9301      	str	r3, [sp, #4]
 800696c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800696e:	9300      	str	r3, [sp, #0]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	68b9      	ldr	r1, [r7, #8]
 8006974:	68f8      	ldr	r0, [r7, #12]
 8006976:	f000 f80e 	bl	8006996 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800697a:	69f8      	ldr	r0, [r7, #28]
 800697c:	f000 f89c 	bl	8006ab8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006980:	2301      	movs	r3, #1
 8006982:	61bb      	str	r3, [r7, #24]
 8006984:	e002      	b.n	800698c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006986:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800698a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800698c:	69bb      	ldr	r3, [r7, #24]
	}
 800698e:	4618      	mov	r0, r3
 8006990:	3720      	adds	r7, #32
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006996:	b580      	push	{r7, lr}
 8006998:	b088      	sub	sp, #32
 800699a:	af00      	add	r7, sp, #0
 800699c:	60f8      	str	r0, [r7, #12]
 800699e:	60b9      	str	r1, [r7, #8]
 80069a0:	607a      	str	r2, [r7, #4]
 80069a2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80069a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	461a      	mov	r2, r3
 80069ae:	21a5      	movs	r1, #165	@ 0xa5
 80069b0:	f001 fdf2 	bl	8008598 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80069b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80069be:	3b01      	subs	r3, #1
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	4413      	add	r3, r2
 80069c4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	f023 0307 	bic.w	r3, r3, #7
 80069cc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	f003 0307 	and.w	r3, r3, #7
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d00b      	beq.n	80069f0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80069d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069dc:	f383 8811 	msr	BASEPRI, r3
 80069e0:	f3bf 8f6f 	isb	sy
 80069e4:	f3bf 8f4f 	dsb	sy
 80069e8:	617b      	str	r3, [r7, #20]
}
 80069ea:	bf00      	nop
 80069ec:	bf00      	nop
 80069ee:	e7fd      	b.n	80069ec <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d01f      	beq.n	8006a36 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80069f6:	2300      	movs	r3, #0
 80069f8:	61fb      	str	r3, [r7, #28]
 80069fa:	e012      	b.n	8006a22 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80069fc:	68ba      	ldr	r2, [r7, #8]
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	4413      	add	r3, r2
 8006a02:	7819      	ldrb	r1, [r3, #0]
 8006a04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	4413      	add	r3, r2
 8006a0a:	3334      	adds	r3, #52	@ 0x34
 8006a0c:	460a      	mov	r2, r1
 8006a0e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	4413      	add	r3, r2
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d006      	beq.n	8006a2a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006a1c:	69fb      	ldr	r3, [r7, #28]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	61fb      	str	r3, [r7, #28]
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	2b0f      	cmp	r3, #15
 8006a26:	d9e9      	bls.n	80069fc <prvInitialiseNewTask+0x66>
 8006a28:	e000      	b.n	8006a2c <prvInitialiseNewTask+0x96>
			{
				break;
 8006a2a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a34:	e003      	b.n	8006a3e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a40:	2b37      	cmp	r3, #55	@ 0x37
 8006a42:	d901      	bls.n	8006a48 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006a44:	2337      	movs	r3, #55	@ 0x37
 8006a46:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a4c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a52:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a56:	2200      	movs	r2, #0
 8006a58:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7ff f966 	bl	8005d30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a66:	3318      	adds	r3, #24
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff f961 	bl	8005d30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a72:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a76:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a82:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a86:	2200      	movs	r2, #0
 8006a88:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a92:	683a      	ldr	r2, [r7, #0]
 8006a94:	68f9      	ldr	r1, [r7, #12]
 8006a96:	69b8      	ldr	r0, [r7, #24]
 8006a98:	f001 f93e 	bl	8007d18 <pxPortInitialiseStack>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d002      	beq.n	8006aae <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006aac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006aae:	bf00      	nop
 8006ab0:	3720      	adds	r7, #32
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
	...

08006ab8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b082      	sub	sp, #8
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006ac0:	f001 fa5a 	bl	8007f78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006ac4:	4b2d      	ldr	r3, [pc, #180]	@ (8006b7c <prvAddNewTaskToReadyList+0xc4>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	3301      	adds	r3, #1
 8006aca:	4a2c      	ldr	r2, [pc, #176]	@ (8006b7c <prvAddNewTaskToReadyList+0xc4>)
 8006acc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006ace:	4b2c      	ldr	r3, [pc, #176]	@ (8006b80 <prvAddNewTaskToReadyList+0xc8>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d109      	bne.n	8006aea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006ad6:	4a2a      	ldr	r2, [pc, #168]	@ (8006b80 <prvAddNewTaskToReadyList+0xc8>)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006adc:	4b27      	ldr	r3, [pc, #156]	@ (8006b7c <prvAddNewTaskToReadyList+0xc4>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d110      	bne.n	8006b06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006ae4:	f000 fc1e 	bl	8007324 <prvInitialiseTaskLists>
 8006ae8:	e00d      	b.n	8006b06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006aea:	4b26      	ldr	r3, [pc, #152]	@ (8006b84 <prvAddNewTaskToReadyList+0xcc>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d109      	bne.n	8006b06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006af2:	4b23      	ldr	r3, [pc, #140]	@ (8006b80 <prvAddNewTaskToReadyList+0xc8>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d802      	bhi.n	8006b06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006b00:	4a1f      	ldr	r2, [pc, #124]	@ (8006b80 <prvAddNewTaskToReadyList+0xc8>)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006b06:	4b20      	ldr	r3, [pc, #128]	@ (8006b88 <prvAddNewTaskToReadyList+0xd0>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	4a1e      	ldr	r2, [pc, #120]	@ (8006b88 <prvAddNewTaskToReadyList+0xd0>)
 8006b0e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006b10:	4b1d      	ldr	r3, [pc, #116]	@ (8006b88 <prvAddNewTaskToReadyList+0xd0>)
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8006b8c <prvAddNewTaskToReadyList+0xd4>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d903      	bls.n	8006b2c <prvAddNewTaskToReadyList+0x74>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b28:	4a18      	ldr	r2, [pc, #96]	@ (8006b8c <prvAddNewTaskToReadyList+0xd4>)
 8006b2a:	6013      	str	r3, [r2, #0]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b30:	4613      	mov	r3, r2
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	4413      	add	r3, r2
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4a15      	ldr	r2, [pc, #84]	@ (8006b90 <prvAddNewTaskToReadyList+0xd8>)
 8006b3a:	441a      	add	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	3304      	adds	r3, #4
 8006b40:	4619      	mov	r1, r3
 8006b42:	4610      	mov	r0, r2
 8006b44:	f7ff f901 	bl	8005d4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006b48:	f001 fa48 	bl	8007fdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8006b84 <prvAddNewTaskToReadyList+0xcc>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d00e      	beq.n	8006b72 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006b54:	4b0a      	ldr	r3, [pc, #40]	@ (8006b80 <prvAddNewTaskToReadyList+0xc8>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d207      	bcs.n	8006b72 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006b62:	4b0c      	ldr	r3, [pc, #48]	@ (8006b94 <prvAddNewTaskToReadyList+0xdc>)
 8006b64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b68:	601a      	str	r2, [r3, #0]
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b72:	bf00      	nop
 8006b74:	3708      	adds	r7, #8
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	20001304 	.word	0x20001304
 8006b80:	20000e30 	.word	0x20000e30
 8006b84:	20001310 	.word	0x20001310
 8006b88:	20001320 	.word	0x20001320
 8006b8c:	2000130c 	.word	0x2000130c
 8006b90:	20000e34 	.word	0x20000e34
 8006b94:	e000ed04 	.word	0xe000ed04

08006b98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d018      	beq.n	8006bdc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006baa:	4b14      	ldr	r3, [pc, #80]	@ (8006bfc <vTaskDelay+0x64>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d00b      	beq.n	8006bca <vTaskDelay+0x32>
	__asm volatile
 8006bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb6:	f383 8811 	msr	BASEPRI, r3
 8006bba:	f3bf 8f6f 	isb	sy
 8006bbe:	f3bf 8f4f 	dsb	sy
 8006bc2:	60bb      	str	r3, [r7, #8]
}
 8006bc4:	bf00      	nop
 8006bc6:	bf00      	nop
 8006bc8:	e7fd      	b.n	8006bc6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006bca:	f000 f883 	bl	8006cd4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006bce:	2100      	movs	r1, #0
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 fcf3 	bl	80075bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006bd6:	f000 f88b 	bl	8006cf0 <xTaskResumeAll>
 8006bda:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d107      	bne.n	8006bf2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006be2:	4b07      	ldr	r3, [pc, #28]	@ (8006c00 <vTaskDelay+0x68>)
 8006be4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006be8:	601a      	str	r2, [r3, #0]
 8006bea:	f3bf 8f4f 	dsb	sy
 8006bee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006bf2:	bf00      	nop
 8006bf4:	3710      	adds	r7, #16
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	2000132c 	.word	0x2000132c
 8006c00:	e000ed04 	.word	0xe000ed04

08006c04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b08a      	sub	sp, #40	@ 0x28
 8006c08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c12:	463a      	mov	r2, r7
 8006c14:	1d39      	adds	r1, r7, #4
 8006c16:	f107 0308 	add.w	r3, r7, #8
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f7ff f834 	bl	8005c88 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006c20:	6839      	ldr	r1, [r7, #0]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68ba      	ldr	r2, [r7, #8]
 8006c26:	9202      	str	r2, [sp, #8]
 8006c28:	9301      	str	r3, [sp, #4]
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	2300      	movs	r3, #0
 8006c30:	460a      	mov	r2, r1
 8006c32:	4922      	ldr	r1, [pc, #136]	@ (8006cbc <vTaskStartScheduler+0xb8>)
 8006c34:	4822      	ldr	r0, [pc, #136]	@ (8006cc0 <vTaskStartScheduler+0xbc>)
 8006c36:	f7ff fe09 	bl	800684c <xTaskCreateStatic>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	4a21      	ldr	r2, [pc, #132]	@ (8006cc4 <vTaskStartScheduler+0xc0>)
 8006c3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006c40:	4b20      	ldr	r3, [pc, #128]	@ (8006cc4 <vTaskStartScheduler+0xc0>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d002      	beq.n	8006c4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	617b      	str	r3, [r7, #20]
 8006c4c:	e001      	b.n	8006c52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d102      	bne.n	8006c5e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006c58:	f000 fd04 	bl	8007664 <xTimerCreateTimerTask>
 8006c5c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d116      	bne.n	8006c92 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c68:	f383 8811 	msr	BASEPRI, r3
 8006c6c:	f3bf 8f6f 	isb	sy
 8006c70:	f3bf 8f4f 	dsb	sy
 8006c74:	613b      	str	r3, [r7, #16]
}
 8006c76:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006c78:	4b13      	ldr	r3, [pc, #76]	@ (8006cc8 <vTaskStartScheduler+0xc4>)
 8006c7a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c7e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c80:	4b12      	ldr	r3, [pc, #72]	@ (8006ccc <vTaskStartScheduler+0xc8>)
 8006c82:	2201      	movs	r2, #1
 8006c84:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c86:	4b12      	ldr	r3, [pc, #72]	@ (8006cd0 <vTaskStartScheduler+0xcc>)
 8006c88:	2200      	movs	r2, #0
 8006c8a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c8c:	f001 f8d0 	bl	8007e30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c90:	e00f      	b.n	8006cb2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c98:	d10b      	bne.n	8006cb2 <vTaskStartScheduler+0xae>
	__asm volatile
 8006c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c9e:	f383 8811 	msr	BASEPRI, r3
 8006ca2:	f3bf 8f6f 	isb	sy
 8006ca6:	f3bf 8f4f 	dsb	sy
 8006caa:	60fb      	str	r3, [r7, #12]
}
 8006cac:	bf00      	nop
 8006cae:	bf00      	nop
 8006cb0:	e7fd      	b.n	8006cae <vTaskStartScheduler+0xaa>
}
 8006cb2:	bf00      	nop
 8006cb4:	3718      	adds	r7, #24
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	08008680 	.word	0x08008680
 8006cc0:	080072f5 	.word	0x080072f5
 8006cc4:	20001328 	.word	0x20001328
 8006cc8:	20001324 	.word	0x20001324
 8006ccc:	20001310 	.word	0x20001310
 8006cd0:	20001308 	.word	0x20001308

08006cd4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006cd8:	4b04      	ldr	r3, [pc, #16]	@ (8006cec <vTaskSuspendAll+0x18>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	4a03      	ldr	r2, [pc, #12]	@ (8006cec <vTaskSuspendAll+0x18>)
 8006ce0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006ce2:	bf00      	nop
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr
 8006cec:	2000132c 	.word	0x2000132c

08006cf0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006cfe:	4b42      	ldr	r3, [pc, #264]	@ (8006e08 <xTaskResumeAll+0x118>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d10b      	bne.n	8006d1e <xTaskResumeAll+0x2e>
	__asm volatile
 8006d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0a:	f383 8811 	msr	BASEPRI, r3
 8006d0e:	f3bf 8f6f 	isb	sy
 8006d12:	f3bf 8f4f 	dsb	sy
 8006d16:	603b      	str	r3, [r7, #0]
}
 8006d18:	bf00      	nop
 8006d1a:	bf00      	nop
 8006d1c:	e7fd      	b.n	8006d1a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006d1e:	f001 f92b 	bl	8007f78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006d22:	4b39      	ldr	r3, [pc, #228]	@ (8006e08 <xTaskResumeAll+0x118>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	3b01      	subs	r3, #1
 8006d28:	4a37      	ldr	r2, [pc, #220]	@ (8006e08 <xTaskResumeAll+0x118>)
 8006d2a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d2c:	4b36      	ldr	r3, [pc, #216]	@ (8006e08 <xTaskResumeAll+0x118>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d162      	bne.n	8006dfa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006d34:	4b35      	ldr	r3, [pc, #212]	@ (8006e0c <xTaskResumeAll+0x11c>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d05e      	beq.n	8006dfa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d3c:	e02f      	b.n	8006d9e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d3e:	4b34      	ldr	r3, [pc, #208]	@ (8006e10 <xTaskResumeAll+0x120>)
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	3318      	adds	r3, #24
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7ff f85a 	bl	8005e04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	3304      	adds	r3, #4
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7ff f855 	bl	8005e04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d5e:	4b2d      	ldr	r3, [pc, #180]	@ (8006e14 <xTaskResumeAll+0x124>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d903      	bls.n	8006d6e <xTaskResumeAll+0x7e>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d6a:	4a2a      	ldr	r2, [pc, #168]	@ (8006e14 <xTaskResumeAll+0x124>)
 8006d6c:	6013      	str	r3, [r2, #0]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d72:	4613      	mov	r3, r2
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	4413      	add	r3, r2
 8006d78:	009b      	lsls	r3, r3, #2
 8006d7a:	4a27      	ldr	r2, [pc, #156]	@ (8006e18 <xTaskResumeAll+0x128>)
 8006d7c:	441a      	add	r2, r3
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	3304      	adds	r3, #4
 8006d82:	4619      	mov	r1, r3
 8006d84:	4610      	mov	r0, r2
 8006d86:	f7fe ffe0 	bl	8005d4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d8e:	4b23      	ldr	r3, [pc, #140]	@ (8006e1c <xTaskResumeAll+0x12c>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d302      	bcc.n	8006d9e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006d98:	4b21      	ldr	r3, [pc, #132]	@ (8006e20 <xTaskResumeAll+0x130>)
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8006e10 <xTaskResumeAll+0x120>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1cb      	bne.n	8006d3e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d001      	beq.n	8006db0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006dac:	f000 fb58 	bl	8007460 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006db0:	4b1c      	ldr	r3, [pc, #112]	@ (8006e24 <xTaskResumeAll+0x134>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d010      	beq.n	8006dde <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006dbc:	f000 f846 	bl	8006e4c <xTaskIncrementTick>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d002      	beq.n	8006dcc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006dc6:	4b16      	ldr	r3, [pc, #88]	@ (8006e20 <xTaskResumeAll+0x130>)
 8006dc8:	2201      	movs	r2, #1
 8006dca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	3b01      	subs	r3, #1
 8006dd0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1f1      	bne.n	8006dbc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006dd8:	4b12      	ldr	r3, [pc, #72]	@ (8006e24 <xTaskResumeAll+0x134>)
 8006dda:	2200      	movs	r2, #0
 8006ddc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006dde:	4b10      	ldr	r3, [pc, #64]	@ (8006e20 <xTaskResumeAll+0x130>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d009      	beq.n	8006dfa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006de6:	2301      	movs	r3, #1
 8006de8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006dea:	4b0f      	ldr	r3, [pc, #60]	@ (8006e28 <xTaskResumeAll+0x138>)
 8006dec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006df0:	601a      	str	r2, [r3, #0]
 8006df2:	f3bf 8f4f 	dsb	sy
 8006df6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006dfa:	f001 f8ef 	bl	8007fdc <vPortExitCritical>

	return xAlreadyYielded;
 8006dfe:	68bb      	ldr	r3, [r7, #8]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3710      	adds	r7, #16
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	2000132c 	.word	0x2000132c
 8006e0c:	20001304 	.word	0x20001304
 8006e10:	200012c4 	.word	0x200012c4
 8006e14:	2000130c 	.word	0x2000130c
 8006e18:	20000e34 	.word	0x20000e34
 8006e1c:	20000e30 	.word	0x20000e30
 8006e20:	20001318 	.word	0x20001318
 8006e24:	20001314 	.word	0x20001314
 8006e28:	e000ed04 	.word	0xe000ed04

08006e2c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006e32:	4b05      	ldr	r3, [pc, #20]	@ (8006e48 <xTaskGetTickCount+0x1c>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006e38:	687b      	ldr	r3, [r7, #4]
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	370c      	adds	r7, #12
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	20001308 	.word	0x20001308

08006e4c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b086      	sub	sp, #24
 8006e50:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006e52:	2300      	movs	r3, #0
 8006e54:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e56:	4b4f      	ldr	r3, [pc, #316]	@ (8006f94 <xTaskIncrementTick+0x148>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	f040 8090 	bne.w	8006f80 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006e60:	4b4d      	ldr	r3, [pc, #308]	@ (8006f98 <xTaskIncrementTick+0x14c>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	3301      	adds	r3, #1
 8006e66:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006e68:	4a4b      	ldr	r2, [pc, #300]	@ (8006f98 <xTaskIncrementTick+0x14c>)
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d121      	bne.n	8006eb8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006e74:	4b49      	ldr	r3, [pc, #292]	@ (8006f9c <xTaskIncrementTick+0x150>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d00b      	beq.n	8006e96 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e82:	f383 8811 	msr	BASEPRI, r3
 8006e86:	f3bf 8f6f 	isb	sy
 8006e8a:	f3bf 8f4f 	dsb	sy
 8006e8e:	603b      	str	r3, [r7, #0]
}
 8006e90:	bf00      	nop
 8006e92:	bf00      	nop
 8006e94:	e7fd      	b.n	8006e92 <xTaskIncrementTick+0x46>
 8006e96:	4b41      	ldr	r3, [pc, #260]	@ (8006f9c <xTaskIncrementTick+0x150>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	60fb      	str	r3, [r7, #12]
 8006e9c:	4b40      	ldr	r3, [pc, #256]	@ (8006fa0 <xTaskIncrementTick+0x154>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a3e      	ldr	r2, [pc, #248]	@ (8006f9c <xTaskIncrementTick+0x150>)
 8006ea2:	6013      	str	r3, [r2, #0]
 8006ea4:	4a3e      	ldr	r2, [pc, #248]	@ (8006fa0 <xTaskIncrementTick+0x154>)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6013      	str	r3, [r2, #0]
 8006eaa:	4b3e      	ldr	r3, [pc, #248]	@ (8006fa4 <xTaskIncrementTick+0x158>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	3301      	adds	r3, #1
 8006eb0:	4a3c      	ldr	r2, [pc, #240]	@ (8006fa4 <xTaskIncrementTick+0x158>)
 8006eb2:	6013      	str	r3, [r2, #0]
 8006eb4:	f000 fad4 	bl	8007460 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8006fa8 <xTaskIncrementTick+0x15c>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d349      	bcc.n	8006f56 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ec2:	4b36      	ldr	r3, [pc, #216]	@ (8006f9c <xTaskIncrementTick+0x150>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d104      	bne.n	8006ed6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ecc:	4b36      	ldr	r3, [pc, #216]	@ (8006fa8 <xTaskIncrementTick+0x15c>)
 8006ece:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ed2:	601a      	str	r2, [r3, #0]
					break;
 8006ed4:	e03f      	b.n	8006f56 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ed6:	4b31      	ldr	r3, [pc, #196]	@ (8006f9c <xTaskIncrementTick+0x150>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	68db      	ldr	r3, [r3, #12]
 8006ede:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006ee6:	693a      	ldr	r2, [r7, #16]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d203      	bcs.n	8006ef6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006eee:	4a2e      	ldr	r2, [pc, #184]	@ (8006fa8 <xTaskIncrementTick+0x15c>)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006ef4:	e02f      	b.n	8006f56 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	3304      	adds	r3, #4
 8006efa:	4618      	mov	r0, r3
 8006efc:	f7fe ff82 	bl	8005e04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d004      	beq.n	8006f12 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	3318      	adds	r3, #24
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f7fe ff79 	bl	8005e04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f16:	4b25      	ldr	r3, [pc, #148]	@ (8006fac <xTaskIncrementTick+0x160>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d903      	bls.n	8006f26 <xTaskIncrementTick+0xda>
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f22:	4a22      	ldr	r2, [pc, #136]	@ (8006fac <xTaskIncrementTick+0x160>)
 8006f24:	6013      	str	r3, [r2, #0]
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f2a:	4613      	mov	r3, r2
 8006f2c:	009b      	lsls	r3, r3, #2
 8006f2e:	4413      	add	r3, r2
 8006f30:	009b      	lsls	r3, r3, #2
 8006f32:	4a1f      	ldr	r2, [pc, #124]	@ (8006fb0 <xTaskIncrementTick+0x164>)
 8006f34:	441a      	add	r2, r3
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	3304      	adds	r3, #4
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	4610      	mov	r0, r2
 8006f3e:	f7fe ff04 	bl	8005d4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f46:	4b1b      	ldr	r3, [pc, #108]	@ (8006fb4 <xTaskIncrementTick+0x168>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d3b8      	bcc.n	8006ec2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006f50:	2301      	movs	r3, #1
 8006f52:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f54:	e7b5      	b.n	8006ec2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006f56:	4b17      	ldr	r3, [pc, #92]	@ (8006fb4 <xTaskIncrementTick+0x168>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f5c:	4914      	ldr	r1, [pc, #80]	@ (8006fb0 <xTaskIncrementTick+0x164>)
 8006f5e:	4613      	mov	r3, r2
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	4413      	add	r3, r2
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	440b      	add	r3, r1
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d901      	bls.n	8006f72 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006f72:	4b11      	ldr	r3, [pc, #68]	@ (8006fb8 <xTaskIncrementTick+0x16c>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d007      	beq.n	8006f8a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	617b      	str	r3, [r7, #20]
 8006f7e:	e004      	b.n	8006f8a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006f80:	4b0e      	ldr	r3, [pc, #56]	@ (8006fbc <xTaskIncrementTick+0x170>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	3301      	adds	r3, #1
 8006f86:	4a0d      	ldr	r2, [pc, #52]	@ (8006fbc <xTaskIncrementTick+0x170>)
 8006f88:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006f8a:	697b      	ldr	r3, [r7, #20]
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3718      	adds	r7, #24
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	2000132c 	.word	0x2000132c
 8006f98:	20001308 	.word	0x20001308
 8006f9c:	200012bc 	.word	0x200012bc
 8006fa0:	200012c0 	.word	0x200012c0
 8006fa4:	2000131c 	.word	0x2000131c
 8006fa8:	20001324 	.word	0x20001324
 8006fac:	2000130c 	.word	0x2000130c
 8006fb0:	20000e34 	.word	0x20000e34
 8006fb4:	20000e30 	.word	0x20000e30
 8006fb8:	20001318 	.word	0x20001318
 8006fbc:	20001314 	.word	0x20001314

08006fc0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006fc6:	4b28      	ldr	r3, [pc, #160]	@ (8007068 <vTaskSwitchContext+0xa8>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d003      	beq.n	8006fd6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006fce:	4b27      	ldr	r3, [pc, #156]	@ (800706c <vTaskSwitchContext+0xac>)
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006fd4:	e042      	b.n	800705c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006fd6:	4b25      	ldr	r3, [pc, #148]	@ (800706c <vTaskSwitchContext+0xac>)
 8006fd8:	2200      	movs	r2, #0
 8006fda:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fdc:	4b24      	ldr	r3, [pc, #144]	@ (8007070 <vTaskSwitchContext+0xb0>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	60fb      	str	r3, [r7, #12]
 8006fe2:	e011      	b.n	8007008 <vTaskSwitchContext+0x48>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d10b      	bne.n	8007002 <vTaskSwitchContext+0x42>
	__asm volatile
 8006fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fee:	f383 8811 	msr	BASEPRI, r3
 8006ff2:	f3bf 8f6f 	isb	sy
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	607b      	str	r3, [r7, #4]
}
 8006ffc:	bf00      	nop
 8006ffe:	bf00      	nop
 8007000:	e7fd      	b.n	8006ffe <vTaskSwitchContext+0x3e>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	3b01      	subs	r3, #1
 8007006:	60fb      	str	r3, [r7, #12]
 8007008:	491a      	ldr	r1, [pc, #104]	@ (8007074 <vTaskSwitchContext+0xb4>)
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	4613      	mov	r3, r2
 800700e:	009b      	lsls	r3, r3, #2
 8007010:	4413      	add	r3, r2
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	440b      	add	r3, r1
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d0e3      	beq.n	8006fe4 <vTaskSwitchContext+0x24>
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	4613      	mov	r3, r2
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	4413      	add	r3, r2
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	4a13      	ldr	r2, [pc, #76]	@ (8007074 <vTaskSwitchContext+0xb4>)
 8007028:	4413      	add	r3, r2
 800702a:	60bb      	str	r3, [r7, #8]
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	685a      	ldr	r2, [r3, #4]
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	605a      	str	r2, [r3, #4]
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	3308      	adds	r3, #8
 800703e:	429a      	cmp	r2, r3
 8007040:	d104      	bne.n	800704c <vTaskSwitchContext+0x8c>
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	685a      	ldr	r2, [r3, #4]
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	605a      	str	r2, [r3, #4]
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	68db      	ldr	r3, [r3, #12]
 8007052:	4a09      	ldr	r2, [pc, #36]	@ (8007078 <vTaskSwitchContext+0xb8>)
 8007054:	6013      	str	r3, [r2, #0]
 8007056:	4a06      	ldr	r2, [pc, #24]	@ (8007070 <vTaskSwitchContext+0xb0>)
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6013      	str	r3, [r2, #0]
}
 800705c:	bf00      	nop
 800705e:	3714      	adds	r7, #20
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr
 8007068:	2000132c 	.word	0x2000132c
 800706c:	20001318 	.word	0x20001318
 8007070:	2000130c 	.word	0x2000130c
 8007074:	20000e34 	.word	0x20000e34
 8007078:	20000e30 	.word	0x20000e30

0800707c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b084      	sub	sp, #16
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d10b      	bne.n	80070a4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800708c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007090:	f383 8811 	msr	BASEPRI, r3
 8007094:	f3bf 8f6f 	isb	sy
 8007098:	f3bf 8f4f 	dsb	sy
 800709c:	60fb      	str	r3, [r7, #12]
}
 800709e:	bf00      	nop
 80070a0:	bf00      	nop
 80070a2:	e7fd      	b.n	80070a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80070a4:	4b07      	ldr	r3, [pc, #28]	@ (80070c4 <vTaskPlaceOnEventList+0x48>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	3318      	adds	r3, #24
 80070aa:	4619      	mov	r1, r3
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f7fe fe70 	bl	8005d92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80070b2:	2101      	movs	r1, #1
 80070b4:	6838      	ldr	r0, [r7, #0]
 80070b6:	f000 fa81 	bl	80075bc <prvAddCurrentTaskToDelayedList>
}
 80070ba:	bf00      	nop
 80070bc:	3710      	adds	r7, #16
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}
 80070c2:	bf00      	nop
 80070c4:	20000e30 	.word	0x20000e30

080070c8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b086      	sub	sp, #24
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10b      	bne.n	80070f2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80070da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070de:	f383 8811 	msr	BASEPRI, r3
 80070e2:	f3bf 8f6f 	isb	sy
 80070e6:	f3bf 8f4f 	dsb	sy
 80070ea:	617b      	str	r3, [r7, #20]
}
 80070ec:	bf00      	nop
 80070ee:	bf00      	nop
 80070f0:	e7fd      	b.n	80070ee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80070f2:	4b0a      	ldr	r3, [pc, #40]	@ (800711c <vTaskPlaceOnEventListRestricted+0x54>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	3318      	adds	r3, #24
 80070f8:	4619      	mov	r1, r3
 80070fa:	68f8      	ldr	r0, [r7, #12]
 80070fc:	f7fe fe25 	bl	8005d4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d002      	beq.n	800710c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007106:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800710a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800710c:	6879      	ldr	r1, [r7, #4]
 800710e:	68b8      	ldr	r0, [r7, #8]
 8007110:	f000 fa54 	bl	80075bc <prvAddCurrentTaskToDelayedList>
	}
 8007114:	bf00      	nop
 8007116:	3718      	adds	r7, #24
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	20000e30 	.word	0x20000e30

08007120 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b086      	sub	sp, #24
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d10b      	bne.n	800714e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800713a:	f383 8811 	msr	BASEPRI, r3
 800713e:	f3bf 8f6f 	isb	sy
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	60fb      	str	r3, [r7, #12]
}
 8007148:	bf00      	nop
 800714a:	bf00      	nop
 800714c:	e7fd      	b.n	800714a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	3318      	adds	r3, #24
 8007152:	4618      	mov	r0, r3
 8007154:	f7fe fe56 	bl	8005e04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007158:	4b1d      	ldr	r3, [pc, #116]	@ (80071d0 <xTaskRemoveFromEventList+0xb0>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d11d      	bne.n	800719c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	3304      	adds	r3, #4
 8007164:	4618      	mov	r0, r3
 8007166:	f7fe fe4d 	bl	8005e04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800716e:	4b19      	ldr	r3, [pc, #100]	@ (80071d4 <xTaskRemoveFromEventList+0xb4>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	429a      	cmp	r2, r3
 8007174:	d903      	bls.n	800717e <xTaskRemoveFromEventList+0x5e>
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800717a:	4a16      	ldr	r2, [pc, #88]	@ (80071d4 <xTaskRemoveFromEventList+0xb4>)
 800717c:	6013      	str	r3, [r2, #0]
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007182:	4613      	mov	r3, r2
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	4413      	add	r3, r2
 8007188:	009b      	lsls	r3, r3, #2
 800718a:	4a13      	ldr	r2, [pc, #76]	@ (80071d8 <xTaskRemoveFromEventList+0xb8>)
 800718c:	441a      	add	r2, r3
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	3304      	adds	r3, #4
 8007192:	4619      	mov	r1, r3
 8007194:	4610      	mov	r0, r2
 8007196:	f7fe fdd8 	bl	8005d4a <vListInsertEnd>
 800719a:	e005      	b.n	80071a8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	3318      	adds	r3, #24
 80071a0:	4619      	mov	r1, r3
 80071a2:	480e      	ldr	r0, [pc, #56]	@ (80071dc <xTaskRemoveFromEventList+0xbc>)
 80071a4:	f7fe fdd1 	bl	8005d4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ac:	4b0c      	ldr	r3, [pc, #48]	@ (80071e0 <xTaskRemoveFromEventList+0xc0>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d905      	bls.n	80071c2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80071b6:	2301      	movs	r3, #1
 80071b8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80071ba:	4b0a      	ldr	r3, [pc, #40]	@ (80071e4 <xTaskRemoveFromEventList+0xc4>)
 80071bc:	2201      	movs	r2, #1
 80071be:	601a      	str	r2, [r3, #0]
 80071c0:	e001      	b.n	80071c6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80071c2:	2300      	movs	r3, #0
 80071c4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80071c6:	697b      	ldr	r3, [r7, #20]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3718      	adds	r7, #24
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}
 80071d0:	2000132c 	.word	0x2000132c
 80071d4:	2000130c 	.word	0x2000130c
 80071d8:	20000e34 	.word	0x20000e34
 80071dc:	200012c4 	.word	0x200012c4
 80071e0:	20000e30 	.word	0x20000e30
 80071e4:	20001318 	.word	0x20001318

080071e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80071f0:	4b06      	ldr	r3, [pc, #24]	@ (800720c <vTaskInternalSetTimeOutState+0x24>)
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80071f8:	4b05      	ldr	r3, [pc, #20]	@ (8007210 <vTaskInternalSetTimeOutState+0x28>)
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	605a      	str	r2, [r3, #4]
}
 8007200:	bf00      	nop
 8007202:	370c      	adds	r7, #12
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr
 800720c:	2000131c 	.word	0x2000131c
 8007210:	20001308 	.word	0x20001308

08007214 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b088      	sub	sp, #32
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d10b      	bne.n	800723c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007228:	f383 8811 	msr	BASEPRI, r3
 800722c:	f3bf 8f6f 	isb	sy
 8007230:	f3bf 8f4f 	dsb	sy
 8007234:	613b      	str	r3, [r7, #16]
}
 8007236:	bf00      	nop
 8007238:	bf00      	nop
 800723a:	e7fd      	b.n	8007238 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d10b      	bne.n	800725a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	60fb      	str	r3, [r7, #12]
}
 8007254:	bf00      	nop
 8007256:	bf00      	nop
 8007258:	e7fd      	b.n	8007256 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800725a:	f000 fe8d 	bl	8007f78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800725e:	4b1d      	ldr	r3, [pc, #116]	@ (80072d4 <xTaskCheckForTimeOut+0xc0>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	69ba      	ldr	r2, [r7, #24]
 800726a:	1ad3      	subs	r3, r2, r3
 800726c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007276:	d102      	bne.n	800727e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007278:	2300      	movs	r3, #0
 800727a:	61fb      	str	r3, [r7, #28]
 800727c:	e023      	b.n	80072c6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	4b15      	ldr	r3, [pc, #84]	@ (80072d8 <xTaskCheckForTimeOut+0xc4>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	429a      	cmp	r2, r3
 8007288:	d007      	beq.n	800729a <xTaskCheckForTimeOut+0x86>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	69ba      	ldr	r2, [r7, #24]
 8007290:	429a      	cmp	r2, r3
 8007292:	d302      	bcc.n	800729a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007294:	2301      	movs	r3, #1
 8007296:	61fb      	str	r3, [r7, #28]
 8007298:	e015      	b.n	80072c6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d20b      	bcs.n	80072bc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	1ad2      	subs	r2, r2, r3
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f7ff ff99 	bl	80071e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80072b6:	2300      	movs	r3, #0
 80072b8:	61fb      	str	r3, [r7, #28]
 80072ba:	e004      	b.n	80072c6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	2200      	movs	r2, #0
 80072c0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80072c2:	2301      	movs	r3, #1
 80072c4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80072c6:	f000 fe89 	bl	8007fdc <vPortExitCritical>

	return xReturn;
 80072ca:	69fb      	ldr	r3, [r7, #28]
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3720      	adds	r7, #32
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	20001308 	.word	0x20001308
 80072d8:	2000131c 	.word	0x2000131c

080072dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80072dc:	b480      	push	{r7}
 80072de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80072e0:	4b03      	ldr	r3, [pc, #12]	@ (80072f0 <vTaskMissedYield+0x14>)
 80072e2:	2201      	movs	r2, #1
 80072e4:	601a      	str	r2, [r3, #0]
}
 80072e6:	bf00      	nop
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr
 80072f0:	20001318 	.word	0x20001318

080072f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b082      	sub	sp, #8
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80072fc:	f000 f852 	bl	80073a4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007300:	4b06      	ldr	r3, [pc, #24]	@ (800731c <prvIdleTask+0x28>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2b01      	cmp	r3, #1
 8007306:	d9f9      	bls.n	80072fc <prvIdleTask+0x8>
			{
				taskYIELD();
 8007308:	4b05      	ldr	r3, [pc, #20]	@ (8007320 <prvIdleTask+0x2c>)
 800730a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800730e:	601a      	str	r2, [r3, #0]
 8007310:	f3bf 8f4f 	dsb	sy
 8007314:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007318:	e7f0      	b.n	80072fc <prvIdleTask+0x8>
 800731a:	bf00      	nop
 800731c:	20000e34 	.word	0x20000e34
 8007320:	e000ed04 	.word	0xe000ed04

08007324 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800732a:	2300      	movs	r3, #0
 800732c:	607b      	str	r3, [r7, #4]
 800732e:	e00c      	b.n	800734a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	4613      	mov	r3, r2
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	4413      	add	r3, r2
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	4a12      	ldr	r2, [pc, #72]	@ (8007384 <prvInitialiseTaskLists+0x60>)
 800733c:	4413      	add	r3, r2
 800733e:	4618      	mov	r0, r3
 8007340:	f7fe fcd6 	bl	8005cf0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	3301      	adds	r3, #1
 8007348:	607b      	str	r3, [r7, #4]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2b37      	cmp	r3, #55	@ 0x37
 800734e:	d9ef      	bls.n	8007330 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007350:	480d      	ldr	r0, [pc, #52]	@ (8007388 <prvInitialiseTaskLists+0x64>)
 8007352:	f7fe fccd 	bl	8005cf0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007356:	480d      	ldr	r0, [pc, #52]	@ (800738c <prvInitialiseTaskLists+0x68>)
 8007358:	f7fe fcca 	bl	8005cf0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800735c:	480c      	ldr	r0, [pc, #48]	@ (8007390 <prvInitialiseTaskLists+0x6c>)
 800735e:	f7fe fcc7 	bl	8005cf0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007362:	480c      	ldr	r0, [pc, #48]	@ (8007394 <prvInitialiseTaskLists+0x70>)
 8007364:	f7fe fcc4 	bl	8005cf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007368:	480b      	ldr	r0, [pc, #44]	@ (8007398 <prvInitialiseTaskLists+0x74>)
 800736a:	f7fe fcc1 	bl	8005cf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800736e:	4b0b      	ldr	r3, [pc, #44]	@ (800739c <prvInitialiseTaskLists+0x78>)
 8007370:	4a05      	ldr	r2, [pc, #20]	@ (8007388 <prvInitialiseTaskLists+0x64>)
 8007372:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007374:	4b0a      	ldr	r3, [pc, #40]	@ (80073a0 <prvInitialiseTaskLists+0x7c>)
 8007376:	4a05      	ldr	r2, [pc, #20]	@ (800738c <prvInitialiseTaskLists+0x68>)
 8007378:	601a      	str	r2, [r3, #0]
}
 800737a:	bf00      	nop
 800737c:	3708      	adds	r7, #8
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	20000e34 	.word	0x20000e34
 8007388:	20001294 	.word	0x20001294
 800738c:	200012a8 	.word	0x200012a8
 8007390:	200012c4 	.word	0x200012c4
 8007394:	200012d8 	.word	0x200012d8
 8007398:	200012f0 	.word	0x200012f0
 800739c:	200012bc 	.word	0x200012bc
 80073a0:	200012c0 	.word	0x200012c0

080073a4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b082      	sub	sp, #8
 80073a8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073aa:	e019      	b.n	80073e0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80073ac:	f000 fde4 	bl	8007f78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073b0:	4b10      	ldr	r3, [pc, #64]	@ (80073f4 <prvCheckTasksWaitingTermination+0x50>)
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	68db      	ldr	r3, [r3, #12]
 80073b6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	3304      	adds	r3, #4
 80073bc:	4618      	mov	r0, r3
 80073be:	f7fe fd21 	bl	8005e04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80073c2:	4b0d      	ldr	r3, [pc, #52]	@ (80073f8 <prvCheckTasksWaitingTermination+0x54>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	3b01      	subs	r3, #1
 80073c8:	4a0b      	ldr	r2, [pc, #44]	@ (80073f8 <prvCheckTasksWaitingTermination+0x54>)
 80073ca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80073cc:	4b0b      	ldr	r3, [pc, #44]	@ (80073fc <prvCheckTasksWaitingTermination+0x58>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3b01      	subs	r3, #1
 80073d2:	4a0a      	ldr	r2, [pc, #40]	@ (80073fc <prvCheckTasksWaitingTermination+0x58>)
 80073d4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80073d6:	f000 fe01 	bl	8007fdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f810 	bl	8007400 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073e0:	4b06      	ldr	r3, [pc, #24]	@ (80073fc <prvCheckTasksWaitingTermination+0x58>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1e1      	bne.n	80073ac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80073e8:	bf00      	nop
 80073ea:	bf00      	nop
 80073ec:	3708      	adds	r7, #8
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}
 80073f2:	bf00      	nop
 80073f4:	200012d8 	.word	0x200012d8
 80073f8:	20001304 	.word	0x20001304
 80073fc:	200012ec 	.word	0x200012ec

08007400 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800740e:	2b00      	cmp	r3, #0
 8007410:	d108      	bne.n	8007424 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007416:	4618      	mov	r0, r3
 8007418:	f000 ff9e 	bl	8008358 <vPortFree>
				vPortFree( pxTCB );
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f000 ff9b 	bl	8008358 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007422:	e019      	b.n	8007458 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800742a:	2b01      	cmp	r3, #1
 800742c:	d103      	bne.n	8007436 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 ff92 	bl	8008358 <vPortFree>
	}
 8007434:	e010      	b.n	8007458 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800743c:	2b02      	cmp	r3, #2
 800743e:	d00b      	beq.n	8007458 <prvDeleteTCB+0x58>
	__asm volatile
 8007440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007444:	f383 8811 	msr	BASEPRI, r3
 8007448:	f3bf 8f6f 	isb	sy
 800744c:	f3bf 8f4f 	dsb	sy
 8007450:	60fb      	str	r3, [r7, #12]
}
 8007452:	bf00      	nop
 8007454:	bf00      	nop
 8007456:	e7fd      	b.n	8007454 <prvDeleteTCB+0x54>
	}
 8007458:	bf00      	nop
 800745a:	3710      	adds	r7, #16
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}

08007460 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007466:	4b0c      	ldr	r3, [pc, #48]	@ (8007498 <prvResetNextTaskUnblockTime+0x38>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d104      	bne.n	800747a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007470:	4b0a      	ldr	r3, [pc, #40]	@ (800749c <prvResetNextTaskUnblockTime+0x3c>)
 8007472:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007476:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007478:	e008      	b.n	800748c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800747a:	4b07      	ldr	r3, [pc, #28]	@ (8007498 <prvResetNextTaskUnblockTime+0x38>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	68db      	ldr	r3, [r3, #12]
 8007482:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	4a04      	ldr	r2, [pc, #16]	@ (800749c <prvResetNextTaskUnblockTime+0x3c>)
 800748a:	6013      	str	r3, [r2, #0]
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr
 8007498:	200012bc 	.word	0x200012bc
 800749c:	20001324 	.word	0x20001324

080074a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80074a6:	4b0b      	ldr	r3, [pc, #44]	@ (80074d4 <xTaskGetSchedulerState+0x34>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d102      	bne.n	80074b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80074ae:	2301      	movs	r3, #1
 80074b0:	607b      	str	r3, [r7, #4]
 80074b2:	e008      	b.n	80074c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074b4:	4b08      	ldr	r3, [pc, #32]	@ (80074d8 <xTaskGetSchedulerState+0x38>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d102      	bne.n	80074c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80074bc:	2302      	movs	r3, #2
 80074be:	607b      	str	r3, [r7, #4]
 80074c0:	e001      	b.n	80074c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80074c2:	2300      	movs	r3, #0
 80074c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80074c6:	687b      	ldr	r3, [r7, #4]
	}
 80074c8:	4618      	mov	r0, r3
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr
 80074d4:	20001310 	.word	0x20001310
 80074d8:	2000132c 	.word	0x2000132c

080074dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b086      	sub	sp, #24
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80074e8:	2300      	movs	r3, #0
 80074ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d058      	beq.n	80075a4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80074f2:	4b2f      	ldr	r3, [pc, #188]	@ (80075b0 <xTaskPriorityDisinherit+0xd4>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	693a      	ldr	r2, [r7, #16]
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d00b      	beq.n	8007514 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80074fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007500:	f383 8811 	msr	BASEPRI, r3
 8007504:	f3bf 8f6f 	isb	sy
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	60fb      	str	r3, [r7, #12]
}
 800750e:	bf00      	nop
 8007510:	bf00      	nop
 8007512:	e7fd      	b.n	8007510 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007518:	2b00      	cmp	r3, #0
 800751a:	d10b      	bne.n	8007534 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800751c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007520:	f383 8811 	msr	BASEPRI, r3
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	60bb      	str	r3, [r7, #8]
}
 800752e:	bf00      	nop
 8007530:	bf00      	nop
 8007532:	e7fd      	b.n	8007530 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007538:	1e5a      	subs	r2, r3, #1
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007546:	429a      	cmp	r2, r3
 8007548:	d02c      	beq.n	80075a4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800754e:	2b00      	cmp	r3, #0
 8007550:	d128      	bne.n	80075a4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	3304      	adds	r3, #4
 8007556:	4618      	mov	r0, r3
 8007558:	f7fe fc54 	bl	8005e04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007568:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007574:	4b0f      	ldr	r3, [pc, #60]	@ (80075b4 <xTaskPriorityDisinherit+0xd8>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	429a      	cmp	r2, r3
 800757a:	d903      	bls.n	8007584 <xTaskPriorityDisinherit+0xa8>
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007580:	4a0c      	ldr	r2, [pc, #48]	@ (80075b4 <xTaskPriorityDisinherit+0xd8>)
 8007582:	6013      	str	r3, [r2, #0]
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007588:	4613      	mov	r3, r2
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	4413      	add	r3, r2
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	4a09      	ldr	r2, [pc, #36]	@ (80075b8 <xTaskPriorityDisinherit+0xdc>)
 8007592:	441a      	add	r2, r3
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	3304      	adds	r3, #4
 8007598:	4619      	mov	r1, r3
 800759a:	4610      	mov	r0, r2
 800759c:	f7fe fbd5 	bl	8005d4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80075a0:	2301      	movs	r3, #1
 80075a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80075a4:	697b      	ldr	r3, [r7, #20]
	}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3718      	adds	r7, #24
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop
 80075b0:	20000e30 	.word	0x20000e30
 80075b4:	2000130c 	.word	0x2000130c
 80075b8:	20000e34 	.word	0x20000e34

080075bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80075c6:	4b21      	ldr	r3, [pc, #132]	@ (800764c <prvAddCurrentTaskToDelayedList+0x90>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075cc:	4b20      	ldr	r3, [pc, #128]	@ (8007650 <prvAddCurrentTaskToDelayedList+0x94>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	3304      	adds	r3, #4
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7fe fc16 	bl	8005e04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075de:	d10a      	bne.n	80075f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d007      	beq.n	80075f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075e6:	4b1a      	ldr	r3, [pc, #104]	@ (8007650 <prvAddCurrentTaskToDelayedList+0x94>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	3304      	adds	r3, #4
 80075ec:	4619      	mov	r1, r3
 80075ee:	4819      	ldr	r0, [pc, #100]	@ (8007654 <prvAddCurrentTaskToDelayedList+0x98>)
 80075f0:	f7fe fbab 	bl	8005d4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80075f4:	e026      	b.n	8007644 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	4413      	add	r3, r2
 80075fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80075fe:	4b14      	ldr	r3, [pc, #80]	@ (8007650 <prvAddCurrentTaskToDelayedList+0x94>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	68ba      	ldr	r2, [r7, #8]
 8007604:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007606:	68ba      	ldr	r2, [r7, #8]
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	429a      	cmp	r2, r3
 800760c:	d209      	bcs.n	8007622 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800760e:	4b12      	ldr	r3, [pc, #72]	@ (8007658 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	4b0f      	ldr	r3, [pc, #60]	@ (8007650 <prvAddCurrentTaskToDelayedList+0x94>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	3304      	adds	r3, #4
 8007618:	4619      	mov	r1, r3
 800761a:	4610      	mov	r0, r2
 800761c:	f7fe fbb9 	bl	8005d92 <vListInsert>
}
 8007620:	e010      	b.n	8007644 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007622:	4b0e      	ldr	r3, [pc, #56]	@ (800765c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	4b0a      	ldr	r3, [pc, #40]	@ (8007650 <prvAddCurrentTaskToDelayedList+0x94>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3304      	adds	r3, #4
 800762c:	4619      	mov	r1, r3
 800762e:	4610      	mov	r0, r2
 8007630:	f7fe fbaf 	bl	8005d92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007634:	4b0a      	ldr	r3, [pc, #40]	@ (8007660 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	429a      	cmp	r2, r3
 800763c:	d202      	bcs.n	8007644 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800763e:	4a08      	ldr	r2, [pc, #32]	@ (8007660 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	6013      	str	r3, [r2, #0]
}
 8007644:	bf00      	nop
 8007646:	3710      	adds	r7, #16
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	20001308 	.word	0x20001308
 8007650:	20000e30 	.word	0x20000e30
 8007654:	200012f0 	.word	0x200012f0
 8007658:	200012c0 	.word	0x200012c0
 800765c:	200012bc 	.word	0x200012bc
 8007660:	20001324 	.word	0x20001324

08007664 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b08a      	sub	sp, #40	@ 0x28
 8007668:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800766a:	2300      	movs	r3, #0
 800766c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800766e:	f000 fb13 	bl	8007c98 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007672:	4b1d      	ldr	r3, [pc, #116]	@ (80076e8 <xTimerCreateTimerTask+0x84>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d021      	beq.n	80076be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800767a:	2300      	movs	r3, #0
 800767c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800767e:	2300      	movs	r3, #0
 8007680:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007682:	1d3a      	adds	r2, r7, #4
 8007684:	f107 0108 	add.w	r1, r7, #8
 8007688:	f107 030c 	add.w	r3, r7, #12
 800768c:	4618      	mov	r0, r3
 800768e:	f7fe fb15 	bl	8005cbc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007692:	6879      	ldr	r1, [r7, #4]
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	68fa      	ldr	r2, [r7, #12]
 8007698:	9202      	str	r2, [sp, #8]
 800769a:	9301      	str	r3, [sp, #4]
 800769c:	2302      	movs	r3, #2
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	2300      	movs	r3, #0
 80076a2:	460a      	mov	r2, r1
 80076a4:	4911      	ldr	r1, [pc, #68]	@ (80076ec <xTimerCreateTimerTask+0x88>)
 80076a6:	4812      	ldr	r0, [pc, #72]	@ (80076f0 <xTimerCreateTimerTask+0x8c>)
 80076a8:	f7ff f8d0 	bl	800684c <xTaskCreateStatic>
 80076ac:	4603      	mov	r3, r0
 80076ae:	4a11      	ldr	r2, [pc, #68]	@ (80076f4 <xTimerCreateTimerTask+0x90>)
 80076b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80076b2:	4b10      	ldr	r3, [pc, #64]	@ (80076f4 <xTimerCreateTimerTask+0x90>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d001      	beq.n	80076be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80076ba:	2301      	movs	r3, #1
 80076bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10b      	bne.n	80076dc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80076c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c8:	f383 8811 	msr	BASEPRI, r3
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	f3bf 8f4f 	dsb	sy
 80076d4:	613b      	str	r3, [r7, #16]
}
 80076d6:	bf00      	nop
 80076d8:	bf00      	nop
 80076da:	e7fd      	b.n	80076d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80076dc:	697b      	ldr	r3, [r7, #20]
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3718      	adds	r7, #24
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	20001360 	.word	0x20001360
 80076ec:	08008688 	.word	0x08008688
 80076f0:	08007831 	.word	0x08007831
 80076f4:	20001364 	.word	0x20001364

080076f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b08a      	sub	sp, #40	@ 0x28
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	60f8      	str	r0, [r7, #12]
 8007700:	60b9      	str	r1, [r7, #8]
 8007702:	607a      	str	r2, [r7, #4]
 8007704:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007706:	2300      	movs	r3, #0
 8007708:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d10b      	bne.n	8007728 <xTimerGenericCommand+0x30>
	__asm volatile
 8007710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007714:	f383 8811 	msr	BASEPRI, r3
 8007718:	f3bf 8f6f 	isb	sy
 800771c:	f3bf 8f4f 	dsb	sy
 8007720:	623b      	str	r3, [r7, #32]
}
 8007722:	bf00      	nop
 8007724:	bf00      	nop
 8007726:	e7fd      	b.n	8007724 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007728:	4b19      	ldr	r3, [pc, #100]	@ (8007790 <xTimerGenericCommand+0x98>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d02a      	beq.n	8007786 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	2b05      	cmp	r3, #5
 8007740:	dc18      	bgt.n	8007774 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007742:	f7ff fead 	bl	80074a0 <xTaskGetSchedulerState>
 8007746:	4603      	mov	r3, r0
 8007748:	2b02      	cmp	r3, #2
 800774a:	d109      	bne.n	8007760 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800774c:	4b10      	ldr	r3, [pc, #64]	@ (8007790 <xTimerGenericCommand+0x98>)
 800774e:	6818      	ldr	r0, [r3, #0]
 8007750:	f107 0110 	add.w	r1, r7, #16
 8007754:	2300      	movs	r3, #0
 8007756:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007758:	f7fe fc88 	bl	800606c <xQueueGenericSend>
 800775c:	6278      	str	r0, [r7, #36]	@ 0x24
 800775e:	e012      	b.n	8007786 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007760:	4b0b      	ldr	r3, [pc, #44]	@ (8007790 <xTimerGenericCommand+0x98>)
 8007762:	6818      	ldr	r0, [r3, #0]
 8007764:	f107 0110 	add.w	r1, r7, #16
 8007768:	2300      	movs	r3, #0
 800776a:	2200      	movs	r2, #0
 800776c:	f7fe fc7e 	bl	800606c <xQueueGenericSend>
 8007770:	6278      	str	r0, [r7, #36]	@ 0x24
 8007772:	e008      	b.n	8007786 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007774:	4b06      	ldr	r3, [pc, #24]	@ (8007790 <xTimerGenericCommand+0x98>)
 8007776:	6818      	ldr	r0, [r3, #0]
 8007778:	f107 0110 	add.w	r1, r7, #16
 800777c:	2300      	movs	r3, #0
 800777e:	683a      	ldr	r2, [r7, #0]
 8007780:	f7fe fd76 	bl	8006270 <xQueueGenericSendFromISR>
 8007784:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007788:	4618      	mov	r0, r3
 800778a:	3728      	adds	r7, #40	@ 0x28
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	20001360 	.word	0x20001360

08007794 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b088      	sub	sp, #32
 8007798:	af02      	add	r7, sp, #8
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800779e:	4b23      	ldr	r3, [pc, #140]	@ (800782c <prvProcessExpiredTimer+0x98>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	3304      	adds	r3, #4
 80077ac:	4618      	mov	r0, r3
 80077ae:	f7fe fb29 	bl	8005e04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077b8:	f003 0304 	and.w	r3, r3, #4
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d023      	beq.n	8007808 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	699a      	ldr	r2, [r3, #24]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	18d1      	adds	r1, r2, r3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	683a      	ldr	r2, [r7, #0]
 80077cc:	6978      	ldr	r0, [r7, #20]
 80077ce:	f000 f8d5 	bl	800797c <prvInsertTimerInActiveList>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d020      	beq.n	800781a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80077d8:	2300      	movs	r3, #0
 80077da:	9300      	str	r3, [sp, #0]
 80077dc:	2300      	movs	r3, #0
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	2100      	movs	r1, #0
 80077e2:	6978      	ldr	r0, [r7, #20]
 80077e4:	f7ff ff88 	bl	80076f8 <xTimerGenericCommand>
 80077e8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d114      	bne.n	800781a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80077f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f4:	f383 8811 	msr	BASEPRI, r3
 80077f8:	f3bf 8f6f 	isb	sy
 80077fc:	f3bf 8f4f 	dsb	sy
 8007800:	60fb      	str	r3, [r7, #12]
}
 8007802:	bf00      	nop
 8007804:	bf00      	nop
 8007806:	e7fd      	b.n	8007804 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800780e:	f023 0301 	bic.w	r3, r3, #1
 8007812:	b2da      	uxtb	r2, r3
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	6a1b      	ldr	r3, [r3, #32]
 800781e:	6978      	ldr	r0, [r7, #20]
 8007820:	4798      	blx	r3
}
 8007822:	bf00      	nop
 8007824:	3718      	adds	r7, #24
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
 800782a:	bf00      	nop
 800782c:	20001358 	.word	0x20001358

08007830 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007838:	f107 0308 	add.w	r3, r7, #8
 800783c:	4618      	mov	r0, r3
 800783e:	f000 f859 	bl	80078f4 <prvGetNextExpireTime>
 8007842:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	4619      	mov	r1, r3
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f000 f805 	bl	8007858 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800784e:	f000 f8d7 	bl	8007a00 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007852:	bf00      	nop
 8007854:	e7f0      	b.n	8007838 <prvTimerTask+0x8>
	...

08007858 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b084      	sub	sp, #16
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007862:	f7ff fa37 	bl	8006cd4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007866:	f107 0308 	add.w	r3, r7, #8
 800786a:	4618      	mov	r0, r3
 800786c:	f000 f866 	bl	800793c <prvSampleTimeNow>
 8007870:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d130      	bne.n	80078da <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d10a      	bne.n	8007894 <prvProcessTimerOrBlockTask+0x3c>
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	429a      	cmp	r2, r3
 8007884:	d806      	bhi.n	8007894 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007886:	f7ff fa33 	bl	8006cf0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800788a:	68f9      	ldr	r1, [r7, #12]
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f7ff ff81 	bl	8007794 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007892:	e024      	b.n	80078de <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d008      	beq.n	80078ac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800789a:	4b13      	ldr	r3, [pc, #76]	@ (80078e8 <prvProcessTimerOrBlockTask+0x90>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d101      	bne.n	80078a8 <prvProcessTimerOrBlockTask+0x50>
 80078a4:	2301      	movs	r3, #1
 80078a6:	e000      	b.n	80078aa <prvProcessTimerOrBlockTask+0x52>
 80078a8:	2300      	movs	r3, #0
 80078aa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80078ac:	4b0f      	ldr	r3, [pc, #60]	@ (80078ec <prvProcessTimerOrBlockTask+0x94>)
 80078ae:	6818      	ldr	r0, [r3, #0]
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	1ad3      	subs	r3, r2, r3
 80078b6:	683a      	ldr	r2, [r7, #0]
 80078b8:	4619      	mov	r1, r3
 80078ba:	f7fe ff93 	bl	80067e4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80078be:	f7ff fa17 	bl	8006cf0 <xTaskResumeAll>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d10a      	bne.n	80078de <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80078c8:	4b09      	ldr	r3, [pc, #36]	@ (80078f0 <prvProcessTimerOrBlockTask+0x98>)
 80078ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078ce:	601a      	str	r2, [r3, #0]
 80078d0:	f3bf 8f4f 	dsb	sy
 80078d4:	f3bf 8f6f 	isb	sy
}
 80078d8:	e001      	b.n	80078de <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80078da:	f7ff fa09 	bl	8006cf0 <xTaskResumeAll>
}
 80078de:	bf00      	nop
 80078e0:	3710      	adds	r7, #16
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	2000135c 	.word	0x2000135c
 80078ec:	20001360 	.word	0x20001360
 80078f0:	e000ed04 	.word	0xe000ed04

080078f4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80078f4:	b480      	push	{r7}
 80078f6:	b085      	sub	sp, #20
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80078fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007938 <prvGetNextExpireTime+0x44>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d101      	bne.n	800790a <prvGetNextExpireTime+0x16>
 8007906:	2201      	movs	r2, #1
 8007908:	e000      	b.n	800790c <prvGetNextExpireTime+0x18>
 800790a:	2200      	movs	r2, #0
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d105      	bne.n	8007924 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007918:	4b07      	ldr	r3, [pc, #28]	@ (8007938 <prvGetNextExpireTime+0x44>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	60fb      	str	r3, [r7, #12]
 8007922:	e001      	b.n	8007928 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007924:	2300      	movs	r3, #0
 8007926:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007928:	68fb      	ldr	r3, [r7, #12]
}
 800792a:	4618      	mov	r0, r3
 800792c:	3714      	adds	r7, #20
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	20001358 	.word	0x20001358

0800793c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007944:	f7ff fa72 	bl	8006e2c <xTaskGetTickCount>
 8007948:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800794a:	4b0b      	ldr	r3, [pc, #44]	@ (8007978 <prvSampleTimeNow+0x3c>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68fa      	ldr	r2, [r7, #12]
 8007950:	429a      	cmp	r2, r3
 8007952:	d205      	bcs.n	8007960 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007954:	f000 f93a 	bl	8007bcc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	601a      	str	r2, [r3, #0]
 800795e:	e002      	b.n	8007966 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007966:	4a04      	ldr	r2, [pc, #16]	@ (8007978 <prvSampleTimeNow+0x3c>)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800796c:	68fb      	ldr	r3, [r7, #12]
}
 800796e:	4618      	mov	r0, r3
 8007970:	3710      	adds	r7, #16
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	20001368 	.word	0x20001368

0800797c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b086      	sub	sp, #24
 8007980:	af00      	add	r7, sp, #0
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	607a      	str	r2, [r7, #4]
 8007988:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800798a:	2300      	movs	r3, #0
 800798c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	68ba      	ldr	r2, [r7, #8]
 8007992:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d812      	bhi.n	80079c8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079a2:	687a      	ldr	r2, [r7, #4]
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	1ad2      	subs	r2, r2, r3
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	699b      	ldr	r3, [r3, #24]
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d302      	bcc.n	80079b6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80079b0:	2301      	movs	r3, #1
 80079b2:	617b      	str	r3, [r7, #20]
 80079b4:	e01b      	b.n	80079ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80079b6:	4b10      	ldr	r3, [pc, #64]	@ (80079f8 <prvInsertTimerInActiveList+0x7c>)
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	3304      	adds	r3, #4
 80079be:	4619      	mov	r1, r3
 80079c0:	4610      	mov	r0, r2
 80079c2:	f7fe f9e6 	bl	8005d92 <vListInsert>
 80079c6:	e012      	b.n	80079ee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d206      	bcs.n	80079de <prvInsertTimerInActiveList+0x62>
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d302      	bcc.n	80079de <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80079d8:	2301      	movs	r3, #1
 80079da:	617b      	str	r3, [r7, #20]
 80079dc:	e007      	b.n	80079ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079de:	4b07      	ldr	r3, [pc, #28]	@ (80079fc <prvInsertTimerInActiveList+0x80>)
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	3304      	adds	r3, #4
 80079e6:	4619      	mov	r1, r3
 80079e8:	4610      	mov	r0, r2
 80079ea:	f7fe f9d2 	bl	8005d92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80079ee:	697b      	ldr	r3, [r7, #20]
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3718      	adds	r7, #24
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	2000135c 	.word	0x2000135c
 80079fc:	20001358 	.word	0x20001358

08007a00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b08e      	sub	sp, #56	@ 0x38
 8007a04:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a06:	e0ce      	b.n	8007ba6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	da19      	bge.n	8007a42 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007a0e:	1d3b      	adds	r3, r7, #4
 8007a10:	3304      	adds	r3, #4
 8007a12:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10b      	bne.n	8007a32 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1e:	f383 8811 	msr	BASEPRI, r3
 8007a22:	f3bf 8f6f 	isb	sy
 8007a26:	f3bf 8f4f 	dsb	sy
 8007a2a:	61fb      	str	r3, [r7, #28]
}
 8007a2c:	bf00      	nop
 8007a2e:	bf00      	nop
 8007a30:	e7fd      	b.n	8007a2e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a38:	6850      	ldr	r0, [r2, #4]
 8007a3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a3c:	6892      	ldr	r2, [r2, #8]
 8007a3e:	4611      	mov	r1, r2
 8007a40:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f2c0 80ae 	blt.w	8007ba6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a50:	695b      	ldr	r3, [r3, #20]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d004      	beq.n	8007a60 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a58:	3304      	adds	r3, #4
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f7fe f9d2 	bl	8005e04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a60:	463b      	mov	r3, r7
 8007a62:	4618      	mov	r0, r3
 8007a64:	f7ff ff6a 	bl	800793c <prvSampleTimeNow>
 8007a68:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2b09      	cmp	r3, #9
 8007a6e:	f200 8097 	bhi.w	8007ba0 <prvProcessReceivedCommands+0x1a0>
 8007a72:	a201      	add	r2, pc, #4	@ (adr r2, 8007a78 <prvProcessReceivedCommands+0x78>)
 8007a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a78:	08007aa1 	.word	0x08007aa1
 8007a7c:	08007aa1 	.word	0x08007aa1
 8007a80:	08007aa1 	.word	0x08007aa1
 8007a84:	08007b17 	.word	0x08007b17
 8007a88:	08007b2b 	.word	0x08007b2b
 8007a8c:	08007b77 	.word	0x08007b77
 8007a90:	08007aa1 	.word	0x08007aa1
 8007a94:	08007aa1 	.word	0x08007aa1
 8007a98:	08007b17 	.word	0x08007b17
 8007a9c:	08007b2b 	.word	0x08007b2b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007aa6:	f043 0301 	orr.w	r3, r3, #1
 8007aaa:	b2da      	uxtb	r2, r3
 8007aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007ab2:	68ba      	ldr	r2, [r7, #8]
 8007ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab6:	699b      	ldr	r3, [r3, #24]
 8007ab8:	18d1      	adds	r1, r2, r3
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007abe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ac0:	f7ff ff5c 	bl	800797c <prvInsertTimerInActiveList>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d06c      	beq.n	8007ba4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007acc:	6a1b      	ldr	r3, [r3, #32]
 8007ace:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ad0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ad8:	f003 0304 	and.w	r3, r3, #4
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d061      	beq.n	8007ba4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007ae0:	68ba      	ldr	r2, [r7, #8]
 8007ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	441a      	add	r2, r3
 8007ae8:	2300      	movs	r3, #0
 8007aea:	9300      	str	r3, [sp, #0]
 8007aec:	2300      	movs	r3, #0
 8007aee:	2100      	movs	r1, #0
 8007af0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007af2:	f7ff fe01 	bl	80076f8 <xTimerGenericCommand>
 8007af6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007af8:	6a3b      	ldr	r3, [r7, #32]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d152      	bne.n	8007ba4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b02:	f383 8811 	msr	BASEPRI, r3
 8007b06:	f3bf 8f6f 	isb	sy
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	61bb      	str	r3, [r7, #24]
}
 8007b10:	bf00      	nop
 8007b12:	bf00      	nop
 8007b14:	e7fd      	b.n	8007b12 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b1c:	f023 0301 	bic.w	r3, r3, #1
 8007b20:	b2da      	uxtb	r2, r3
 8007b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007b28:	e03d      	b.n	8007ba6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b30:	f043 0301 	orr.w	r3, r3, #1
 8007b34:	b2da      	uxtb	r2, r3
 8007b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b40:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b44:	699b      	ldr	r3, [r3, #24]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10b      	bne.n	8007b62 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4e:	f383 8811 	msr	BASEPRI, r3
 8007b52:	f3bf 8f6f 	isb	sy
 8007b56:	f3bf 8f4f 	dsb	sy
 8007b5a:	617b      	str	r3, [r7, #20]
}
 8007b5c:	bf00      	nop
 8007b5e:	bf00      	nop
 8007b60:	e7fd      	b.n	8007b5e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b64:	699a      	ldr	r2, [r3, #24]
 8007b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b68:	18d1      	adds	r1, r2, r3
 8007b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b70:	f7ff ff04 	bl	800797c <prvInsertTimerInActiveList>
					break;
 8007b74:	e017      	b.n	8007ba6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b7c:	f003 0302 	and.w	r3, r3, #2
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d103      	bne.n	8007b8c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007b84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b86:	f000 fbe7 	bl	8008358 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007b8a:	e00c      	b.n	8007ba6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b92:	f023 0301 	bic.w	r3, r3, #1
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007b9e:	e002      	b.n	8007ba6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007ba0:	bf00      	nop
 8007ba2:	e000      	b.n	8007ba6 <prvProcessReceivedCommands+0x1a6>
					break;
 8007ba4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007ba6:	4b08      	ldr	r3, [pc, #32]	@ (8007bc8 <prvProcessReceivedCommands+0x1c8>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	1d39      	adds	r1, r7, #4
 8007bac:	2200      	movs	r2, #0
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fe fbfc 	bl	80063ac <xQueueReceive>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f47f af26 	bne.w	8007a08 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007bbc:	bf00      	nop
 8007bbe:	bf00      	nop
 8007bc0:	3730      	adds	r7, #48	@ 0x30
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	bf00      	nop
 8007bc8:	20001360 	.word	0x20001360

08007bcc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b088      	sub	sp, #32
 8007bd0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007bd2:	e049      	b.n	8007c68 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007bd4:	4b2e      	ldr	r3, [pc, #184]	@ (8007c90 <prvSwitchTimerLists+0xc4>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bde:	4b2c      	ldr	r3, [pc, #176]	@ (8007c90 <prvSwitchTimerLists+0xc4>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68db      	ldr	r3, [r3, #12]
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	3304      	adds	r3, #4
 8007bec:	4618      	mov	r0, r3
 8007bee:	f7fe f909 	bl	8005e04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6a1b      	ldr	r3, [r3, #32]
 8007bf6:	68f8      	ldr	r0, [r7, #12]
 8007bf8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c00:	f003 0304 	and.w	r3, r3, #4
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d02f      	beq.n	8007c68 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	4413      	add	r3, r2
 8007c10:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007c12:	68ba      	ldr	r2, [r7, #8]
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d90e      	bls.n	8007c38 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	68ba      	ldr	r2, [r7, #8]
 8007c1e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c26:	4b1a      	ldr	r3, [pc, #104]	@ (8007c90 <prvSwitchTimerLists+0xc4>)
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	3304      	adds	r3, #4
 8007c2e:	4619      	mov	r1, r3
 8007c30:	4610      	mov	r0, r2
 8007c32:	f7fe f8ae 	bl	8005d92 <vListInsert>
 8007c36:	e017      	b.n	8007c68 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c38:	2300      	movs	r3, #0
 8007c3a:	9300      	str	r3, [sp, #0]
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	693a      	ldr	r2, [r7, #16]
 8007c40:	2100      	movs	r1, #0
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	f7ff fd58 	bl	80076f8 <xTimerGenericCommand>
 8007c48:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d10b      	bne.n	8007c68 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c54:	f383 8811 	msr	BASEPRI, r3
 8007c58:	f3bf 8f6f 	isb	sy
 8007c5c:	f3bf 8f4f 	dsb	sy
 8007c60:	603b      	str	r3, [r7, #0]
}
 8007c62:	bf00      	nop
 8007c64:	bf00      	nop
 8007c66:	e7fd      	b.n	8007c64 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c68:	4b09      	ldr	r3, [pc, #36]	@ (8007c90 <prvSwitchTimerLists+0xc4>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d1b0      	bne.n	8007bd4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007c72:	4b07      	ldr	r3, [pc, #28]	@ (8007c90 <prvSwitchTimerLists+0xc4>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007c78:	4b06      	ldr	r3, [pc, #24]	@ (8007c94 <prvSwitchTimerLists+0xc8>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a04      	ldr	r2, [pc, #16]	@ (8007c90 <prvSwitchTimerLists+0xc4>)
 8007c7e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007c80:	4a04      	ldr	r2, [pc, #16]	@ (8007c94 <prvSwitchTimerLists+0xc8>)
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	6013      	str	r3, [r2, #0]
}
 8007c86:	bf00      	nop
 8007c88:	3718      	adds	r7, #24
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	20001358 	.word	0x20001358
 8007c94:	2000135c 	.word	0x2000135c

08007c98 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b082      	sub	sp, #8
 8007c9c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007c9e:	f000 f96b 	bl	8007f78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007ca2:	4b15      	ldr	r3, [pc, #84]	@ (8007cf8 <prvCheckForValidListAndQueue+0x60>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d120      	bne.n	8007cec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007caa:	4814      	ldr	r0, [pc, #80]	@ (8007cfc <prvCheckForValidListAndQueue+0x64>)
 8007cac:	f7fe f820 	bl	8005cf0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007cb0:	4813      	ldr	r0, [pc, #76]	@ (8007d00 <prvCheckForValidListAndQueue+0x68>)
 8007cb2:	f7fe f81d 	bl	8005cf0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007cb6:	4b13      	ldr	r3, [pc, #76]	@ (8007d04 <prvCheckForValidListAndQueue+0x6c>)
 8007cb8:	4a10      	ldr	r2, [pc, #64]	@ (8007cfc <prvCheckForValidListAndQueue+0x64>)
 8007cba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007cbc:	4b12      	ldr	r3, [pc, #72]	@ (8007d08 <prvCheckForValidListAndQueue+0x70>)
 8007cbe:	4a10      	ldr	r2, [pc, #64]	@ (8007d00 <prvCheckForValidListAndQueue+0x68>)
 8007cc0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	9300      	str	r3, [sp, #0]
 8007cc6:	4b11      	ldr	r3, [pc, #68]	@ (8007d0c <prvCheckForValidListAndQueue+0x74>)
 8007cc8:	4a11      	ldr	r2, [pc, #68]	@ (8007d10 <prvCheckForValidListAndQueue+0x78>)
 8007cca:	2110      	movs	r1, #16
 8007ccc:	200a      	movs	r0, #10
 8007cce:	f7fe f92d 	bl	8005f2c <xQueueGenericCreateStatic>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	4a08      	ldr	r2, [pc, #32]	@ (8007cf8 <prvCheckForValidListAndQueue+0x60>)
 8007cd6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007cd8:	4b07      	ldr	r3, [pc, #28]	@ (8007cf8 <prvCheckForValidListAndQueue+0x60>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d005      	beq.n	8007cec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007ce0:	4b05      	ldr	r3, [pc, #20]	@ (8007cf8 <prvCheckForValidListAndQueue+0x60>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	490b      	ldr	r1, [pc, #44]	@ (8007d14 <prvCheckForValidListAndQueue+0x7c>)
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f7fe fd52 	bl	8006790 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007cec:	f000 f976 	bl	8007fdc <vPortExitCritical>
}
 8007cf0:	bf00      	nop
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	bf00      	nop
 8007cf8:	20001360 	.word	0x20001360
 8007cfc:	20001330 	.word	0x20001330
 8007d00:	20001344 	.word	0x20001344
 8007d04:	20001358 	.word	0x20001358
 8007d08:	2000135c 	.word	0x2000135c
 8007d0c:	2000140c 	.word	0x2000140c
 8007d10:	2000136c 	.word	0x2000136c
 8007d14:	08008690 	.word	0x08008690

08007d18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	3b04      	subs	r3, #4
 8007d28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007d30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	3b04      	subs	r3, #4
 8007d36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	f023 0201 	bic.w	r2, r3, #1
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	3b04      	subs	r3, #4
 8007d46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d48:	4a0c      	ldr	r2, [pc, #48]	@ (8007d7c <pxPortInitialiseStack+0x64>)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	3b14      	subs	r3, #20
 8007d52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d54:	687a      	ldr	r2, [r7, #4]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	3b04      	subs	r3, #4
 8007d5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f06f 0202 	mvn.w	r2, #2
 8007d66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	3b20      	subs	r3, #32
 8007d6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3714      	adds	r7, #20
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr
 8007d7c:	08007d81 	.word	0x08007d81

08007d80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d80:	b480      	push	{r7}
 8007d82:	b085      	sub	sp, #20
 8007d84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d86:	2300      	movs	r3, #0
 8007d88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d8a:	4b13      	ldr	r3, [pc, #76]	@ (8007dd8 <prvTaskExitError+0x58>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d92:	d00b      	beq.n	8007dac <prvTaskExitError+0x2c>
	__asm volatile
 8007d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d98:	f383 8811 	msr	BASEPRI, r3
 8007d9c:	f3bf 8f6f 	isb	sy
 8007da0:	f3bf 8f4f 	dsb	sy
 8007da4:	60fb      	str	r3, [r7, #12]
}
 8007da6:	bf00      	nop
 8007da8:	bf00      	nop
 8007daa:	e7fd      	b.n	8007da8 <prvTaskExitError+0x28>
	__asm volatile
 8007dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db0:	f383 8811 	msr	BASEPRI, r3
 8007db4:	f3bf 8f6f 	isb	sy
 8007db8:	f3bf 8f4f 	dsb	sy
 8007dbc:	60bb      	str	r3, [r7, #8]
}
 8007dbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007dc0:	bf00      	nop
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d0fc      	beq.n	8007dc2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007dc8:	bf00      	nop
 8007dca:	bf00      	nop
 8007dcc:	3714      	adds	r7, #20
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop
 8007dd8:	20000010 	.word	0x20000010
 8007ddc:	00000000 	.word	0x00000000

08007de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007de0:	4b07      	ldr	r3, [pc, #28]	@ (8007e00 <pxCurrentTCBConst2>)
 8007de2:	6819      	ldr	r1, [r3, #0]
 8007de4:	6808      	ldr	r0, [r1, #0]
 8007de6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dea:	f380 8809 	msr	PSP, r0
 8007dee:	f3bf 8f6f 	isb	sy
 8007df2:	f04f 0000 	mov.w	r0, #0
 8007df6:	f380 8811 	msr	BASEPRI, r0
 8007dfa:	4770      	bx	lr
 8007dfc:	f3af 8000 	nop.w

08007e00 <pxCurrentTCBConst2>:
 8007e00:	20000e30 	.word	0x20000e30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007e04:	bf00      	nop
 8007e06:	bf00      	nop

08007e08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007e08:	4808      	ldr	r0, [pc, #32]	@ (8007e2c <prvPortStartFirstTask+0x24>)
 8007e0a:	6800      	ldr	r0, [r0, #0]
 8007e0c:	6800      	ldr	r0, [r0, #0]
 8007e0e:	f380 8808 	msr	MSP, r0
 8007e12:	f04f 0000 	mov.w	r0, #0
 8007e16:	f380 8814 	msr	CONTROL, r0
 8007e1a:	b662      	cpsie	i
 8007e1c:	b661      	cpsie	f
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	f3bf 8f6f 	isb	sy
 8007e26:	df00      	svc	0
 8007e28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e2a:	bf00      	nop
 8007e2c:	e000ed08 	.word	0xe000ed08

08007e30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b086      	sub	sp, #24
 8007e34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007e36:	4b47      	ldr	r3, [pc, #284]	@ (8007f54 <xPortStartScheduler+0x124>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a47      	ldr	r2, [pc, #284]	@ (8007f58 <xPortStartScheduler+0x128>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d10b      	bne.n	8007e58 <xPortStartScheduler+0x28>
	__asm volatile
 8007e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e44:	f383 8811 	msr	BASEPRI, r3
 8007e48:	f3bf 8f6f 	isb	sy
 8007e4c:	f3bf 8f4f 	dsb	sy
 8007e50:	60fb      	str	r3, [r7, #12]
}
 8007e52:	bf00      	nop
 8007e54:	bf00      	nop
 8007e56:	e7fd      	b.n	8007e54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e58:	4b3e      	ldr	r3, [pc, #248]	@ (8007f54 <xPortStartScheduler+0x124>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a3f      	ldr	r2, [pc, #252]	@ (8007f5c <xPortStartScheduler+0x12c>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d10b      	bne.n	8007e7a <xPortStartScheduler+0x4a>
	__asm volatile
 8007e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e66:	f383 8811 	msr	BASEPRI, r3
 8007e6a:	f3bf 8f6f 	isb	sy
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	613b      	str	r3, [r7, #16]
}
 8007e74:	bf00      	nop
 8007e76:	bf00      	nop
 8007e78:	e7fd      	b.n	8007e76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e7a:	4b39      	ldr	r3, [pc, #228]	@ (8007f60 <xPortStartScheduler+0x130>)
 8007e7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	b2db      	uxtb	r3, r3
 8007e84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	22ff      	movs	r2, #255	@ 0xff
 8007e8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	781b      	ldrb	r3, [r3, #0]
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e94:	78fb      	ldrb	r3, [r7, #3]
 8007e96:	b2db      	uxtb	r3, r3
 8007e98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007e9c:	b2da      	uxtb	r2, r3
 8007e9e:	4b31      	ldr	r3, [pc, #196]	@ (8007f64 <xPortStartScheduler+0x134>)
 8007ea0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007ea2:	4b31      	ldr	r3, [pc, #196]	@ (8007f68 <xPortStartScheduler+0x138>)
 8007ea4:	2207      	movs	r2, #7
 8007ea6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ea8:	e009      	b.n	8007ebe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8007f68 <xPortStartScheduler+0x138>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8007f68 <xPortStartScheduler+0x138>)
 8007eb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007eb4:	78fb      	ldrb	r3, [r7, #3]
 8007eb6:	b2db      	uxtb	r3, r3
 8007eb8:	005b      	lsls	r3, r3, #1
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ebe:	78fb      	ldrb	r3, [r7, #3]
 8007ec0:	b2db      	uxtb	r3, r3
 8007ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ec6:	2b80      	cmp	r3, #128	@ 0x80
 8007ec8:	d0ef      	beq.n	8007eaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007eca:	4b27      	ldr	r3, [pc, #156]	@ (8007f68 <xPortStartScheduler+0x138>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f1c3 0307 	rsb	r3, r3, #7
 8007ed2:	2b04      	cmp	r3, #4
 8007ed4:	d00b      	beq.n	8007eee <xPortStartScheduler+0xbe>
	__asm volatile
 8007ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eda:	f383 8811 	msr	BASEPRI, r3
 8007ede:	f3bf 8f6f 	isb	sy
 8007ee2:	f3bf 8f4f 	dsb	sy
 8007ee6:	60bb      	str	r3, [r7, #8]
}
 8007ee8:	bf00      	nop
 8007eea:	bf00      	nop
 8007eec:	e7fd      	b.n	8007eea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007eee:	4b1e      	ldr	r3, [pc, #120]	@ (8007f68 <xPortStartScheduler+0x138>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	021b      	lsls	r3, r3, #8
 8007ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f68 <xPortStartScheduler+0x138>)
 8007ef6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f68 <xPortStartScheduler+0x138>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007f00:	4a19      	ldr	r2, [pc, #100]	@ (8007f68 <xPortStartScheduler+0x138>)
 8007f02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	b2da      	uxtb	r2, r3
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007f0c:	4b17      	ldr	r3, [pc, #92]	@ (8007f6c <xPortStartScheduler+0x13c>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a16      	ldr	r2, [pc, #88]	@ (8007f6c <xPortStartScheduler+0x13c>)
 8007f12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007f16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007f18:	4b14      	ldr	r3, [pc, #80]	@ (8007f6c <xPortStartScheduler+0x13c>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a13      	ldr	r2, [pc, #76]	@ (8007f6c <xPortStartScheduler+0x13c>)
 8007f1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007f22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f24:	f000 f8da 	bl	80080dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f28:	4b11      	ldr	r3, [pc, #68]	@ (8007f70 <xPortStartScheduler+0x140>)
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007f2e:	f000 f8f9 	bl	8008124 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f32:	4b10      	ldr	r3, [pc, #64]	@ (8007f74 <xPortStartScheduler+0x144>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a0f      	ldr	r2, [pc, #60]	@ (8007f74 <xPortStartScheduler+0x144>)
 8007f38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007f3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f3e:	f7ff ff63 	bl	8007e08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f42:	f7ff f83d 	bl	8006fc0 <vTaskSwitchContext>
	prvTaskExitError();
 8007f46:	f7ff ff1b 	bl	8007d80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f4a:	2300      	movs	r3, #0
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3718      	adds	r7, #24
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}
 8007f54:	e000ed00 	.word	0xe000ed00
 8007f58:	410fc271 	.word	0x410fc271
 8007f5c:	410fc270 	.word	0x410fc270
 8007f60:	e000e400 	.word	0xe000e400
 8007f64:	2000145c 	.word	0x2000145c
 8007f68:	20001460 	.word	0x20001460
 8007f6c:	e000ed20 	.word	0xe000ed20
 8007f70:	20000010 	.word	0x20000010
 8007f74:	e000ef34 	.word	0xe000ef34

08007f78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b083      	sub	sp, #12
 8007f7c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	607b      	str	r3, [r7, #4]
}
 8007f90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f92:	4b10      	ldr	r3, [pc, #64]	@ (8007fd4 <vPortEnterCritical+0x5c>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	3301      	adds	r3, #1
 8007f98:	4a0e      	ldr	r2, [pc, #56]	@ (8007fd4 <vPortEnterCritical+0x5c>)
 8007f9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8007fd4 <vPortEnterCritical+0x5c>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d110      	bne.n	8007fc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8007fd8 <vPortEnterCritical+0x60>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d00b      	beq.n	8007fc6 <vPortEnterCritical+0x4e>
	__asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	603b      	str	r3, [r7, #0]
}
 8007fc0:	bf00      	nop
 8007fc2:	bf00      	nop
 8007fc4:	e7fd      	b.n	8007fc2 <vPortEnterCritical+0x4a>
	}
}
 8007fc6:	bf00      	nop
 8007fc8:	370c      	adds	r7, #12
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr
 8007fd2:	bf00      	nop
 8007fd4:	20000010 	.word	0x20000010
 8007fd8:	e000ed04 	.word	0xe000ed04

08007fdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b083      	sub	sp, #12
 8007fe0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007fe2:	4b12      	ldr	r3, [pc, #72]	@ (800802c <vPortExitCritical+0x50>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10b      	bne.n	8008002 <vPortExitCritical+0x26>
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	607b      	str	r3, [r7, #4]
}
 8007ffc:	bf00      	nop
 8007ffe:	bf00      	nop
 8008000:	e7fd      	b.n	8007ffe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008002:	4b0a      	ldr	r3, [pc, #40]	@ (800802c <vPortExitCritical+0x50>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	3b01      	subs	r3, #1
 8008008:	4a08      	ldr	r2, [pc, #32]	@ (800802c <vPortExitCritical+0x50>)
 800800a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800800c:	4b07      	ldr	r3, [pc, #28]	@ (800802c <vPortExitCritical+0x50>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d105      	bne.n	8008020 <vPortExitCritical+0x44>
 8008014:	2300      	movs	r3, #0
 8008016:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	f383 8811 	msr	BASEPRI, r3
}
 800801e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008020:	bf00      	nop
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr
 800802c:	20000010 	.word	0x20000010

08008030 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008030:	f3ef 8009 	mrs	r0, PSP
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	4b15      	ldr	r3, [pc, #84]	@ (8008090 <pxCurrentTCBConst>)
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	f01e 0f10 	tst.w	lr, #16
 8008040:	bf08      	it	eq
 8008042:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008046:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800804a:	6010      	str	r0, [r2, #0]
 800804c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008050:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008054:	f380 8811 	msr	BASEPRI, r0
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	f3bf 8f6f 	isb	sy
 8008060:	f7fe ffae 	bl	8006fc0 <vTaskSwitchContext>
 8008064:	f04f 0000 	mov.w	r0, #0
 8008068:	f380 8811 	msr	BASEPRI, r0
 800806c:	bc09      	pop	{r0, r3}
 800806e:	6819      	ldr	r1, [r3, #0]
 8008070:	6808      	ldr	r0, [r1, #0]
 8008072:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008076:	f01e 0f10 	tst.w	lr, #16
 800807a:	bf08      	it	eq
 800807c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008080:	f380 8809 	msr	PSP, r0
 8008084:	f3bf 8f6f 	isb	sy
 8008088:	4770      	bx	lr
 800808a:	bf00      	nop
 800808c:	f3af 8000 	nop.w

08008090 <pxCurrentTCBConst>:
 8008090:	20000e30 	.word	0x20000e30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008094:	bf00      	nop
 8008096:	bf00      	nop

08008098 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
	__asm volatile
 800809e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a2:	f383 8811 	msr	BASEPRI, r3
 80080a6:	f3bf 8f6f 	isb	sy
 80080aa:	f3bf 8f4f 	dsb	sy
 80080ae:	607b      	str	r3, [r7, #4]
}
 80080b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80080b2:	f7fe fecb 	bl	8006e4c <xTaskIncrementTick>
 80080b6:	4603      	mov	r3, r0
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d003      	beq.n	80080c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80080bc:	4b06      	ldr	r3, [pc, #24]	@ (80080d8 <xPortSysTickHandler+0x40>)
 80080be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080c2:	601a      	str	r2, [r3, #0]
 80080c4:	2300      	movs	r3, #0
 80080c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	f383 8811 	msr	BASEPRI, r3
}
 80080ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80080d0:	bf00      	nop
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	e000ed04 	.word	0xe000ed04

080080dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80080dc:	b480      	push	{r7}
 80080de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80080e0:	4b0b      	ldr	r3, [pc, #44]	@ (8008110 <vPortSetupTimerInterrupt+0x34>)
 80080e2:	2200      	movs	r2, #0
 80080e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80080e6:	4b0b      	ldr	r3, [pc, #44]	@ (8008114 <vPortSetupTimerInterrupt+0x38>)
 80080e8:	2200      	movs	r2, #0
 80080ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80080ec:	4b0a      	ldr	r3, [pc, #40]	@ (8008118 <vPortSetupTimerInterrupt+0x3c>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a0a      	ldr	r2, [pc, #40]	@ (800811c <vPortSetupTimerInterrupt+0x40>)
 80080f2:	fba2 2303 	umull	r2, r3, r2, r3
 80080f6:	099b      	lsrs	r3, r3, #6
 80080f8:	4a09      	ldr	r2, [pc, #36]	@ (8008120 <vPortSetupTimerInterrupt+0x44>)
 80080fa:	3b01      	subs	r3, #1
 80080fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080fe:	4b04      	ldr	r3, [pc, #16]	@ (8008110 <vPortSetupTimerInterrupt+0x34>)
 8008100:	2207      	movs	r2, #7
 8008102:	601a      	str	r2, [r3, #0]
}
 8008104:	bf00      	nop
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop
 8008110:	e000e010 	.word	0xe000e010
 8008114:	e000e018 	.word	0xe000e018
 8008118:	20000004 	.word	0x20000004
 800811c:	10624dd3 	.word	0x10624dd3
 8008120:	e000e014 	.word	0xe000e014

08008124 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008124:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008134 <vPortEnableVFP+0x10>
 8008128:	6801      	ldr	r1, [r0, #0]
 800812a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800812e:	6001      	str	r1, [r0, #0]
 8008130:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008132:	bf00      	nop
 8008134:	e000ed88 	.word	0xe000ed88

08008138 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008138:	b480      	push	{r7}
 800813a:	b085      	sub	sp, #20
 800813c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800813e:	f3ef 8305 	mrs	r3, IPSR
 8008142:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2b0f      	cmp	r3, #15
 8008148:	d915      	bls.n	8008176 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800814a:	4a18      	ldr	r2, [pc, #96]	@ (80081ac <vPortValidateInterruptPriority+0x74>)
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	4413      	add	r3, r2
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008154:	4b16      	ldr	r3, [pc, #88]	@ (80081b0 <vPortValidateInterruptPriority+0x78>)
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	7afa      	ldrb	r2, [r7, #11]
 800815a:	429a      	cmp	r2, r3
 800815c:	d20b      	bcs.n	8008176 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800815e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008162:	f383 8811 	msr	BASEPRI, r3
 8008166:	f3bf 8f6f 	isb	sy
 800816a:	f3bf 8f4f 	dsb	sy
 800816e:	607b      	str	r3, [r7, #4]
}
 8008170:	bf00      	nop
 8008172:	bf00      	nop
 8008174:	e7fd      	b.n	8008172 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008176:	4b0f      	ldr	r3, [pc, #60]	@ (80081b4 <vPortValidateInterruptPriority+0x7c>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800817e:	4b0e      	ldr	r3, [pc, #56]	@ (80081b8 <vPortValidateInterruptPriority+0x80>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	429a      	cmp	r2, r3
 8008184:	d90b      	bls.n	800819e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800818a:	f383 8811 	msr	BASEPRI, r3
 800818e:	f3bf 8f6f 	isb	sy
 8008192:	f3bf 8f4f 	dsb	sy
 8008196:	603b      	str	r3, [r7, #0]
}
 8008198:	bf00      	nop
 800819a:	bf00      	nop
 800819c:	e7fd      	b.n	800819a <vPortValidateInterruptPriority+0x62>
	}
 800819e:	bf00      	nop
 80081a0:	3714      	adds	r7, #20
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr
 80081aa:	bf00      	nop
 80081ac:	e000e3f0 	.word	0xe000e3f0
 80081b0:	2000145c 	.word	0x2000145c
 80081b4:	e000ed0c 	.word	0xe000ed0c
 80081b8:	20001460 	.word	0x20001460

080081bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b08a      	sub	sp, #40	@ 0x28
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80081c4:	2300      	movs	r3, #0
 80081c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80081c8:	f7fe fd84 	bl	8006cd4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80081cc:	4b5c      	ldr	r3, [pc, #368]	@ (8008340 <pvPortMalloc+0x184>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d101      	bne.n	80081d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80081d4:	f000 f924 	bl	8008420 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80081d8:	4b5a      	ldr	r3, [pc, #360]	@ (8008344 <pvPortMalloc+0x188>)
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4013      	ands	r3, r2
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	f040 8095 	bne.w	8008310 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d01e      	beq.n	800822a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80081ec:	2208      	movs	r2, #8
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	4413      	add	r3, r2
 80081f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f003 0307 	and.w	r3, r3, #7
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d015      	beq.n	800822a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f023 0307 	bic.w	r3, r3, #7
 8008204:	3308      	adds	r3, #8
 8008206:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f003 0307 	and.w	r3, r3, #7
 800820e:	2b00      	cmp	r3, #0
 8008210:	d00b      	beq.n	800822a <pvPortMalloc+0x6e>
	__asm volatile
 8008212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008216:	f383 8811 	msr	BASEPRI, r3
 800821a:	f3bf 8f6f 	isb	sy
 800821e:	f3bf 8f4f 	dsb	sy
 8008222:	617b      	str	r3, [r7, #20]
}
 8008224:	bf00      	nop
 8008226:	bf00      	nop
 8008228:	e7fd      	b.n	8008226 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d06f      	beq.n	8008310 <pvPortMalloc+0x154>
 8008230:	4b45      	ldr	r3, [pc, #276]	@ (8008348 <pvPortMalloc+0x18c>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	429a      	cmp	r2, r3
 8008238:	d86a      	bhi.n	8008310 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800823a:	4b44      	ldr	r3, [pc, #272]	@ (800834c <pvPortMalloc+0x190>)
 800823c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800823e:	4b43      	ldr	r3, [pc, #268]	@ (800834c <pvPortMalloc+0x190>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008244:	e004      	b.n	8008250 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008248:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800824a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	429a      	cmp	r2, r3
 8008258:	d903      	bls.n	8008262 <pvPortMalloc+0xa6>
 800825a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d1f1      	bne.n	8008246 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008262:	4b37      	ldr	r3, [pc, #220]	@ (8008340 <pvPortMalloc+0x184>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008268:	429a      	cmp	r2, r3
 800826a:	d051      	beq.n	8008310 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800826c:	6a3b      	ldr	r3, [r7, #32]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	2208      	movs	r2, #8
 8008272:	4413      	add	r3, r2
 8008274:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	6a3b      	ldr	r3, [r7, #32]
 800827c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800827e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008280:	685a      	ldr	r2, [r3, #4]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	1ad2      	subs	r2, r2, r3
 8008286:	2308      	movs	r3, #8
 8008288:	005b      	lsls	r3, r3, #1
 800828a:	429a      	cmp	r2, r3
 800828c:	d920      	bls.n	80082d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800828e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	4413      	add	r3, r2
 8008294:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008296:	69bb      	ldr	r3, [r7, #24]
 8008298:	f003 0307 	and.w	r3, r3, #7
 800829c:	2b00      	cmp	r3, #0
 800829e:	d00b      	beq.n	80082b8 <pvPortMalloc+0xfc>
	__asm volatile
 80082a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a4:	f383 8811 	msr	BASEPRI, r3
 80082a8:	f3bf 8f6f 	isb	sy
 80082ac:	f3bf 8f4f 	dsb	sy
 80082b0:	613b      	str	r3, [r7, #16]
}
 80082b2:	bf00      	nop
 80082b4:	bf00      	nop
 80082b6:	e7fd      	b.n	80082b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80082b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ba:	685a      	ldr	r2, [r3, #4]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	1ad2      	subs	r2, r2, r3
 80082c0:	69bb      	ldr	r3, [r7, #24]
 80082c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80082c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c6:	687a      	ldr	r2, [r7, #4]
 80082c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80082ca:	69b8      	ldr	r0, [r7, #24]
 80082cc:	f000 f90a 	bl	80084e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80082d0:	4b1d      	ldr	r3, [pc, #116]	@ (8008348 <pvPortMalloc+0x18c>)
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	1ad3      	subs	r3, r2, r3
 80082da:	4a1b      	ldr	r2, [pc, #108]	@ (8008348 <pvPortMalloc+0x18c>)
 80082dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80082de:	4b1a      	ldr	r3, [pc, #104]	@ (8008348 <pvPortMalloc+0x18c>)
 80082e0:	681a      	ldr	r2, [r3, #0]
 80082e2:	4b1b      	ldr	r3, [pc, #108]	@ (8008350 <pvPortMalloc+0x194>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	429a      	cmp	r2, r3
 80082e8:	d203      	bcs.n	80082f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80082ea:	4b17      	ldr	r3, [pc, #92]	@ (8008348 <pvPortMalloc+0x18c>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a18      	ldr	r2, [pc, #96]	@ (8008350 <pvPortMalloc+0x194>)
 80082f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80082f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f4:	685a      	ldr	r2, [r3, #4]
 80082f6:	4b13      	ldr	r3, [pc, #76]	@ (8008344 <pvPortMalloc+0x188>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	431a      	orrs	r2, r3
 80082fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008302:	2200      	movs	r2, #0
 8008304:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008306:	4b13      	ldr	r3, [pc, #76]	@ (8008354 <pvPortMalloc+0x198>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	3301      	adds	r3, #1
 800830c:	4a11      	ldr	r2, [pc, #68]	@ (8008354 <pvPortMalloc+0x198>)
 800830e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008310:	f7fe fcee 	bl	8006cf0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	f003 0307 	and.w	r3, r3, #7
 800831a:	2b00      	cmp	r3, #0
 800831c:	d00b      	beq.n	8008336 <pvPortMalloc+0x17a>
	__asm volatile
 800831e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008322:	f383 8811 	msr	BASEPRI, r3
 8008326:	f3bf 8f6f 	isb	sy
 800832a:	f3bf 8f4f 	dsb	sy
 800832e:	60fb      	str	r3, [r7, #12]
}
 8008330:	bf00      	nop
 8008332:	bf00      	nop
 8008334:	e7fd      	b.n	8008332 <pvPortMalloc+0x176>
	return pvReturn;
 8008336:	69fb      	ldr	r3, [r7, #28]
}
 8008338:	4618      	mov	r0, r3
 800833a:	3728      	adds	r7, #40	@ 0x28
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}
 8008340:	2000506c 	.word	0x2000506c
 8008344:	20005080 	.word	0x20005080
 8008348:	20005070 	.word	0x20005070
 800834c:	20005064 	.word	0x20005064
 8008350:	20005074 	.word	0x20005074
 8008354:	20005078 	.word	0x20005078

08008358 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b086      	sub	sp, #24
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d04f      	beq.n	800840a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800836a:	2308      	movs	r3, #8
 800836c:	425b      	negs	r3, r3
 800836e:	697a      	ldr	r2, [r7, #20]
 8008370:	4413      	add	r3, r2
 8008372:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	685a      	ldr	r2, [r3, #4]
 800837c:	4b25      	ldr	r3, [pc, #148]	@ (8008414 <vPortFree+0xbc>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4013      	ands	r3, r2
 8008382:	2b00      	cmp	r3, #0
 8008384:	d10b      	bne.n	800839e <vPortFree+0x46>
	__asm volatile
 8008386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800838a:	f383 8811 	msr	BASEPRI, r3
 800838e:	f3bf 8f6f 	isb	sy
 8008392:	f3bf 8f4f 	dsb	sy
 8008396:	60fb      	str	r3, [r7, #12]
}
 8008398:	bf00      	nop
 800839a:	bf00      	nop
 800839c:	e7fd      	b.n	800839a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00b      	beq.n	80083be <vPortFree+0x66>
	__asm volatile
 80083a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083aa:	f383 8811 	msr	BASEPRI, r3
 80083ae:	f3bf 8f6f 	isb	sy
 80083b2:	f3bf 8f4f 	dsb	sy
 80083b6:	60bb      	str	r3, [r7, #8]
}
 80083b8:	bf00      	nop
 80083ba:	bf00      	nop
 80083bc:	e7fd      	b.n	80083ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	685a      	ldr	r2, [r3, #4]
 80083c2:	4b14      	ldr	r3, [pc, #80]	@ (8008414 <vPortFree+0xbc>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4013      	ands	r3, r2
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d01e      	beq.n	800840a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d11a      	bne.n	800840a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	685a      	ldr	r2, [r3, #4]
 80083d8:	4b0e      	ldr	r3, [pc, #56]	@ (8008414 <vPortFree+0xbc>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	43db      	mvns	r3, r3
 80083de:	401a      	ands	r2, r3
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80083e4:	f7fe fc76 	bl	8006cd4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	685a      	ldr	r2, [r3, #4]
 80083ec:	4b0a      	ldr	r3, [pc, #40]	@ (8008418 <vPortFree+0xc0>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4413      	add	r3, r2
 80083f2:	4a09      	ldr	r2, [pc, #36]	@ (8008418 <vPortFree+0xc0>)
 80083f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80083f6:	6938      	ldr	r0, [r7, #16]
 80083f8:	f000 f874 	bl	80084e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80083fc:	4b07      	ldr	r3, [pc, #28]	@ (800841c <vPortFree+0xc4>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	3301      	adds	r3, #1
 8008402:	4a06      	ldr	r2, [pc, #24]	@ (800841c <vPortFree+0xc4>)
 8008404:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008406:	f7fe fc73 	bl	8006cf0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800840a:	bf00      	nop
 800840c:	3718      	adds	r7, #24
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	20005080 	.word	0x20005080
 8008418:	20005070 	.word	0x20005070
 800841c:	2000507c 	.word	0x2000507c

08008420 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008420:	b480      	push	{r7}
 8008422:	b085      	sub	sp, #20
 8008424:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008426:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800842a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800842c:	4b27      	ldr	r3, [pc, #156]	@ (80084cc <prvHeapInit+0xac>)
 800842e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f003 0307 	and.w	r3, r3, #7
 8008436:	2b00      	cmp	r3, #0
 8008438:	d00c      	beq.n	8008454 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	3307      	adds	r3, #7
 800843e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f023 0307 	bic.w	r3, r3, #7
 8008446:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008448:	68ba      	ldr	r2, [r7, #8]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	1ad3      	subs	r3, r2, r3
 800844e:	4a1f      	ldr	r2, [pc, #124]	@ (80084cc <prvHeapInit+0xac>)
 8008450:	4413      	add	r3, r2
 8008452:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008458:	4a1d      	ldr	r2, [pc, #116]	@ (80084d0 <prvHeapInit+0xb0>)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800845e:	4b1c      	ldr	r3, [pc, #112]	@ (80084d0 <prvHeapInit+0xb0>)
 8008460:	2200      	movs	r2, #0
 8008462:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	68ba      	ldr	r2, [r7, #8]
 8008468:	4413      	add	r3, r2
 800846a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800846c:	2208      	movs	r2, #8
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	1a9b      	subs	r3, r3, r2
 8008472:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f023 0307 	bic.w	r3, r3, #7
 800847a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	4a15      	ldr	r2, [pc, #84]	@ (80084d4 <prvHeapInit+0xb4>)
 8008480:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008482:	4b14      	ldr	r3, [pc, #80]	@ (80084d4 <prvHeapInit+0xb4>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	2200      	movs	r2, #0
 8008488:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800848a:	4b12      	ldr	r3, [pc, #72]	@ (80084d4 <prvHeapInit+0xb4>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2200      	movs	r2, #0
 8008490:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	68fa      	ldr	r2, [r7, #12]
 800849a:	1ad2      	subs	r2, r2, r3
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80084a0:	4b0c      	ldr	r3, [pc, #48]	@ (80084d4 <prvHeapInit+0xb4>)
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	4a0a      	ldr	r2, [pc, #40]	@ (80084d8 <prvHeapInit+0xb8>)
 80084ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	4a09      	ldr	r2, [pc, #36]	@ (80084dc <prvHeapInit+0xbc>)
 80084b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80084b8:	4b09      	ldr	r3, [pc, #36]	@ (80084e0 <prvHeapInit+0xc0>)
 80084ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80084be:	601a      	str	r2, [r3, #0]
}
 80084c0:	bf00      	nop
 80084c2:	3714      	adds	r7, #20
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr
 80084cc:	20001464 	.word	0x20001464
 80084d0:	20005064 	.word	0x20005064
 80084d4:	2000506c 	.word	0x2000506c
 80084d8:	20005074 	.word	0x20005074
 80084dc:	20005070 	.word	0x20005070
 80084e0:	20005080 	.word	0x20005080

080084e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80084ec:	4b28      	ldr	r3, [pc, #160]	@ (8008590 <prvInsertBlockIntoFreeList+0xac>)
 80084ee:	60fb      	str	r3, [r7, #12]
 80084f0:	e002      	b.n	80084f8 <prvInsertBlockIntoFreeList+0x14>
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	60fb      	str	r3, [r7, #12]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	429a      	cmp	r2, r3
 8008500:	d8f7      	bhi.n	80084f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	68ba      	ldr	r2, [r7, #8]
 800850c:	4413      	add	r3, r2
 800850e:	687a      	ldr	r2, [r7, #4]
 8008510:	429a      	cmp	r2, r3
 8008512:	d108      	bne.n	8008526 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	685a      	ldr	r2, [r3, #4]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	441a      	add	r2, r3
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	68ba      	ldr	r2, [r7, #8]
 8008530:	441a      	add	r2, r3
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	429a      	cmp	r2, r3
 8008538:	d118      	bne.n	800856c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681a      	ldr	r2, [r3, #0]
 800853e:	4b15      	ldr	r3, [pc, #84]	@ (8008594 <prvInsertBlockIntoFreeList+0xb0>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	429a      	cmp	r2, r3
 8008544:	d00d      	beq.n	8008562 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	685a      	ldr	r2, [r3, #4]
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	441a      	add	r2, r3
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	601a      	str	r2, [r3, #0]
 8008560:	e008      	b.n	8008574 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008562:	4b0c      	ldr	r3, [pc, #48]	@ (8008594 <prvInsertBlockIntoFreeList+0xb0>)
 8008564:	681a      	ldr	r2, [r3, #0]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	601a      	str	r2, [r3, #0]
 800856a:	e003      	b.n	8008574 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008574:	68fa      	ldr	r2, [r7, #12]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	429a      	cmp	r2, r3
 800857a:	d002      	beq.n	8008582 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008582:	bf00      	nop
 8008584:	3714      	adds	r7, #20
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr
 800858e:	bf00      	nop
 8008590:	20005064 	.word	0x20005064
 8008594:	2000506c 	.word	0x2000506c

08008598 <memset>:
 8008598:	4402      	add	r2, r0
 800859a:	4603      	mov	r3, r0
 800859c:	4293      	cmp	r3, r2
 800859e:	d100      	bne.n	80085a2 <memset+0xa>
 80085a0:	4770      	bx	lr
 80085a2:	f803 1b01 	strb.w	r1, [r3], #1
 80085a6:	e7f9      	b.n	800859c <memset+0x4>

080085a8 <__libc_init_array>:
 80085a8:	b570      	push	{r4, r5, r6, lr}
 80085aa:	4d0d      	ldr	r5, [pc, #52]	@ (80085e0 <__libc_init_array+0x38>)
 80085ac:	4c0d      	ldr	r4, [pc, #52]	@ (80085e4 <__libc_init_array+0x3c>)
 80085ae:	1b64      	subs	r4, r4, r5
 80085b0:	10a4      	asrs	r4, r4, #2
 80085b2:	2600      	movs	r6, #0
 80085b4:	42a6      	cmp	r6, r4
 80085b6:	d109      	bne.n	80085cc <__libc_init_array+0x24>
 80085b8:	4d0b      	ldr	r5, [pc, #44]	@ (80085e8 <__libc_init_array+0x40>)
 80085ba:	4c0c      	ldr	r4, [pc, #48]	@ (80085ec <__libc_init_array+0x44>)
 80085bc:	f000 f826 	bl	800860c <_init>
 80085c0:	1b64      	subs	r4, r4, r5
 80085c2:	10a4      	asrs	r4, r4, #2
 80085c4:	2600      	movs	r6, #0
 80085c6:	42a6      	cmp	r6, r4
 80085c8:	d105      	bne.n	80085d6 <__libc_init_array+0x2e>
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80085d0:	4798      	blx	r3
 80085d2:	3601      	adds	r6, #1
 80085d4:	e7ee      	b.n	80085b4 <__libc_init_array+0xc>
 80085d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80085da:	4798      	blx	r3
 80085dc:	3601      	adds	r6, #1
 80085de:	e7f2      	b.n	80085c6 <__libc_init_array+0x1e>
 80085e0:	08008790 	.word	0x08008790
 80085e4:	08008790 	.word	0x08008790
 80085e8:	08008790 	.word	0x08008790
 80085ec:	08008794 	.word	0x08008794

080085f0 <memcpy>:
 80085f0:	440a      	add	r2, r1
 80085f2:	4291      	cmp	r1, r2
 80085f4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80085f8:	d100      	bne.n	80085fc <memcpy+0xc>
 80085fa:	4770      	bx	lr
 80085fc:	b510      	push	{r4, lr}
 80085fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008602:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008606:	4291      	cmp	r1, r2
 8008608:	d1f9      	bne.n	80085fe <memcpy+0xe>
 800860a:	bd10      	pop	{r4, pc}

0800860c <_init>:
 800860c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800860e:	bf00      	nop
 8008610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008612:	bc08      	pop	{r3}
 8008614:	469e      	mov	lr, r3
 8008616:	4770      	bx	lr

08008618 <_fini>:
 8008618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861a:	bf00      	nop
 800861c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800861e:	bc08      	pop	{r3}
 8008620:	469e      	mov	lr, r3
 8008622:	4770      	bx	lr
