{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480108820540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480108820541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 15:20:20 2016 " "Processing started: Fri Nov 25 15:20:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480108820541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480108820541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vectadd -c vectadd " "Command: quartus_map --read_settings_files=on --write_settings_files=off vectadd -c vectadd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480108820541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480108821531 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480108821637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/vectadd.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/vectadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd " "Found entity 1: vectadd" {  } { { "vectadd/synthesis/vectadd.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_irq_mapper " "Found entity 1: vectadd_irq_mapper" {  } { { "vectadd/synthesis/submodules/vectadd_irq_mapper.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821666 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_rsp_xbar_mux_001 " "Found entity 1: vectadd_rsp_xbar_mux_001" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_rsp_xbar_mux " "Found entity 1: vectadd_rsp_xbar_mux" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_rsp_xbar_demux_003 " "Found entity 1: vectadd_rsp_xbar_demux_003" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_rsp_xbar_demux " "Found entity 1: vectadd_rsp_xbar_demux" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_cmd_xbar_mux " "Found entity 1: vectadd_cmd_xbar_mux" {  } { { "vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_cmd_xbar_demux_001 " "Found entity 1: vectadd_cmd_xbar_demux_001" {  } { { "vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_cmd_xbar_demux " "Found entity 1: vectadd_cmd_xbar_demux" {  } { { "vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vectadd/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vectadd/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vectadd_id_router_003.sv(48) " "Verilog HDL Declaration information at vectadd_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_id_router_003.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vectadd_id_router_003.sv(49) " "Verilog HDL Declaration information at vectadd_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_id_router_003.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_id_router_003_default_decode " "Found entity 1: vectadd_id_router_003_default_decode" {  } { { "vectadd/synthesis/submodules/vectadd_id_router_003.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821708 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_id_router_003 " "Found entity 2: vectadd_id_router_003" {  } { { "vectadd/synthesis/submodules/vectadd_id_router_003.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vectadd_id_router.sv(48) " "Verilog HDL Declaration information at vectadd_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_id_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vectadd_id_router.sv(49) " "Verilog HDL Declaration information at vectadd_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_id_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_id_router_default_decode " "Found entity 1: vectadd_id_router_default_decode" {  } { { "vectadd/synthesis/submodules/vectadd_id_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821714 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_id_router " "Found entity 2: vectadd_id_router" {  } { { "vectadd/synthesis/submodules/vectadd_id_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vectadd_addr_router_001.sv(48) " "Verilog HDL Declaration information at vectadd_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vectadd_addr_router_001.sv(49) " "Verilog HDL Declaration information at vectadd_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_addr_router_001_default_decode " "Found entity 1: vectadd_addr_router_001_default_decode" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821719 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_addr_router_001 " "Found entity 2: vectadd_addr_router_001" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vectadd_addr_router.sv(48) " "Verilog HDL Declaration information at vectadd_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vectadd_addr_router.sv(49) " "Verilog HDL Declaration information at vectadd_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_addr_router_default_decode " "Found entity 1: vectadd_addr_router_default_decode" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821724 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_addr_router " "Found entity 2: vectadd_addr_router" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "vectadd/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "vectadd/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "vectadd/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "vectadd/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "vectadd/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_sysid_qsys_0 " "Found entity 1: vectadd_sysid_qsys_0" {  } { { "vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_to_sw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_to_sw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_to_sw_sig " "Found entity 1: vectadd_to_sw_sig" {  } { { "vectadd/synthesis/submodules/vectadd_to_sw_sig.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_to_sw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_to_hw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_to_hw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_to_hw_sig " "Found entity 1: vectadd_to_hw_sig" {  } { { "vectadd/synthesis/submodules/vectadd_to_hw_sig.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_to_hw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_to_hw_data.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_to_hw_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_to_hw_data " "Found entity 1: vectadd_to_hw_data" {  } { { "vectadd/synthesis/submodules/vectadd_to_hw_data.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_to_hw_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_jtag_uart_0_sim_scfifo_w " "Found entity 1: vectadd_jtag_uart_0_sim_scfifo_w" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821774 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_jtag_uart_0_scfifo_w " "Found entity 2: vectadd_jtag_uart_0_scfifo_w" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821774 ""} { "Info" "ISGN_ENTITY_NAME" "3 vectadd_jtag_uart_0_sim_scfifo_r " "Found entity 3: vectadd_jtag_uart_0_sim_scfifo_r" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821774 ""} { "Info" "ISGN_ENTITY_NAME" "4 vectadd_jtag_uart_0_scfifo_r " "Found entity 4: vectadd_jtag_uart_0_scfifo_r" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821774 ""} { "Info" "ISGN_ENTITY_NAME" "5 vectadd_jtag_uart_0 " "Found entity 5: vectadd_jtag_uart_0" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_onchip_memory2_0 " "Found entity 1: vectadd_onchip_memory2_0" {  } { { "vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_register_bank_a_module " "Found entity 1: vectadd_nios2_qsys_0_register_bank_a_module" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_nios2_qsys_0_register_bank_b_module " "Found entity 2: vectadd_nios2_qsys_0_register_bank_b_module" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "3 vectadd_nios2_qsys_0_nios2_oci_debug " "Found entity 3: vectadd_nios2_qsys_0_nios2_oci_debug" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "4 vectadd_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: vectadd_nios2_qsys_0_ociram_sp_ram_module" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "5 vectadd_nios2_qsys_0_nios2_ocimem " "Found entity 5: vectadd_nios2_qsys_0_nios2_ocimem" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "6 vectadd_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: vectadd_nios2_qsys_0_nios2_avalon_reg" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "7 vectadd_nios2_qsys_0_nios2_oci_break " "Found entity 7: vectadd_nios2_qsys_0_nios2_oci_break" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "8 vectadd_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: vectadd_nios2_qsys_0_nios2_oci_xbrk" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "9 vectadd_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: vectadd_nios2_qsys_0_nios2_oci_dbrk" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "10 vectadd_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: vectadd_nios2_qsys_0_nios2_oci_itrace" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "11 vectadd_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: vectadd_nios2_qsys_0_nios2_oci_td_mode" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "12 vectadd_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: vectadd_nios2_qsys_0_nios2_oci_dtrace" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "13 vectadd_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: vectadd_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "14 vectadd_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: vectadd_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "15 vectadd_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: vectadd_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "16 vectadd_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: vectadd_nios2_qsys_0_nios2_oci_fifo" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "17 vectadd_nios2_qsys_0_nios2_oci_pib " "Found entity 17: vectadd_nios2_qsys_0_nios2_oci_pib" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "18 vectadd_nios2_qsys_0_nios2_oci_im " "Found entity 18: vectadd_nios2_qsys_0_nios2_oci_im" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "19 vectadd_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: vectadd_nios2_qsys_0_nios2_performance_monitors" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "20 vectadd_nios2_qsys_0_nios2_oci " "Found entity 20: vectadd_nios2_qsys_0_nios2_oci" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""} { "Info" "ISGN_ENTITY_NAME" "21 vectadd_nios2_qsys_0 " "Found entity 21: vectadd_nios2_qsys_0" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: vectadd_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: vectadd_nios2_qsys_0_jtag_debug_module_tck" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: vectadd_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_oci_test_bench " "Found entity 1: vectadd_nios2_qsys_0_oci_test_bench" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_test_bench " "Found entity 1: vectadd_nios2_qsys_0_test_bench" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 Hex0 vectoradd_accelerator.sv(5) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(5): object \"HEX0\" differs only in case from object \"Hex0\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 Hex1 vectoradd_accelerator.sv(5) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(5): object \"HEX1\" differs only in case from object \"Hex1\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 Hex2 vectoradd_accelerator.sv(5) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(5): object \"HEX2\" differs only in case from object \"Hex2\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 Hex3 vectoradd_accelerator.sv(6) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(6): object \"HEX3\" differs only in case from object \"Hex3\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_a Addr_A vectoradd_accelerator.sv(12) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(12): object \"addr_a\" differs only in case from object \"Addr_A\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_b Addr_B vectoradd_accelerator.sv(12) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(12): object \"addr_b\" differs only in case from object \"Addr_B\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_s Addr_S vectoradd_accelerator.sv(12) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(12): object \"addr_s\" differs only in case from object \"Addr_S\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectoradd_accelerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectoradd_accelerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectoradd_accelerator " "Found entity 1: vectoradd_accelerator" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET io_control.sv(4) " "Verilog HDL Declaration information at io_control.sv(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480108821834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACC_Control " "Found entity 1: ACC_Control" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108821838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108821838 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vectadd_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480108821849 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vectadd_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480108821849 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vectadd_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480108821850 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vectadd_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480108821853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vectoradd_accelerator " "Elaborating entity \"vectoradd_accelerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480108822054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Hex0\"" {  } { { "vectoradd_accelerator.sv" "Hex0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd vectadd:u0 " "Elaborating entity \"vectadd\" for hierarchy \"vectadd:u0\"" {  } { { "vectoradd_accelerator.sv" "u0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0 vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"vectadd_nios2_qsys_0\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_test_bench vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_test_bench:the_vectadd_nios2_qsys_0_test_bench " "Elaborating entity \"vectadd_nios2_qsys_0_test_bench\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_test_bench:the_vectadd_nios2_qsys_0_test_bench\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_test_bench" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_register_bank_a_module vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a " "Elaborating entity \"vectadd_nios2_qsys_0_register_bank_a_module\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_register_bank_a" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_altsyncram" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480108822177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vectadd_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"vectadd_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822178 ""}  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480108822178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brg1 " "Found entity 1: altsyncram_brg1" {  } { { "db/altsyncram_brg1.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_brg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108822254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108822254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brg1 vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_brg1:auto_generated " "Elaborating entity \"altsyncram_brg1\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_brg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_register_bank_b_module vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b " "Elaborating entity \"vectadd_nios2_qsys_0_register_bank_b_module\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_register_bank_b" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_altsyncram" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vectadd_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"vectadd_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822334 ""}  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480108822334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_crg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_crg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_crg1 " "Found entity 1: altsyncram_crg1" {  } { { "db/altsyncram_crg1.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_crg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108822410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108822410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_crg1 vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_crg1:auto_generated " "Elaborating entity \"altsyncram_crg1\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_crg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_debug vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_debug" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480108822504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822504 ""}  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480108822504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_ocimem vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_ocimem\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_ocimem" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_ociram_sp_ram_module vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"vectadd_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_ociram_sp_ram" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_altsyncram" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480108822529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vectadd_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"vectadd_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822530 ""}  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480108822530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f881 " "Found entity 1: altsyncram_f881" {  } { { "db/altsyncram_f881.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_f881.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108822604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108822604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f881 vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f881:auto_generated " "Elaborating entity \"altsyncram_f881\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_avalon_reg vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_avalon_reg" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_break vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_break\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_break" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_xbrk vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_xbrk:the_vectadd_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_xbrk:the_vectadd_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_xbrk" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_dbrk vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_dbrk" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_itrace vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_itrace:the_vectadd_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_itrace:the_vectadd_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_itrace" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_dtrace vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_dtrace" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_td_mode vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace\|vectadd_nios2_qsys_0_nios2_oci_td_mode:vectadd_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace\|vectadd_nios2_qsys_0_nios2_oci_td_mode:vectadd_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_fifo vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_fifo" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_compute_tm_count vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_compute_tm_count:vectadd_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_compute_tm_count:vectadd_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_fifowp_inc vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_fifowp_inc:vectadd_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_fifowp_inc:vectadd_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_fifocount_inc vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_fifocount_inc:vectadd_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_fifocount_inc:vectadd_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_oci_test_bench vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_oci_test_bench:the_vectadd_nios2_qsys_0_oci_test_bench " "Elaborating entity \"vectadd_nios2_qsys_0_oci_test_bench\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_oci_test_bench:the_vectadd_nios2_qsys_0_oci_test_bench\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_oci_test_bench" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_pib vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_pib:the_vectadd_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_pib:the_vectadd_nios2_qsys_0_nios2_oci_pib\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_pib" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_im vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_im:the_vectadd_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_im\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_im:the_vectadd_nios2_qsys_0_nios2_oci_im\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_im" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_jtag_debug_module_wrapper vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"vectadd_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_jtag_debug_module_tck vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"vectadd_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_vectadd_nios2_qsys_0_jtag_debug_module_tck" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_jtag_debug_module_sysclk vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"vectadd_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "vectadd_nios2_qsys_0_jtag_debug_module_phy" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480108822810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822810 ""}  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480108822810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_onchip_memory2_0 vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"vectadd_onchip_memory2_0\" for hierarchy \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\"" {  } { { "vectadd/synthesis/vectadd.v" "onchip_memory2_0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" "the_altsyncram" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480108822831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vectadd_onchip_memory2_0.hex " "Parameter \"init_file\" = \"vectadd_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12500 " "Parameter \"maximum_depth\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12500 " "Parameter \"numwords_a\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 12500 " "Parameter \"numwords_b\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822832 ""}  } { { "vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480108822832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5e32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5e32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5e32 " "Found entity 1: altsyncram_5e32" {  } { { "db/altsyncram_5e32.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_5e32.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108822930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108822930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5e32 vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated " "Elaborating entity \"altsyncram_5e32\" for hierarchy \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108822932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108823007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108823007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated\|decode_4oa:decode2 " "Elaborating entity \"decode_4oa\" for hierarchy \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated\|decode_4oa:decode2\"" {  } { { "db/altsyncram_5e32.tdf" "decode2" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_5e32.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kb " "Found entity 1: mux_1kb" {  } { { "db/mux_1kb.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/mux_1kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108823087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108823087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1kb vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated\|mux_1kb:mux4 " "Elaborating entity \"mux_1kb\" for hierarchy \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated\|mux_1kb:mux4\"" {  } { { "db/altsyncram_5e32.tdf" "mux4" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_5e32.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_jtag_uart_0 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"vectadd_jtag_uart_0\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\"" {  } { { "vectadd/synthesis/vectadd.v" "jtag_uart_0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_jtag_uart_0_scfifo_w vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w " "Elaborating entity \"vectadd_jtag_uart_0_scfifo_w\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "the_vectadd_jtag_uart_0_scfifo_w" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "wfifo" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480108823402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823402 ""}  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480108823402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108823468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108823468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108823485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108823485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108823501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108823501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108823583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108823583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108823666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108823666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108823739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108823739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480108823813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480108823813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_jtag_uart_0_scfifo_r vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r " "Elaborating entity \"vectadd_jtag_uart_0_scfifo_r\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "the_vectadd_jtag_uart_0_scfifo_r" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "vectadd_jtag_uart_0_alt_jtag_atlantic" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480108823956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823956 ""}  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480108823956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_to_hw_data vectadd:u0\|vectadd_to_hw_data:to_hw_data " "Elaborating entity \"vectadd_to_hw_data\" for hierarchy \"vectadd:u0\|vectadd_to_hw_data:to_hw_data\"" {  } { { "vectadd/synthesis/vectadd.v" "to_hw_data" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_to_hw_sig vectadd:u0\|vectadd_to_hw_sig:to_hw_sig " "Elaborating entity \"vectadd_to_hw_sig\" for hierarchy \"vectadd:u0\|vectadd_to_hw_sig:to_hw_sig\"" {  } { { "vectadd/synthesis/vectadd.v" "to_hw_sig" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_to_sw_sig vectadd:u0\|vectadd_to_sw_sig:to_sw_sig " "Elaborating entity \"vectadd_to_sw_sig\" for hierarchy \"vectadd:u0\|vectadd_to_sw_sig:to_sw_sig\"" {  } { { "vectadd/synthesis/vectadd.v" "to_sw_sig" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_sysid_qsys_0 vectadd:u0\|vectadd_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"vectadd_sysid_qsys_0\" for hierarchy \"vectadd:u0\|vectadd_sysid_qsys_0:sysid_qsys_0\"" {  } { { "vectadd/synthesis/vectadd.v" "sysid_qsys_0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vectadd:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vectadd:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_instruction_master_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vectadd:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vectadd:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_data_master_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vectadd:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vectadd:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vectadd:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vectadd:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "onchip_memory2_0_s1_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vectadd:u0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vectadd:u0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "sysid_qsys_0_control_slave_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108823996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vectadd:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vectadd:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vectadd:u0\|altera_merlin_slave_translator:to_hw_data_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vectadd:u0\|altera_merlin_slave_translator:to_hw_data_s1_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "to_hw_data_s1_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vectadd:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vectadd:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vectadd:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vectadd:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vectadd:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vectadd:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vectadd:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vectadd:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "vectadd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vectadd:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vectadd:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_addr_router vectadd:u0\|vectadd_addr_router:addr_router " "Elaborating entity \"vectadd_addr_router\" for hierarchy \"vectadd:u0\|vectadd_addr_router:addr_router\"" {  } { { "vectadd/synthesis/vectadd.v" "addr_router" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_addr_router_default_decode vectadd:u0\|vectadd_addr_router:addr_router\|vectadd_addr_router_default_decode:the_default_decode " "Elaborating entity \"vectadd_addr_router_default_decode\" for hierarchy \"vectadd:u0\|vectadd_addr_router:addr_router\|vectadd_addr_router_default_decode:the_default_decode\"" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router.sv" "the_default_decode" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_addr_router_001 vectadd:u0\|vectadd_addr_router_001:addr_router_001 " "Elaborating entity \"vectadd_addr_router_001\" for hierarchy \"vectadd:u0\|vectadd_addr_router_001:addr_router_001\"" {  } { { "vectadd/synthesis/vectadd.v" "addr_router_001" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_addr_router_001_default_decode vectadd:u0\|vectadd_addr_router_001:addr_router_001\|vectadd_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"vectadd_addr_router_001_default_decode\" for hierarchy \"vectadd:u0\|vectadd_addr_router_001:addr_router_001\|vectadd_addr_router_001_default_decode:the_default_decode\"" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router_001.sv" "the_default_decode" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_id_router vectadd:u0\|vectadd_id_router:id_router " "Elaborating entity \"vectadd_id_router\" for hierarchy \"vectadd:u0\|vectadd_id_router:id_router\"" {  } { { "vectadd/synthesis/vectadd.v" "id_router" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_id_router_default_decode vectadd:u0\|vectadd_id_router:id_router\|vectadd_id_router_default_decode:the_default_decode " "Elaborating entity \"vectadd_id_router_default_decode\" for hierarchy \"vectadd:u0\|vectadd_id_router:id_router\|vectadd_id_router_default_decode:the_default_decode\"" {  } { { "vectadd/synthesis/submodules/vectadd_id_router.sv" "the_default_decode" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_id_router_003 vectadd:u0\|vectadd_id_router_003:id_router_003 " "Elaborating entity \"vectadd_id_router_003\" for hierarchy \"vectadd:u0\|vectadd_id_router_003:id_router_003\"" {  } { { "vectadd/synthesis/vectadd.v" "id_router_003" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_id_router_003_default_decode vectadd:u0\|vectadd_id_router_003:id_router_003\|vectadd_id_router_003_default_decode:the_default_decode " "Elaborating entity \"vectadd_id_router_003_default_decode\" for hierarchy \"vectadd:u0\|vectadd_id_router_003:id_router_003\|vectadd_id_router_003_default_decode:the_default_decode\"" {  } { { "vectadd/synthesis/submodules/vectadd_id_router_003.sv" "the_default_decode" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vectadd:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vectadd:u0\|altera_reset_controller:rst_controller\"" {  } { { "vectadd/synthesis/vectadd.v" "rst_controller" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vectadd:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vectadd:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "vectadd/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vectadd:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vectadd:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "vectadd/synthesis/vectadd.v" "rst_controller_001" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_cmd_xbar_demux vectadd:u0\|vectadd_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"vectadd_cmd_xbar_demux\" for hierarchy \"vectadd:u0\|vectadd_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "vectadd/synthesis/vectadd.v" "cmd_xbar_demux" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_cmd_xbar_demux_001 vectadd:u0\|vectadd_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"vectadd_cmd_xbar_demux_001\" for hierarchy \"vectadd:u0\|vectadd_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "vectadd/synthesis/vectadd.v" "cmd_xbar_demux_001" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_cmd_xbar_mux vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"vectadd_cmd_xbar_mux\" for hierarchy \"vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "vectadd/synthesis/vectadd.v" "cmd_xbar_mux" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv" "arb" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_rsp_xbar_demux vectadd:u0\|vectadd_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"vectadd_rsp_xbar_demux\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "vectadd/synthesis/vectadd.v" "rsp_xbar_demux" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_rsp_xbar_demux_003 vectadd:u0\|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"vectadd_rsp_xbar_demux_003\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "vectadd/synthesis/vectadd.v" "rsp_xbar_demux_003" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_rsp_xbar_mux vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"vectadd_rsp_xbar_mux\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "vectadd/synthesis/vectadd.v" "rsp_xbar_mux" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv" "arb" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_rsp_xbar_mux_001 vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"vectadd_rsp_xbar_mux_001\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "vectadd/synthesis/vectadd.v" "rsp_xbar_mux_001" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv" "arb" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_irq_mapper vectadd:u0\|vectadd_irq_mapper:irq_mapper " "Elaborating entity \"vectadd_irq_mapper\" for hierarchy \"vectadd:u0\|vectadd_irq_mapper:irq_mapper\"" {  } { { "vectadd/synthesis/vectadd.v" "irq_mapper" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC_Control ACC_Control:ctrl0 " "Elaborating entity \"ACC_Control\" for hierarchy \"ACC_Control:ctrl0\"" {  } { { "vectoradd_accelerator.sv" "ctrl0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_control.sv(56) " "Verilog HDL assignment warning at io_control.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480108824258 "|vectoradd_accelerator|ACC_Control:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 io_control.sv(122) " "Verilog HDL assignment warning at io_control.sv(122): truncated value with size 2 to match size of target (1)" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480108824258 "|vectoradd_accelerator|ACC_Control:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 io_control.sv(128) " "Verilog HDL assignment warning at io_control.sv(128): truncated value with size 2 to match size of target (1)" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480108824258 "|vectoradd_accelerator|ACC_Control:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 io_control.sv(134) " "Verilog HDL assignment warning at io_control.sv(134): truncated value with size 2 to match size of target (1)" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480108824258 "|vectoradd_accelerator|ACC_Control:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 io_control.sv(145) " "Verilog HDL assignment warning at io_control.sv(145): truncated value with size 2 to match size of target (1)" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480108824258 "|vectoradd_accelerator|ACC_Control:ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ACC_Control:ctrl0\|counter:curLength " "Elaborating entity \"counter\" for hierarchy \"ACC_Control:ctrl0\|counter:curLength\"" {  } { { "io_control.sv" "curLength" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:vectorLength " "Elaborating entity \"register\" for hierarchy \"register:vectorLength\"" {  } { { "vectoradd_accelerator.sv" "vectorLength" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:Addr_A " "Elaborating entity \"register\" for hierarchy \"register:Addr_A\"" {  } { { "vectoradd_accelerator.sv" "Addr_A" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:addrmux " "Elaborating entity \"mux4\" for hierarchy \"mux4:addrmux\"" {  } { { "vectoradd_accelerator.sv" "addrmux" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480108824303 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825191 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825191 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[13\] " "Net \"mem_address\[13\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[13\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[12\] " "Net \"mem_address\[12\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[12\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[11\] " "Net \"mem_address\[11\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[11\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[10\] " "Net \"mem_address\[10\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[10\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[9\] " "Net \"mem_address\[9\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[9\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[8\] " "Net \"mem_address\[8\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[8\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825419 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825419 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825419 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[13\] " "Net \"mem_address\[13\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[13\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[12\] " "Net \"mem_address\[12\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[12\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[11\] " "Net \"mem_address\[11\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[11\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[10\] " "Net \"mem_address\[10\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[10\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[9\] " "Net \"mem_address\[9\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[9\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[8\] " "Net \"mem_address\[8\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[8\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825426 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825426 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825426 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[13\] " "Net \"mem_address\[13\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[13\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[12\] " "Net \"mem_address\[12\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[12\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[11\] " "Net \"mem_address\[11\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[11\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[10\] " "Net \"mem_address\[10\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[10\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[9\] " "Net \"mem_address\[9\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[9\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[8\] " "Net \"mem_address\[8\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[8\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825427 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825427 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[13\] " "Net \"mem_address\[13\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[13\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[12\] " "Net \"mem_address\[12\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[12\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[11\] " "Net \"mem_address\[11\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[11\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[10\] " "Net \"mem_address\[10\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[10\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[9\] " "Net \"mem_address\[9\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[9\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[8\] " "Net \"mem_address\[8\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[8\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825429 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825429 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[13\] " "Net \"mem_address\[13\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[13\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[12\] " "Net \"mem_address\[12\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[12\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[11\] " "Net \"mem_address\[11\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[11\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[10\] " "Net \"mem_address\[10\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[10\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[9\] " "Net \"mem_address\[9\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[9\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[8\] " "Net \"mem_address\[8\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[8\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825431 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825431 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480108825431 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1480108829745 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vectadd/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "vectadd/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3167 -1 0 } } { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 4133 -1 0 } } { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 348 -1 0 } } { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3740 -1 0 } } { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 393 -1 0 } } { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 599 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1480108829918 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1480108829920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led VCC " "Pin \"led\" is stuck at VCC" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480108831200 "|vectoradd_accelerator|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480108831200 "|vectoradd_accelerator|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480108831200 "|vectoradd_accelerator|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480108831200 "|vectoradd_accelerator|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480108831200 "|vectoradd_accelerator|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480108831200 "|vectoradd_accelerator|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480108831200 "|vectoradd_accelerator|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480108831200 "|vectoradd_accelerator|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480108831200 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480108832317 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1480108832448 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1480108832448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480108832537 "|vectoradd_accelerator|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480108832537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UIUC/Senior/Resrarch/vectadd/output_files/vectadd.map.smsg " "Generated suppressed messages file E:/UIUC/Senior/Resrarch/vectadd/output_files/vectadd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480108833058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480108833875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480108833875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480108834230 "|vectoradd_accelerator|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1480108834230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2565 " "Implemented 2565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480108834232 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480108834232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2288 " "Implemented 2288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480108834232 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1480108834232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480108834232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480108834312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 15:20:34 2016 " "Processing ended: Fri Nov 25 15:20:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480108834312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480108834312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480108834312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480108834312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480108836046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480108836047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 15:20:35 2016 " "Processing started: Fri Nov 25 15:20:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480108836047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480108836047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vectadd -c vectadd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vectadd -c vectadd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480108836047 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480108836239 ""}
{ "Info" "0" "" "Project  = vectadd" {  } {  } 0 0 "Project  = vectadd" 0 0 "Fitter" 0 0 1480108836239 ""}
{ "Info" "0" "" "Revision = vectadd" {  } {  } 0 0 "Revision = vectadd" 0 0 "Fitter" 0 0 1480108836239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1480108836532 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vectadd EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"vectadd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480108836620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480108836662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480108836662 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480108836796 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480108837475 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480108837475 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480108837475 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 11067 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480108837481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 11068 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480108837481 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 11069 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480108837481 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480108837481 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480108837497 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1480108838077 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1480108838077 ""}
{ "Info" "ISTA_SDC_FOUND" "vectadd/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'vectadd/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1480108838166 ""}
{ "Info" "ISTA_SDC_FOUND" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.sdc " "Reading SDC File: 'vectadd/synthesis/submodules/vectadd_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1480108838174 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1480108838230 "|vectoradd_accelerator|clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1480108838313 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1480108838313 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1480108838313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480108838556 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480108838556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480108838556 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 3301 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480108838556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vectadd:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node vectadd:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480108838556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 2798 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480108838556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vectadd:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node vectadd:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "vectadd/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vectadd:u0|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 3951 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480108838556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 5298 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480108838556 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480108838556 ""}  } { { "vectadd/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vectadd:u0|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480108838556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vectadd:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node vectadd:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480108838558 ""}  } { { "vectadd/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 3051 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480108838558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480108838558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 11059 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480108838558 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480108838558 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 10803 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480108838558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480108838559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 10937 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480108838559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 10938 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480108838559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 11060 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480108838559 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480108838559 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 10696 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480108838559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vectadd:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node vectadd:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480108838559 ""}  } { { "vectadd/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vectadd:u0|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 0 { 0 ""} 0 3783 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480108838559 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480108839174 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480108839180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480108839180 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480108839187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480108839194 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480108839199 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480108839199 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480108839205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480108839208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1480108839213 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480108839213 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480108839305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480108840621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480108841395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480108841426 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480108842478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480108842478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480108843137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "E:/UIUC/Senior/Resrarch/vectadd/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1480108845489 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480108845489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480108845965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1480108845969 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1480108845969 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480108845969 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1480108846128 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480108846138 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "29 " "Found 29 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led 0 " "Pin \"led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480108846200 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1480108846200 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480108846688 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480108847035 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480108847568 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480108848075 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480108848131 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1480108848285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UIUC/Senior/Resrarch/vectadd/output_files/vectadd.fit.smsg " "Generated suppressed messages file E:/UIUC/Senior/Resrarch/vectadd/output_files/vectadd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480108848612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1257 " "Peak virtual memory: 1257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480108849569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 15:20:49 2016 " "Processing ended: Fri Nov 25 15:20:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480108849569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480108849569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480108849569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480108849569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480108850644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480108850645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 15:20:50 2016 " "Processing started: Fri Nov 25 15:20:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480108850645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480108850645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vectadd -c vectadd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vectadd -c vectadd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480108850645 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1480108852408 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480108852470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480108853163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 15:20:53 2016 " "Processing ended: Fri Nov 25 15:20:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480108853163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480108853163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480108853163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480108853163 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480108853827 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480108854539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480108854540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 15:20:53 2016 " "Processing started: Fri Nov 25 15:20:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480108854540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480108854540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vectadd -c vectadd " "Command: quartus_sta vectadd -c vectadd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480108854541 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1480108854749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480108855091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1480108855137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1480108855138 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1480108855493 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1480108855493 ""}
{ "Info" "ISTA_SDC_FOUND" "vectadd/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'vectadd/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1480108855558 ""}
{ "Info" "ISTA_SDC_FOUND" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.sdc " "Reading SDC File: 'vectadd/synthesis/submodules/vectadd_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1480108855569 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480108855604 "|vectoradd_accelerator|clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1480108855661 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1480108855677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480108855680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480108855690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480108855695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480108855699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480108855702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480108855706 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1480108855780 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1480108855782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1480108855926 "|vectoradd_accelerator|clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480108855948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480108855952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480108855956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480108855961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480108855964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480108855964 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1480108855976 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480108856000 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480108856000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480108856142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 15:20:56 2016 " "Processing ended: Fri Nov 25 15:20:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480108856142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480108856142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480108856142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480108856142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480108857172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480108857173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 15:20:56 2016 " "Processing started: Fri Nov 25 15:20:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480108857173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480108857173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vectadd -c vectadd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vectadd -c vectadd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480108857173 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "vectadd.svo\", \"vectadd_fast.svo vectadd_v.sdo vectadd_v_fast.sdo E:/UIUC/Senior/Resrarch/vectadd/simulation/modelsim/ simulation " "Generated files \"vectadd.svo\", \"vectadd_fast.svo\", \"vectadd_v.sdo\" and \"vectadd_v_fast.sdo\" in directory \"E:/UIUC/Senior/Resrarch/vectadd/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1480108859433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480108859614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 15:20:59 2016 " "Processing ended: Fri Nov 25 15:20:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480108859614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480108859614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480108859614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480108859614 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480108860232 ""}
