verilog xil_defaultlib --include "/home/user11/tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/3cbc" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/f0b6/hdl/verilog" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/0127/hdl/verilog" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/ec67/hdl" \
"../../../bd/soc_adc_new/ip/soc_adc_new_clk_wiz_0/soc_adc_new_clk_wiz_0_clk_wiz.v" \
"../../../bd/soc_adc_new/ip/soc_adc_new_clk_wiz_0/soc_adc_new_clk_wiz_0.v" \
"../../../bd/soc_adc_new/ip/soc_adc_new_lmb_bram_0/sim/soc_adc_new_lmb_bram_0.v" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/sim/bd_495c.v" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_0/sim/bd_495c_one_0.v" \

sv xil_defaultlib --include "/home/user11/tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/3cbc" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/f0b6/hdl/verilog" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/0127/hdl/verilog" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/ec67/hdl" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_2/sim/bd_495c_arinsw_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_3/sim/bd_495c_rinsw_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_4/sim/bd_495c_awinsw_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_5/sim/bd_495c_winsw_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_6/sim/bd_495c_binsw_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_7/sim/bd_495c_aroutsw_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_8/sim/bd_495c_routsw_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_9/sim/bd_495c_awoutsw_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_10/sim/bd_495c_woutsw_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_11/sim/bd_495c_boutsw_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_12/sim/bd_495c_arni_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_13/sim/bd_495c_rni_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_14/sim/bd_495c_awni_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_15/sim/bd_495c_wni_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_16/sim/bd_495c_bni_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_17/sim/bd_495c_s00mmu_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_18/sim/bd_495c_s00tr_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_19/sim/bd_495c_s00sic_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_20/sim/bd_495c_s00a2s_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_21/sim/bd_495c_sarn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_22/sim/bd_495c_srn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_23/sim/bd_495c_sawn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_24/sim/bd_495c_swn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_25/sim/bd_495c_sbn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_26/sim/bd_495c_m00s2a_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_27/sim/bd_495c_m00arn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_28/sim/bd_495c_m00rn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_29/sim/bd_495c_m00awn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_30/sim/bd_495c_m00wn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_31/sim/bd_495c_m00bn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_32/sim/bd_495c_m00e_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_33/sim/bd_495c_m01s2a_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_34/sim/bd_495c_m01arn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_35/sim/bd_495c_m01rn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_36/sim/bd_495c_m01awn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_37/sim/bd_495c_m01wn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_38/sim/bd_495c_m01bn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_39/sim/bd_495c_m01e_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_40/sim/bd_495c_m02s2a_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_41/sim/bd_495c_m02arn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_42/sim/bd_495c_m02rn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_43/sim/bd_495c_m02awn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_44/sim/bd_495c_m02wn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_45/sim/bd_495c_m02bn_0.sv" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/bd_0/ip/ip_46/sim/bd_495c_m02e_0.sv" \

verilog xil_defaultlib --include "/home/user11/tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/3cbc" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/f0b6/hdl/verilog" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/0127/hdl/verilog" --include "../../../../test_18.gen/sources_1/bd/soc_adc_new/ipshared/ec67/hdl" \
"../../../bd/soc_adc_new/ip/soc_adc_new_axi_smc_0/sim/soc_adc_new_axi_smc_0.v" \
"../../../bd/soc_adc_new/ipshared/66e3/hdl/myip_fnd_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/soc_adc_new/ipshared/66e3/src/countre.v" \
"../../../bd/soc_adc_new/ipshared/66e3/src/test.v" \
"../../../bd/soc_adc_new/ipshared/66e3/src/test_top.v" \
"../../../bd/soc_adc_new/ipshared/66e3/hdl/myip_fnd.v" \
"../../../bd/soc_adc_new/ip/soc_adc_new_myip_fnd_0_0/sim/soc_adc_new_myip_fnd_0_0.v" \
"../../../bd/soc_adc_new/ip/soc_adc_new_myip_adc_new_0_0/src/xadc_wiz_1/xadc_wiz_1.v" \
"../../../bd/soc_adc_new/ipshared/5c3a/hdl/myip_adc_new_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/soc_adc_new/ipshared/5c3a/src/test_top.v" \
"../../../bd/soc_adc_new/ipshared/5c3a/hdl/myip_adc_new.v" \
"../../../bd/soc_adc_new/ip/soc_adc_new_myip_adc_new_0_0/sim/soc_adc_new_myip_adc_new_0_0.v" \
"../../../bd/soc_adc_new/sim/soc_adc_new.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
