{
    "elements": [
        {
            "X": 2.0,
            "Y": 28.0,
            "angle": 0,
            "class_id": "model_clock:",
            "name": "clk",
            "parental_name": "/main",
            "ports": [
                {
                    "X": 3,
                    "Y": 1,
                    "bus_width": 0,
                    "color": 0,
                    "direction": 1,
                    "distance_from_outport": 0,
                    "linked_uuid": "",
                    "name": "clk",
                    "screenX": 5.0,
                    "screenY": 29.0,
                    "value": {
                        "arrayval": 6,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": true,
                        "is_error": false,
                        "type": 0,
                        "valid": true
                    },
                    "verilog_name": "",
                    "wires": []
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b600e-6e5ff7d1-b7a4-1b0a-cf2e-e3aa3c3ca0e3",
            "verilog_name": ""
        },
        {
            "X": 66.0,
            "Y": 18.0,
            "angle": 0,
            "class_id": "model_output:",
            "name": "IO_SEGSEL",
            "parental_name": "/main",
            "ports": [
                {
                    "X": -1,
                    "Y": 1,
                    "bus_width": 4,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 1,
                    "linked_uuid": "",
                    "name": "IO_SEGSEL",
                    "screenX": 65.0,
                    "screenY": 19.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 1,
                        "valid": true
                    },
                    "verilog_name": "",
                    "wires": [
                        {
                            "X1": 65,
                            "X2": 62,
                            "Y1": 19,
                            "Y2": 19,
                            "color": 0,
                            "distance_from_outport": 0,
                            "name": "Wire-684b756f-b77f84c4-edef-4580-",
                            "points": [
                                {
                                    "X": 65,
                                    "Y": 19
                                },
                                {
                                    "X": 62,
                                    "Y": 19
                                }
                            ],
                            "value": {
                                "arrayval": 0,
                                "boolval": false,
                                "floatval": 0.0,
                                "intval": 0,
                                "is_clock": false,
                                "is_error": false,
                                "type": 1,
                                "valid": true
                            },
                            "width": 4
                        }
                    ]
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b612d-0d4989d6-7471-50d4-3727-3d277ad611b0",
            "value": {
                "arrayval": 0,
                "boolval": false,
                "floatval": 0.0,
                "intval": 0,
                "is_clock": false,
                "is_error": false,
                "type": 1,
                "valid": false
            },
            "verilog_name": ""
        },
        {
            "X": 66.0,
            "Y": 30.0,
            "angle": 0,
            "class_id": "model_output:",
            "name": "IO_SEG",
            "parental_name": "/main",
            "ports": [
                {
                    "X": -1,
                    "Y": 1,
                    "bus_width": 8,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 1,
                    "linked_uuid": "",
                    "name": "IO_SEG",
                    "screenX": 65.0,
                    "screenY": 31.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 1,
                        "valid": true
                    },
                    "verilog_name": "",
                    "wires": [
                        {
                            "X1": 65,
                            "X2": 62,
                            "Y1": 31,
                            "Y2": 31,
                            "color": 0,
                            "distance_from_outport": 0,
                            "name": "Wire-684cabda-73cffad0-4f27-7747-",
                            "points": [
                                {
                                    "X": 65,
                                    "Y": 31
                                },
                                {
                                    "X": 62,
                                    "Y": 31
                                }
                            ],
                            "value": {
                                "arrayval": 0,
                                "boolval": false,
                                "floatval": 0.0,
                                "intval": 0,
                                "is_clock": false,
                                "is_error": false,
                                "type": 1,
                                "valid": true
                            },
                            "width": 8
                        }
                    ]
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b7228-37d42961-2647-c7b0-8ab7-93f27d130aab",
            "value": {
                "arrayval": 0,
                "boolval": false,
                "floatval": 0.0,
                "intval": 0,
                "is_clock": false,
                "is_error": false,
                "type": 1,
                "valid": false
            },
            "verilog_name": ""
        },
        {
            "X": 60.0,
            "Y": 16.0,
            "angle": 0,
            "class_id": "model_1to4:",
            "name": "",
            "parental_name": "/main",
            "ports": [
                {
                    "X": -1,
                    "Y": 1,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit0",
                    "screenX": 59.0,
                    "screenY": 17.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": -1,
                    "Y": 2,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit1",
                    "screenX": 59.0,
                    "screenY": 18.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": -1,
                    "Y": 3,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit2",
                    "screenX": 59.0,
                    "screenY": 19.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": -1,
                    "Y": 4,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit3",
                    "screenX": 59.0,
                    "screenY": 20.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": 2,
                    "Y": 3,
                    "bus_width": 4,
                    "color": 0,
                    "direction": 1,
                    "distance_from_outport": 0,
                    "linked_uuid": "",
                    "name": "0-3",
                    "screenX": 62.0,
                    "screenY": 19.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 1,
                        "valid": true
                    },
                    "verilog_name": "",
                    "wires": [
                        {
                            "X1": 65,
                            "X2": 62,
                            "Y1": 19,
                            "Y2": 19,
                            "color": 0,
                            "distance_from_outport": 0,
                            "name": "Wire-684b756f-b77f84c4-edef-4580-",
                            "points": [
                                {
                                    "X": 65,
                                    "Y": 19
                                },
                                {
                                    "X": 62,
                                    "Y": 19
                                }
                            ],
                            "value": {
                                "arrayval": 0,
                                "boolval": false,
                                "floatval": 0.0,
                                "intval": 0,
                                "is_clock": false,
                                "is_error": false,
                                "type": 1,
                                "valid": true
                            },
                            "width": 4
                        }
                    ]
                }
            ],
            "sizeX": 2,
            "sizeY": 6,
            "uuid": "684b7564-0c451b71-529d-727a-cb0c-dce994cc3a30",
            "verilog_name": ""
        },
        {
            "X": 57.0,
            "Y": 14.0,
            "angle": 0,
            "bottomlabel": true,
            "class_id": "model_label:",
            "color": 0,
            "name": "4x 8 segment displays",
            "parental_name": "/main",
            "ports": [],
            "sizeX": 14,
            "sizeY": 25,
            "uuid": "684b87af-94884467-f242-93b7-12c0-824283c49891",
            "verilog_name": ""
        },
        {
            "X": 2.0,
            "Y": 33.0,
            "angle": 0,
            "class_id": "model_toggle:",
            "name": "rst",
            "parental_name": "/main",
            "ports": [
                {
                    "X": 3,
                    "Y": 1,
                    "bus_width": 0,
                    "color": 0,
                    "direction": 1,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "rst",
                    "screenX": 5.0,
                    "screenY": 34.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b8a14-06b0886e-916c-8971-28fb-a0669750b733",
            "value": {
                "arrayval": 0,
                "boolval": false,
                "floatval": 0.0,
                "intval": 0,
                "is_clock": false,
                "is_error": false,
                "type": 0,
                "valid": true
            },
            "verilog_name": ""
        },
        {
            "X": 0.0,
            "Y": 27.0,
            "angle": 0,
            "bottomlabel": true,
            "class_id": "model_label:",
            "color": 1,
            "name": "Clock and Reset",
            "parental_name": "/main",
            "ports": [],
            "sizeX": 7,
            "sizeY": 12,
            "uuid": "684b8a2a-8028b1d3-2aba-d155-d26a-868194eecbfd",
            "verilog_name": ""
        },
        {
            "X": 58.0,
            "Y": 15.0,
            "angle": 0,
            "bottomlabel": true,
            "class_id": "model_label:",
            "color": 1,
            "name": "Display Selector",
            "parental_name": "/main",
            "ports": [],
            "sizeX": 12,
            "sizeY": 9,
            "uuid": "684b8b99-cd63bf6f-3aec-c79e-6485-ab028a6bc03b",
            "verilog_name": ""
        },
        {
            "X": 40.0,
            "Y": 4.0,
            "angle": 0,
            "class_id": "model_toggle:",
            "name": "IO_DIP1",
            "parental_name": "/main",
            "ports": [
                {
                    "X": 1,
                    "Y": 3,
                    "bus_width": 8,
                    "color": 0,
                    "direction": 1,
                    "distance_from_outport": 0,
                    "linked_uuid": "",
                    "name": "IO_DIP1",
                    "screenX": 41.0,
                    "screenY": 7.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 1,
                        "valid": true
                    },
                    "verilog_name": "",
                    "wires": []
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b8d75-c81a99d0-5648-8dd0-8903-c4c475b494f8",
            "value": {
                "arrayval": 0,
                "boolval": false,
                "floatval": 0.0,
                "intval": 0,
                "is_clock": false,
                "is_error": false,
                "type": 1,
                "valid": true
            },
            "verilog_name": ""
        },
        {
            "X": 44.0,
            "Y": 4.0,
            "angle": 0,
            "class_id": "model_toggle:",
            "name": "IO_DIP2",
            "parental_name": "/main",
            "ports": [
                {
                    "X": 1,
                    "Y": 3,
                    "bus_width": 8,
                    "color": 0,
                    "direction": 1,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "IO_DIP2",
                    "screenX": 45.0,
                    "screenY": 7.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b8d75-8d69a892-edfd-53c4-a6e5-367b7cd40b8b",
            "value": {
                "arrayval": 0,
                "boolval": false,
                "floatval": 0.0,
                "intval": 0,
                "is_clock": false,
                "is_error": false,
                "type": 1,
                "valid": true
            },
            "verilog_name": ""
        },
        {
            "X": 48.0,
            "Y": 4.0,
            "angle": 0,
            "class_id": "model_toggle:",
            "name": "IO_DIP3",
            "parental_name": "/main",
            "ports": [
                {
                    "X": 1,
                    "Y": 3,
                    "bus_width": 8,
                    "color": 0,
                    "direction": 1,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "IO_DIP3",
                    "screenX": 49.0,
                    "screenY": 7.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b8d75-ea7268bf-cdd7-7209-8632-502d20013a4a",
            "value": {
                "arrayval": 0,
                "boolval": false,
                "floatval": 0.0,
                "intval": 0,
                "is_clock": false,
                "is_error": false,
                "type": 1,
                "valid": true
            },
            "verilog_name": ""
        },
        {
            "X": 39.0,
            "Y": 1.0,
            "angle": 0,
            "bottomlabel": false,
            "class_id": "model_label:",
            "color": 1,
            "name": "3x 8 DIP switches",
            "parental_name": "/main",
            "ports": [],
            "sizeX": 13,
            "sizeY": 8,
            "uuid": "684b8d75-82fd7768-fc96-19b1-5f1c-ea6188d1e4fe",
            "verilog_name": ""
        },
        {
            "X": 16.0,
            "Y": 4.0,
            "angle": 0,
            "class_id": "model_output:",
            "name": "LED",
            "parental_name": "/main",
            "ports": [
                {
                    "X": 1,
                    "Y": 3,
                    "bus_width": 8,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 1,
                    "linked_uuid": "",
                    "name": "LED",
                    "screenX": 17.0,
                    "screenY": 7.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 1,
                        "valid": true
                    },
                    "verilog_name": "",
                    "wires": []
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b8d80-02a858ca-3560-9a0b-395e-44100f28605c",
            "value": {
                "arrayval": 0,
                "boolval": false,
                "floatval": 0.0,
                "intval": 0,
                "is_clock": false,
                "is_error": false,
                "type": 1,
                "valid": false
            },
            "verilog_name": ""
        },
        {
            "X": 24.0,
            "Y": 4.0,
            "angle": 0,
            "class_id": "model_output:",
            "name": "IO_LED2",
            "parental_name": "/main",
            "ports": [
                {
                    "X": 1,
                    "Y": 3,
                    "bus_width": 8,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "IO_LED2",
                    "screenX": 25.0,
                    "screenY": 7.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b8d80-b4fc8b28-e6af-7b13-b940-aeb14e6e35d8",
            "value": {
                "arrayval": 0,
                "boolval": false,
                "floatval": 0.0,
                "intval": 0,
                "is_clock": false,
                "is_error": false,
                "type": 1,
                "valid": false
            },
            "verilog_name": ""
        },
        {
            "X": 20.0,
            "Y": 4.0,
            "angle": 0,
            "class_id": "model_output:",
            "name": "IO_LED1",
            "parental_name": "/main",
            "ports": [
                {
                    "X": 1,
                    "Y": 3,
                    "bus_width": 8,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "IO_LED1",
                    "screenX": 21.0,
                    "screenY": 7.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b8d80-9e0ba343-3047-2d6a-6776-ba01152b80c3",
            "value": {
                "arrayval": 0,
                "boolval": false,
                "floatval": 0.0,
                "intval": 0,
                "is_clock": false,
                "is_error": false,
                "type": 1,
                "valid": false
            },
            "verilog_name": ""
        },
        {
            "X": 28.0,
            "Y": 4.0,
            "angle": 0,
            "class_id": "model_output:",
            "name": "IO_LED3",
            "parental_name": "/main",
            "ports": [
                {
                    "X": 1,
                    "Y": 3,
                    "bus_width": 8,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "IO_LED3",
                    "screenX": 29.0,
                    "screenY": 7.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                }
            ],
            "sizeX": 3,
            "sizeY": 3,
            "uuid": "684b8d80-c315845c-ac9a-9f70-924d-babdf1c08764",
            "value": {
                "arrayval": 0,
                "boolval": false,
                "floatval": 0.0,
                "intval": 0,
                "is_clock": false,
                "is_error": false,
                "type": 1,
                "valid": false
            },
            "verilog_name": ""
        },
        {
            "X": 15.0,
            "Y": 1.0,
            "angle": 0,
            "bottomlabel": false,
            "class_id": "model_label:",
            "color": 0,
            "name": "On-board and on-IO board LEDs",
            "parental_name": "/main",
            "ports": [],
            "sizeX": 17,
            "sizeY": 8,
            "uuid": "684b8d80-6cced6cf-6fcd-7230-ff5c-106b446e1f67",
            "verilog_name": ""
        },
        {
            "X": 60.0,
            "Y": 26.0,
            "angle": 0,
            "class_id": "model_1to8:",
            "name": "1to8",
            "parental_name": "/main",
            "ports": [
                {
                    "X": -1,
                    "Y": 1,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit0",
                    "screenX": 59.0,
                    "screenY": 27.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": -1,
                    "Y": 2,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit1",
                    "screenX": 59.0,
                    "screenY": 28.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": -1,
                    "Y": 3,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit2",
                    "screenX": 59.0,
                    "screenY": 29.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": -1,
                    "Y": 4,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit3",
                    "screenX": 59.0,
                    "screenY": 30.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": -1,
                    "Y": 5,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit4",
                    "screenX": 59.0,
                    "screenY": 31.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": -1,
                    "Y": 6,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit5",
                    "screenX": 59.0,
                    "screenY": 32.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": -1,
                    "Y": 7,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit6",
                    "screenX": 59.0,
                    "screenY": 33.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": -1,
                    "Y": 8,
                    "bus_width": 1,
                    "color": 0,
                    "direction": 0,
                    "distance_from_outport": 2147483647,
                    "linked_uuid": "",
                    "name": "Bit7",
                    "screenX": 59.0,
                    "screenY": 34.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 0,
                        "valid": false
                    },
                    "verilog_name": "",
                    "wires": []
                },
                {
                    "X": 2,
                    "Y": 5,
                    "bus_width": 8,
                    "color": 0,
                    "direction": 1,
                    "distance_from_outport": 0,
                    "linked_uuid": "",
                    "name": "0-7",
                    "screenX": 62.0,
                    "screenY": 31.0,
                    "value": {
                        "arrayval": 0,
                        "boolval": false,
                        "floatval": 0.0,
                        "intval": 0,
                        "is_clock": false,
                        "is_error": false,
                        "type": 1,
                        "valid": true
                    },
                    "verilog_name": "",
                    "wires": [
                        {
                            "X1": 65,
                            "X2": 62,
                            "Y1": 31,
                            "Y2": 31,
                            "color": 0,
                            "distance_from_outport": 0,
                            "name": "Wire-684cabda-73cffad0-4f27-7747-",
                            "points": [
                                {
                                    "X": 65,
                                    "Y": 31
                                },
                                {
                                    "X": 62,
                                    "Y": 31
                                }
                            ],
                            "value": {
                                "arrayval": 0,
                                "boolval": false,
                                "floatval": 0.0,
                                "intval": 0,
                                "is_clock": false,
                                "is_error": false,
                                "type": 1,
                                "valid": true
                            },
                            "width": 8
                        }
                    ]
                }
            ],
            "sizeX": 2,
            "sizeY": 10,
            "uuid": "684cabd8-358c1440-4ebe-f9fc-36bd-39093ac9c700",
            "verilog_name": ""
        }
    ],
    "name": "main",
    "parental_name": "",
    "sizeX": 200.0,
    "sizeY": 200.0,
    "verilog_name": ""
}