INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoProyects/vivado_systemVerilog/3-SesionGuiada/3-SesionGuiada.srcs/sources_1/new/enable_cont.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enable_cont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VivadoProyects/vivado_systemVerilog/3-SesionGuiada/3-SesionGuiada.srcs/sim_1/test_countasinc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_countasinc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProyects/vivado_systemVerilog/3-SesionGuiada/3-SesionGuiada.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
