$date
	Sat Apr 19 11:50:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_using_half_adder_tb $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c1 $end
$var wire 1 $ c2 $end
$var wire 1 % cin $end
$var wire 1 & cout $end
$var wire 1 ' s1 $end
$var wire 1 ( sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1(
1%
#20
1'
0%
1"
#30
1&
0(
1$
1%
#40
0&
1(
0$
0%
0"
1!
#50
1&
0(
1$
1%
#60
0$
0'
1#
0%
1"
#70
1(
1%
#80
