// Seed: 2884831208
module module_0 ();
  reg id_1 = id_1, id_2 = 1;
  always id_2 = -1 - (-1);
endmodule
module module_1 #(
    parameter id_3 = 32'd16,
    parameter id_4 = 32'd54,
    parameter id_5 = 32'd87,
    parameter id_8 = 32'd40
) (
    id_1,
    id_2,
    _id_3[1 : id_4],
    _id_4,
    _id_5
);
  inout wire _id_5;
  inout wire _id_4;
  inout logic [7:0] _id_3;
  input logic [7:0] id_2;
  output wire id_1;
  assign id_5 = id_2[-1'b0 : id_3][id_3.find];
  logic id_6;
  ;
  parameter id_7 = 1;
  wire [1 : -1  &  1] _id_8;
  wire [id_8 : id_5] id_9, id_10;
  assign id_6 = {id_8} == 1;
  module_0 modCall_1 ();
  genvar id_11;
endmodule
