kernel_smith_waterman.cpp:18: warning: "bsg_tiles_X" redefined
   18 | #define bsg_tiles_X BSG_TILE_GROUP_X_DIM
      | 
<command-line>: note: this is the location of the previous definition
kernel_smith_waterman.cpp:19: warning: "bsg_tiles_Y" redefined
   19 | #define bsg_tiles_Y BSG_TILE_GROUP_Y_DIM
      | 
<command-line>: note: this is the location of the previous definition
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
riscv_register_priority: TARGET_RVC == 0
