diff -Naur A/arch/arm/dts/fsl-imx8qm-iwg27m.dts B/arch/arm/dts/fsl-imx8qm-iwg27m.dts
--- A/arch/arm/dts/fsl-imx8qm-iwg27m.dts	2020-11-02 09:57:58.137286015 +0530
+++ B/arch/arm/dts/fsl-imx8qm-iwg27m.dts	2020-11-02 09:59:12.066243389 +0530
@@ -68,6 +68,20 @@
 	};
 };
 
+/* CMA: If Optee is enabled, change the CMA memory alloc-range for 4GB LPDDR4 supported board */ 
+#ifdef CONFIG_SDRAM_SIZE_4GB
+&{/reserved-memory} {
+	/* global autoconfigured region for contiguous allocations */
+	linux,cma {
+		compatible = "shared-dma-pool";
+		reusable;
+		size = <0 0x3c000000>;
+		alloc-ranges = <0 0xa8000000 0 0x58000000>;
+		linux,cma-default;
+	};
+};
+#endif
+
 &iomuxc {
 
 	imx8qm-iwg27m {
diff -Naur A/board/freescale/imx8qm_iwg27m/imx8qm_iwg27m.c B/board/freescale/imx8qm_iwg27m/imx8qm_iwg27m.c
--- A/board/freescale/imx8qm_iwg27m/imx8qm_iwg27m.c	2020-11-02 09:57:58.145286119 +0530
+++ B/board/freescale/imx8qm_iwg27m/imx8qm_iwg27m.c	2020-11-02 09:58:42.133855965 +0530
@@ -515,6 +515,9 @@
 
 void iwg27m_fdt_update(void *fdt)
 {
+	uint32_t reg[4];
+	int ret=0;
+
 	/* IWG27M: Select LCD/HDMI based on boot argument */
 	if (!strcmp("hdmi", env_get("disp"))) {
 		fdt_setprop_string(fdt, fdt_path_offset(fdt, "/bus@56220000/dphy@56228300"), "status", "disabled");
@@ -539,6 +542,18 @@
 		/* IWG27M: Enable EDID functionality only for R4.x Board */	
 		fdt_delprop(fdt, fdt_path_offset(fdt, "/bus@56260000/hdmi@56268000"), "fsl,no_edid");
 	}
+
+	/* CMA: If Optee is enabled, change the CMA memory alloc-range for 4GB LPDDR4 supported board */
+#ifdef CONFIG_SDRAM_SIZE_4GB
+	reg[0] = cpu_to_fdt32(0x0);
+	reg[1] = cpu_to_fdt32(0xa8000000);
+	reg[2] = cpu_to_fdt32(0);
+	reg[3] = cpu_to_fdt32(0x58000000);
+	ret= fdt_setprop(fdt,fdt_path_offset(fdt, "/reserved-memory/linux,cma"), "alloc-ranges", reg, sizeof(reg));
+	if(ret<0){
+		printf("Kernel FTD CMA memory range update is failed\n");
+	}
+#endif
 }
 
 int board_init(void)
