<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>Xilinx IP核 以及 PLL | Smartog</title><meta name="keywords" content="Smartog 分布式存储 个人博客"><meta name="author" content="Smartog,2369398685@qq.com"><meta name="copyright" content="Smartog"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="ffffff"><meta name="description" content="IP核IP核是什么IP（Intellectual Property）即知识产权。在半导体产业将IP核定义为“用于ASIC或FPGA中的预先设计好的电路功能模块”。简而言之，IP可以理解为电路功能模块。在数字电路中，将常用的且比较复杂的功能模块设计成参数可修改的模块，让其他用户可以直接调用这些模块。 为什么要使用IP核IC的复杂度每年55%提高，设计能力每年提高20%左右。随着FPGA的规模越来大，">
<meta property="og:type" content="article">
<meta property="og:title" content="Xilinx IP核 以及 PLL">
<meta property="og:url" content="http://example.com/2023/04/05/ip%E6%A0%B8/index.html">
<meta property="og:site_name" content="Smartog">
<meta property="og:description" content="IP核IP核是什么IP（Intellectual Property）即知识产权。在半导体产业将IP核定义为“用于ASIC或FPGA中的预先设计好的电路功能模块”。简而言之，IP可以理解为电路功能模块。在数字电路中，将常用的且比较复杂的功能模块设计成参数可修改的模块，让其他用户可以直接调用这些模块。 为什么要使用IP核IC的复杂度每年55%提高，设计能力每年提高20%左右。随着FPGA的规模越来大，">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://raw.githubusercontent.com/Smartog/picturebed/master/img-a6fc1290619a7baea605c9c79412d4a2.jpg">
<meta property="article:published_time" content="2023-04-05T04:12:17.000Z">
<meta property="article:modified_time" content="2023-04-05T04:14:08.137Z">
<meta property="article:author" content="Smartog">
<meta property="article:tag" content="Smartog 分布式存储 个人博客">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://raw.githubusercontent.com/Smartog/picturebed/master/img-a6fc1290619a7baea605c9c79412d4a2.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/04/05/ip%E6%A0%B8/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="/pluginsSrc/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="/pluginsSrc/@fancyapps/ui/dist/fancybox.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"简"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'mediumZoom',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: '/pluginsSrc/flickr-justified-gallery/dist/fjGallery.min.js',
      css: '/pluginsSrc/flickr-justified-gallery/dist/fjGallery.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: true
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Xilinx IP核 以及 PLL',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-04-05 12:14:08'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.2.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/touxiang.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">77</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">28</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="not-top-img" id="page-header"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Smartog</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav></header><main class="layout" id="content-inner"><div id="post"><div id="post-info"><h1 class="post-title">Xilinx IP核 以及 PLL</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-04-05T04:12:17.000Z" title="发表于 2023-04-05 12:12:17">2023-04-05</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-04-05T04:14:08.137Z" title="更新于 2023-04-05 12:14:08">2023-04-05</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Xilinx IP核 以及 PLL"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div><article class="post-content" id="article-container"><h2 id="IP核"><a href="#IP核" class="headerlink" title="IP核"></a>IP核</h2><h3 id="IP核是什么"><a href="#IP核是什么" class="headerlink" title="IP核是什么"></a>IP核是什么</h3><p>IP（Intellectual Property）即知识产权。在半导体产业将IP核定义为“用于ASIC或FPGA中的预先设计好的电路功能模块”。简而言之，IP可以理解为电路功能模块。在数字电路中，将常用的且比较复杂的功能模块设计成参数可修改的模块，让其他用户可以直接调用这些模块。</p>
<h3 id="为什么要使用IP核"><a href="#为什么要使用IP核" class="headerlink" title="为什么要使用IP核"></a>为什么要使用IP核</h3><p>IC的复杂度每年55%提高，设计能力每年提高20%左右。随着FPGA的规模越来大，它的设计也是越来越复杂，使用IP核可以提高开发效率，减少设计和调试时间，降低开发成本。</p>
<h3 id="IP核的存在形式"><a href="#IP核的存在形式" class="headerlink" title="IP核的存在形式"></a>IP核的存在形式</h3><p>分类依据：产品交付方式</p>
<ul>
<li>HDL语言形式——软核（软IP）<ul>
<li>硬件描述语言，<strong>可进行参数调整、复用性强</strong>、布局、布线灵活、设计周期短、设计投入少。</li>
</ul>
</li>
<li>网表形式——固核（PCIE接口内核，对时序要求比较严格的）<ul>
<li>完成了综合的功能块；可预布线特定信号或分配特定的布线资源。预定义布局可能影响其他电路的布局。</li>
</ul>
</li>
<li>版图形式——硬核<ul>
<li>硬核是完成提供设计的最终阶段产品——掩膜（Mask）；缺乏灵活性、可移植性差；更易于实现IP核保护。</li>
</ul>
</li>
</ul>
<h3 id="IP核的缺点"><a href="#IP核的缺点" class="headerlink" title="IP核的缺点"></a>IP核的缺点</h3><ul>
<li>IP核往往不能跨平台使用</li>
<li>IP核不透明，看不到内部核心代码</li>
<li>定制IP需要额外收费</li>
</ul>
<h3 id="Xilinx-IP核的分类"><a href="#Xilinx-IP核的分类" class="headerlink" title="Xilinx IP核的分类"></a>Xilinx IP核的分类</h3><p><img src="https://raw.githubusercontent.com/Smartog/picturebed/master/fpga/image-20230331152144512.png" alt="image-20230331152144512" style="zoom:67%;" /></p>
<h3 id="Xilinx-IP核的调用"><a href="#Xilinx-IP核的调用" class="headerlink" title="Xilinx IP核的调用"></a>Xilinx IP核的调用</h3><p><strong>PLL IP核</strong></p>
<ul>
<li><p>PLL(Phase Locked Loop，即锁相环)是最常用的IP核之一，其性能强大，可以对输入到FPGA的时钟信号进行任意分频、倍频、相位调整、占空比调整，从而输出一个期望时钟。</p>
</li>
<li><p>模拟锁相环：稳定度高、相位、延时连续可调。温度过高、电磁辐射过强会失锁。还有数字锁相环。</p>
</li>
<li><p>PLL基本工作原理：</p>
<ul>
<li><p><strong>基本工作流程：</strong>基本工作流程：①参考时钟ref_clk通过鉴频鉴相器（FDPD）和需要比较的时钟频率比较，如果参考时钟频率等于需要比较的时钟频率则FDPD输出为0，如果参考时钟频率大于需要比较的时钟频率则FDPD输出一个变大的成正比的值，如果参考时钟小于需要比较的时钟频率则FDPD输出一个变小的正比的值；②FDPD的输出连接到环路滤波器上，用于控制噪声的带宽，滤掉高频噪声，使之稳定在一个值，起到将带有噪声的波形变平滑的作用。FDPD输出的值越大，LF输出的电压越大；③经过环路滤波器的输出连接到压控振荡器（VCO）上，环路滤波器输出的电压可以控制 VCO 输出频率的大小，环路滤波器输出的电压越大 VCO 输出的频率越高，然后将这个频率信号连接到鉴频鉴相器作为需要比较的频率。如果 ref_clk 参考时钟输入的频率和需要比较的时钟频率不相等，该系统最终实现的就是让它们逐渐相等并稳定下来。如果 ref_clk 参考时钟的频率是 50MHz，经过整个闭环反馈系统后，锁相环对外输出的时钟频率 pll_out 也是 50MHz。</p>
<p><img src="https://raw.githubusercontent.com/Smartog/picturebed/master/fpga/image-20230331160408026.png" alt="image-20230331160408026" style="zoom:50%;" /></p>
</li>
<li><p><strong>倍频工作思路：</strong></p>
<p>倍频是在 VCO 后直接加一级分频器，我们知道 ref_clk 参考时钟输入的频率和需要比较的时钟频率经过闭环反馈系统后最终会保持频率相等，而在需要比较的时钟之前加入分频器，就会使进入分频器之前的信号频率为需要比较的时钟频率的倍数，VCO 后输出的 pll_out 信号频率就是 ref_clk 参考时钟倍频后的结果。</p>
<p><img src="https://raw.githubusercontent.com/Smartog/picturebed/master/fpga/image-20230331160427588.png" alt="image-20230331160427588" style="zoom:50%;" /></p>
</li>
<li><p><strong>分频工作思路：</strong></p>
<p>分频是在 ref_clk 参考时钟后加一级分频器，这样需要比较的时钟频率就始终和 ref_clk 参考时钟分频后的频率相等，在 VCO 后输出的 pll_out 信号就是 ref_clk 参考时钟分频后的结果。</p>
<p><img src="https://raw.githubusercontent.com/Smartog/picturebed/master/fpga/image-20230331160444437.png" alt="image-20230331160444437" style="zoom:50%;" /></p>
</li>
</ul>
</li>
</ul>
<p><strong>IP核配置</strong></p>
<p>设置时钟输入参数</p>
<p><img src="https://raw.githubusercontent.com/Smartog/picturebed/master/fpga/image-20230331223916016.png" alt="image-20230331223916016" style="zoom: 50%;" /></p>
<p>输出时钟数量，以及对应的频率、相位和占空比</p>
<p><img src="https://raw.githubusercontent.com/Smartog/picturebed/master/fpga/image-20230331223953988.png" alt="image-20230331223953988" style="zoom:50%;" /></p>
<p><strong>IP核调用：</strong></p>
<p>veo文件内有IP核例化模板</p>
<p><img src="https://raw.githubusercontent.com/Smartog/picturebed/master/fpga/image-20230401130522035.png" alt="image-20230401130522035" style="zoom:50%;" /></p>
<p>设计文件pll.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> pll(</span><br><span class="line">    <span class="keyword">input</span>   <span class="keyword">wire</span>    pll_clk ,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">wire</span>    clk_100m,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">wire</span>    clk_25m,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">wire</span>    clk_s_90,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">wire</span>    clk_d_20,</span><br><span class="line">    <span class="keyword">output</span>  <span class="keyword">wire</span>    locked</span><br><span class="line">);</span><br><span class="line"><span class="comment">//在设计文件中调用ip核 复制ip核的例化模板</span></span><br><span class="line">pll_ip pll_ip_inst</span><br><span class="line">(</span><br><span class="line">    <span class="comment">// Clock out ports  </span></span><br><span class="line">    <span class="variable">.clk_100m</span>   (clk_100m),</span><br><span class="line">    <span class="variable">.clk_25m</span>    (clk_25m),</span><br><span class="line">    <span class="variable">.clk_s_90</span>   (clk_s_90),</span><br><span class="line">    <span class="variable">.clk_d_20</span>   (clk_d_20),</span><br><span class="line">    <span class="comment">// Status and control signals               </span></span><br><span class="line">    <span class="variable">.locked</span>     (locked),</span><br><span class="line">    <span class="comment">// Clock in ports</span></span><br><span class="line">    <span class="variable">.pll_clk</span>    (pll_clk)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>仿真代码tb_pll.v</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ns</span></span><br><span class="line"><span class="keyword">module</span> tb_pll();</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> sys_clk;</span><br><span class="line"><span class="keyword">wire</span>    clk_100   ;</span><br><span class="line"><span class="keyword">wire</span>    clk_25m   ;</span><br><span class="line"><span class="keyword">wire</span>    clk_s_9   ;</span><br><span class="line"><span class="keyword">wire</span>    clk_d_2   ;</span><br><span class="line"><span class="keyword">wire</span>    locked    ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> sys_clk=<span class="number">1</span>;</span><br><span class="line"><span class="keyword">always</span>  #<span class="number">10</span> sys_clk=~sys_clk;</span><br><span class="line">   </span><br><span class="line"><span class="comment">//实例化.v设计文件</span></span><br><span class="line">pll pll_inst(</span><br><span class="line">    <span class="variable">.pll_clk</span> (pll_clk ),</span><br><span class="line">    <span class="variable">.clk_100m</span>(clk_100m),</span><br><span class="line">    <span class="variable">.clk_25m</span> (clk_25m ),</span><br><span class="line">    <span class="variable">.clk_s_90</span>(clk_s_90),</span><br><span class="line">    <span class="variable">.clk_d_20</span>(clk_d_20),</span><br><span class="line">    <span class="variable">.locked</span>  (locked  )</span><br><span class="line">);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>可以看到设计文件中实例化了pll_ip，仿真文件中也生成了调用关系</p>
<p><img src="https://raw.githubusercontent.com/Smartog/picturebed/master/fpga/image-20230401132331404.png" alt="image-20230401132331404" style="zoom:50%;" /></p>
<p>仿真结果：</p>
<p><img src="https://raw.githubusercontent.com/Smartog/picturebed/master/fpga/image-20230401132828391.png" alt="image-20230401132828391"></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://example.com">Smartog</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2023/04/05/ip%E6%A0%B8/">http://example.com/2023/04/05/ip%E6%A0%B8/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">Smartog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"></div><div class="post_share"><div class="social-share" data-image="https://raw.githubusercontent.com/Smartog/picturebed/master/img-a6fc1290619a7baea605c9c79412d4a2.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="/pluginsSrc/butterfly-extsrc/ShareJS/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="/pluginsSrc/butterfly-extsrc/ShareJS/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="https://img-blog.csdnimg.cn/9732abb7d2ec4ba09cba5cf29507e04f.jpeg" target="_blank"><img class="post-qr-code-img" src="https://img-blog.csdnimg.cn/9732abb7d2ec4ba09cba5cf29507e04f.jpeg" alt="微信"/></a><div class="post-qr-code-desc">微信</div></li><li class="reward-item"><a href="https://img-blog.csdnimg.cn/899038c3a02c4a14925da419444eb3a4.jpeg" target="_blank"><img class="post-qr-code-img" src="https://img-blog.csdnimg.cn/899038c3a02c4a14925da419444eb3a4.jpeg" alt="支付宝"/></a><div class="post-qr-code-desc">支付宝</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/07/06/linux-commond/"><img class="prev-cover" src="https://raw.githubusercontent.com/Smartog/picturebed/master/img-a6fc1290619a7baea605c9c79412d4a2.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">linux新机配置ssh gcc git nvidia驱动 换源 docker cuda opencv</div></div></a></div><div class="next-post pull-right"><a href="/2023/03/24/%E7%8A%B6%E6%80%81%E6%9C%BA/"><img class="next-cover" src="https://raw.githubusercontent.com/Smartog/picturebed/master/img-3b64b597fee35c020340ae93261acc41.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">状态机</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#IP%E6%A0%B8"><span class="toc-number">1.</span> <span class="toc-text">IP核</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#IP%E6%A0%B8%E6%98%AF%E4%BB%80%E4%B9%88"><span class="toc-number">1.1.</span> <span class="toc-text">IP核是什么</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E4%BD%BF%E7%94%A8IP%E6%A0%B8"><span class="toc-number">1.2.</span> <span class="toc-text">为什么要使用IP核</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#IP%E6%A0%B8%E7%9A%84%E5%AD%98%E5%9C%A8%E5%BD%A2%E5%BC%8F"><span class="toc-number">1.3.</span> <span class="toc-text">IP核的存在形式</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#IP%E6%A0%B8%E7%9A%84%E7%BC%BA%E7%82%B9"><span class="toc-number">1.4.</span> <span class="toc-text">IP核的缺点</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Xilinx-IP%E6%A0%B8%E7%9A%84%E5%88%86%E7%B1%BB"><span class="toc-number">1.5.</span> <span class="toc-text">Xilinx IP核的分类</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Xilinx-IP%E6%A0%B8%E7%9A%84%E8%B0%83%E7%94%A8"><span class="toc-number">1.6.</span> <span class="toc-text">Xilinx IP核的调用</span></a></li></ol></li></ol></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2023 By Smartog</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">Hi, welcome to my <a target="_blank" rel="noopener" href="https://butterfly.js.org/">blog</a>!</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="/pluginsSrc/medium-zoom/dist/medium-zoom.min.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.2
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        insertScript: [200, () => {
          document.querySelectorAll('mjx-container:not\([display]\)').forEach(node => {
            const target = node.parentNode
            if (target.nodeName.toLowerCase() === 'li') {
              target.parentNode.classList.add('has-jax')
            } else {
              target.classList.add('has-jax')
            }
          });
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = '/pluginsSrc/mathjax/es5/tex-mml-chtml.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script></div><canvas class="fireworks" mobile="false"></canvas><script src="/pluginsSrc/butterfly-extsrc/dist/fireworks.min.js"></script><script defer="defer" id="ribbon" src="/pluginsSrc/butterfly-extsrc/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>