DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "work"
unitName "busdef"
)
]
instances [
(Instance
name "U_0"
duLibraryName "axi_dma_bridge"
duName "top_axi_dma_bridge"
elements [
(GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "C_M00_AXI_ARUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "C_M00_AXI_AWUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
)
(GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "C_M00_AXI_BUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "C_M00_AXI_DATA_WIDTH"
)
(GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "C_M00_AXI_ID_WIDTH"
)
(GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "C_M00_AXI_RUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_TARGET_SLAVE_BASE_ADDR"
type "std_logic_vector"
value "x\"40000000\""
pr "-- Parameters of Axi Master Bus Interface M00_AXI"
apr 0
)
(GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "C_M00_AXI_WUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
)
(GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
(GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
)
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_SLOT_NUM"
type "integer"
value "30"
)
(GiElement
name "C_SYNC_WIDTH"
type "integer"
value "8"
)
(GiElement
name "C_CORE_CLK_FREQ"
type "integer"
value "100000000"
)
(GiElement
name "C_USE_TARGET_ADDR_FIFO"
type "boolean"
value "true"
)
]
mwi 0
uid 14901,0
)
]
embeddedInstances [
(EmbeddedInstance
name "constant_values2"
number "9"
)
]
libraryRefs [
"ieee"
"work"
]
)
version "31.1"
appVersion "2016.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_signal_connector_v1_0\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_signal_connector_v1_0\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_signal_connector_v1_0"
)
(vvPair
variable "d_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_signal_connector_v1_0"
)
(vvPair
variable "date"
value "23.11.2018"
)
(vvPair
variable "day"
value "Fr."
)
(vvPair
variable "day_long"
value "Freitag"
)
(vvPair
variable "dd"
value "23"
)
(vvPair
variable "entity_name"
value "top_signal_connector_v1_0"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "net"
)
(vvPair
variable "graphical_source_date"
value "23.11.2018"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "KPERSM7467"
)
(vvPair
variable "graphical_source_time"
value "12:30:32"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "KPERSM7467"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "axi_dma_bridge"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/axi_dma_bridge/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "E:/vivado/ip_repo/jpec_an4_1.0/work"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_XilinxVivado"
value "$HDS_PROJECT_DIR/axi_dma_bridge/vivado"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "top_signal_connector_v1_0"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_signal_connector_v1_0\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\top_signal_connector_v1_0\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ip_repo"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\MentorGraphics\\modeltech64_10.2c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:30:32"
)
(vvPair
variable "unit"
value "top_signal_connector_v1_0"
)
(vvPair
variable "user"
value "net"
)
(vvPair
variable "version"
value "2016.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2018"
)
(vvPair
variable "yy"
value "18"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1556,0
optionalChildren [
*1 (PortIoOut
uid 1613,0
shape (CompositeShape
uid 1614,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1615,0
sl 0
ro 90
xt "37750,170625,39250,171375"
)
(Line
uid 1616,0
sl 0
ro 90
xt "39250,171000,39750,171000"
pts [
"39750,171000"
"39250,171000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1617,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1618,0
va (VaSet
font "arial,8,0"
)
xt "29900,170500,37000,171500"
st "M00_AXI_ARQOS"
ju 2
blo "37000,171300"
tm "WireNameMgr"
)
)
)
*2 (PortIoOut
uid 1619,0
shape (CompositeShape
uid 1620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1621,0
sl 0
ro 90
xt "39000,136625,40500,137375"
)
(Line
uid 1622,0
sl 0
ro 90
xt "40500,137000,41000,137000"
pts [
"41000,137000"
"40500,137000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1623,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1624,0
va (VaSet
font "arial,8,0"
)
xt "30700,136500,38000,137500"
st "M00_AXI_AWSIZE"
ju 2
blo "38000,137300"
tm "WireNameMgr"
)
)
)
*3 (PortIoIn
uid 1625,0
shape (CompositeShape
uid 1626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1627,0
sl 0
ro 270
xt "38750,155625,40250,156375"
)
(Line
uid 1628,0
sl 0
ro 270
xt "40250,156000,40750,156000"
pts [
"40250,156000"
"40750,156000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1629,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1630,0
va (VaSet
font "arial,8,0"
)
xt "32400,155500,38000,156500"
st "M00_AXI_BID"
ju 2
blo "38000,156300"
tm "WireNameMgr"
)
)
)
*4 (PortIoIn
uid 1631,0
shape (CompositeShape
uid 1632,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1633,0
sl 0
ro 270
xt "38750,152625,40250,153375"
)
(Line
uid 1634,0
sl 0
ro 270
xt "40250,153000,40750,153000"
pts [
"40250,153000"
"40750,153000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1635,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1636,0
va (VaSet
font "arial,8,0"
)
xt "30200,152500,38000,153500"
st "M00_AXI_WREADY"
ju 2
blo "38000,153300"
tm "WireNameMgr"
)
)
)
*5 (PortIoOut
uid 1637,0
shape (CompositeShape
uid 1638,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1639,0
sl 0
ro 90
xt "38750,151625,40250,152375"
)
(Line
uid 1640,0
sl 0
ro 90
xt "40250,152000,40750,152000"
pts [
"40750,152000"
"40250,152000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1641,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1642,0
va (VaSet
font "arial,8,0"
)
xt "30700,151500,38000,152500"
st "M00_AXI_WVALID"
ju 2
blo "38000,152300"
tm "WireNameMgr"
)
)
)
*6 (PortIoOut
uid 1643,0
shape (CompositeShape
uid 1644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1645,0
sl 0
ro 90
xt "38750,169625,40250,170375"
)
(Line
uid 1646,0
sl 0
ro 90
xt "40250,170000,40750,170000"
pts [
"40750,170000"
"40250,170000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1647,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1648,0
va (VaSet
font "arial,8,0"
)
xt "30400,169500,38000,170500"
st "M00_AXI_ARPROT"
ju 2
blo "38000,170300"
tm "WireNameMgr"
)
)
)
*7 (PortIoOut
uid 1649,0
shape (CompositeShape
uid 1650,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1651,0
sl 0
ro 90
xt "38750,150625,40250,151375"
)
(Line
uid 1652,0
sl 0
ro 90
xt "40250,151000,40750,151000"
pts [
"40750,151000"
"40250,151000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1653,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1654,0
va (VaSet
font "arial,8,0"
)
xt "30700,150500,38000,151500"
st "M00_AXI_WUSER"
ju 2
blo "38000,151300"
tm "WireNameMgr"
)
)
)
*8 (PortIoOut
uid 1655,0
shape (CompositeShape
uid 1656,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1657,0
sl 0
ro 90
xt "38750,149625,40250,150375"
)
(Line
uid 1658,0
sl 0
ro 90
xt "40250,150000,40750,150000"
pts [
"40750,150000"
"40250,150000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1659,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1660,0
va (VaSet
font "arial,8,0"
)
xt "31000,149500,38000,150500"
st "M00_AXI_WLAST"
ju 2
blo "38000,150300"
tm "WireNameMgr"
)
)
)
*9 (PortIoOut
uid 1661,0
shape (CompositeShape
uid 1662,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1663,0
sl 0
ro 90
xt "38750,148625,40250,149375"
)
(Line
uid 1664,0
sl 0
ro 90
xt "40250,149000,40750,149000"
pts [
"40750,149000"
"40250,149000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1665,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1666,0
va (VaSet
font "arial,8,0"
)
xt "30800,148500,38000,149500"
st "M00_AXI_WSTRB"
ju 2
blo "38000,149300"
tm "WireNameMgr"
)
)
)
*10 (PortIoOut
uid 1667,0
shape (CompositeShape
uid 1668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1669,0
sl 0
ro 90
xt "38750,147625,40250,148375"
)
(Line
uid 1670,0
sl 0
ro 90
xt "40250,148000,40750,148000"
pts [
"40750,148000"
"40250,148000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1671,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1672,0
va (VaSet
font "arial,8,0"
)
xt "30800,147500,38000,148500"
st "M00_AXI_WDATA"
ju 2
blo "38000,148300"
tm "WireNameMgr"
)
)
)
*11 (PortIoIn
uid 1673,0
shape (CompositeShape
uid 1674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1675,0
sl 0
ro 270
xt "38750,145625,40250,146375"
)
(Line
uid 1676,0
sl 0
ro 270
xt "40250,146000,40750,146000"
pts [
"40250,146000"
"40750,146000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1677,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1678,0
va (VaSet
font "arial,8,0"
)
xt "29700,145500,38000,146500"
st "M00_AXI_AWREADY"
ju 2
blo "38000,146300"
tm "WireNameMgr"
)
)
)
*12 (PortIoOut
uid 1679,0
shape (CompositeShape
uid 1680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1681,0
sl 0
ro 90
xt "38750,144625,40250,145375"
)
(Line
uid 1682,0
sl 0
ro 90
xt "40250,145000,40750,145000"
pts [
"40750,145000"
"40250,145000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1684,0
va (VaSet
font "arial,8,0"
)
xt "30200,144500,38000,145500"
st "M00_AXI_AWVALID"
ju 2
blo "38000,145300"
tm "WireNameMgr"
)
)
)
*13 (PortIoOut
uid 1685,0
shape (CompositeShape
uid 1686,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1687,0
sl 0
ro 90
xt "38750,143625,40250,144375"
)
(Line
uid 1688,0
sl 0
ro 90
xt "40250,144000,40750,144000"
pts [
"40750,144000"
"40250,144000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1689,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1690,0
va (VaSet
font "arial,8,0"
)
xt "30200,143500,38000,144500"
st "M00_AXI_AWUSER"
ju 2
blo "38000,144300"
tm "WireNameMgr"
)
)
)
*14 (PortIoOut
uid 1691,0
shape (CompositeShape
uid 1692,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1693,0
sl 0
ro 90
xt "38750,141625,40250,142375"
)
(Line
uid 1694,0
sl 0
ro 90
xt "40250,142000,40750,142000"
pts [
"40750,142000"
"40250,142000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1695,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1696,0
va (VaSet
font "arial,8,0"
)
xt "30700,141500,38000,142500"
st "M00_AXI_AWQOS"
ju 2
blo "38000,142300"
tm "WireNameMgr"
)
)
)
*15 (PortIoOut
uid 1697,0
shape (CompositeShape
uid 1698,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1699,0
sl 0
ro 90
xt "38750,140625,40250,141375"
)
(Line
uid 1700,0
sl 0
ro 90
xt "40250,141000,40750,141000"
pts [
"40750,141000"
"40250,141000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1701,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1702,0
va (VaSet
font "arial,8,0"
)
xt "30200,140500,38000,141500"
st "M00_AXI_AWPROT"
ju 2
blo "38000,141300"
tm "WireNameMgr"
)
)
)
*16 (PortIoOut
uid 1703,0
shape (CompositeShape
uid 1704,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1705,0
sl 0
ro 90
xt "38750,139625,40250,140375"
)
(Line
uid 1706,0
sl 0
ro 90
xt "40250,140000,40750,140000"
pts [
"40750,140000"
"40250,140000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1707,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1708,0
va (VaSet
font "arial,8,0"
)
xt "29600,139500,38000,140500"
st "M00_AXI_AWCACHE"
ju 2
blo "38000,140300"
tm "WireNameMgr"
)
)
)
*17 (PortIoOut
uid 1709,0
shape (CompositeShape
uid 1710,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1711,0
sl 0
ro 90
xt "38750,138625,40250,139375"
)
(Line
uid 1712,0
sl 0
ro 90
xt "40250,139000,40750,139000"
pts [
"40750,139000"
"40250,139000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1713,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1714,0
va (VaSet
font "arial,8,0"
)
xt "30300,138500,38000,139500"
st "M00_AXI_AWLOCK"
ju 2
blo "38000,139300"
tm "WireNameMgr"
)
)
)
*18 (PortIoOut
uid 1715,0
shape (CompositeShape
uid 1716,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1717,0
sl 0
ro 90
xt "38750,137625,40250,138375"
)
(Line
uid 1718,0
sl 0
ro 90
xt "40250,138000,40750,138000"
pts [
"40750,138000"
"40250,138000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1719,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1720,0
va (VaSet
font "arial,8,0"
)
xt "29700,137500,38000,138500"
st "M00_AXI_AWBURST"
ju 2
blo "38000,138300"
tm "WireNameMgr"
)
)
)
*19 (PortIoOut
uid 1721,0
shape (CompositeShape
uid 1722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1723,0
sl 0
ro 90
xt "38750,135625,40250,136375"
)
(Line
uid 1724,0
sl 0
ro 90
xt "40250,136000,40750,136000"
pts [
"40750,136000"
"40250,136000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1725,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1726,0
va (VaSet
font "arial,8,0"
)
xt "30900,135500,38000,136500"
st "M00_AXI_AWLEN"
ju 2
blo "38000,136300"
tm "WireNameMgr"
)
)
)
*20 (PortIoOut
uid 1727,0
shape (CompositeShape
uid 1728,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1729,0
sl 0
ro 90
xt "38750,134625,40250,135375"
)
(Line
uid 1730,0
sl 0
ro 90
xt "40250,135000,40750,135000"
pts [
"40750,135000"
"40250,135000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1731,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1732,0
va (VaSet
font "arial,8,0"
)
xt "30100,134500,38000,135500"
st "M00_AXI_AWADDR"
ju 2
blo "38000,135300"
tm "WireNameMgr"
)
)
)
*21 (PortIoOut
uid 1733,0
shape (CompositeShape
uid 1734,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1735,0
sl 0
ro 90
xt "38750,168625,40250,169375"
)
(Line
uid 1736,0
sl 0
ro 90
xt "40250,169000,40750,169000"
pts [
"40750,169000"
"40250,169000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1737,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1738,0
va (VaSet
font "arial,8,0"
)
xt "29800,168500,38000,169500"
st "M00_AXI_ARCACHE"
ju 2
blo "38000,169300"
tm "WireNameMgr"
)
)
)
*22 (PortIoOut
uid 1739,0
shape (CompositeShape
uid 1740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1741,0
sl 0
ro 90
xt "38750,167625,40250,168375"
)
(Line
uid 1742,0
sl 0
ro 90
xt "40250,168000,40750,168000"
pts [
"40750,168000"
"40250,168000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1743,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1744,0
va (VaSet
font "arial,8,0"
)
xt "30500,167500,38000,168500"
st "M00_AXI_ARLOCK"
ju 2
blo "38000,168300"
tm "WireNameMgr"
)
)
)
*23 (PortIoOut
uid 1745,0
shape (CompositeShape
uid 1746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1747,0
sl 0
ro 90
xt "38750,166625,40250,167375"
)
(Line
uid 1748,0
sl 0
ro 90
xt "40250,167000,40750,167000"
pts [
"40750,167000"
"40250,167000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1750,0
va (VaSet
font "arial,8,0"
)
xt "29900,166500,38000,167500"
st "M00_AXI_ARBURST"
ju 2
blo "38000,167300"
tm "WireNameMgr"
)
)
)
*24 (PortIoOut
uid 1751,0
shape (CompositeShape
uid 1752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1753,0
sl 0
ro 90
xt "38750,183625,40250,184375"
)
(Line
uid 1754,0
sl 0
ro 90
xt "40250,184000,40750,184000"
pts [
"40750,184000"
"40250,184000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1755,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1756,0
va (VaSet
font "arial,8,0"
)
xt "30400,183500,38000,184500"
st "M00_AXI_RREADY"
ju 2
blo "38000,184300"
tm "WireNameMgr"
)
)
)
*25 (PortIoOut
uid 1757,0
shape (CompositeShape
uid 1758,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1759,0
sl 0
ro 90
xt "38750,165625,40250,166375"
)
(Line
uid 1760,0
sl 0
ro 90
xt "40250,166000,40750,166000"
pts [
"40750,166000"
"40250,166000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1761,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1762,0
va (VaSet
font "arial,8,0"
)
xt "30900,165500,38000,166500"
st "M00_AXI_ARSIZE"
ju 2
blo "38000,166300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 1763,0
shape (CompositeShape
uid 1764,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1765,0
sl 0
ro 270
xt "38750,182625,40250,183375"
)
(Line
uid 1766,0
sl 0
ro 270
xt "40250,183000,40750,183000"
pts [
"40250,183000"
"40750,183000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1767,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1768,0
va (VaSet
font "arial,8,0"
)
xt "30900,182500,38000,183500"
st "M00_AXI_RVALID"
ju 2
blo "38000,183300"
tm "WireNameMgr"
)
)
)
*27 (PortIoOut
uid 1769,0
shape (CompositeShape
uid 1770,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1771,0
sl 0
ro 90
xt "38750,164625,40250,165375"
)
(Line
uid 1772,0
sl 0
ro 90
xt "40250,165000,40750,165000"
pts [
"40750,165000"
"40250,165000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1773,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1774,0
va (VaSet
font "arial,8,0"
)
xt "31100,164500,38000,165500"
st "M00_AXI_ARLEN"
ju 2
blo "38000,165300"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 1775,0
shape (CompositeShape
uid 1776,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1777,0
sl 0
ro 270
xt "38750,181625,40250,182375"
)
(Line
uid 1778,0
sl 0
ro 270
xt "40250,182000,40750,182000"
pts [
"40250,182000"
"40750,182000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1779,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1780,0
va (VaSet
font "arial,8,0"
)
xt "30900,181500,38000,182500"
st "M00_AXI_RUSER"
ju 2
blo "38000,182300"
tm "WireNameMgr"
)
)
)
*29 (PortIoOut
uid 1781,0
shape (CompositeShape
uid 1782,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1783,0
sl 0
ro 90
xt "38750,163625,40250,164375"
)
(Line
uid 1784,0
sl 0
ro 90
xt "40250,164000,40750,164000"
pts [
"40750,164000"
"40250,164000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1785,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1786,0
va (VaSet
font "arial,8,0"
)
xt "30300,163500,38000,164500"
st "M00_AXI_ARADDR"
ju 2
blo "38000,164300"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 1787,0
shape (CompositeShape
uid 1788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1789,0
sl 0
ro 270
xt "38750,180625,40250,181375"
)
(Line
uid 1790,0
sl 0
ro 270
xt "40250,181000,40750,181000"
pts [
"40250,181000"
"40750,181000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1791,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1792,0
va (VaSet
font "arial,8,0"
)
xt "31200,180500,38000,181500"
st "M00_AXI_RLAST"
ju 2
blo "38000,181300"
tm "WireNameMgr"
)
)
)
*31 (PortIoIn
uid 1793,0
shape (CompositeShape
uid 1794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1795,0
sl 0
ro 270
xt "38750,179625,40250,180375"
)
(Line
uid 1796,0
sl 0
ro 270
xt "40250,180000,40750,180000"
pts [
"40250,180000"
"40750,180000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1797,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1798,0
va (VaSet
font "arial,8,0"
)
xt "31000,179500,38000,180500"
st "M00_AXI_RRESP"
ju 2
blo "38000,180300"
tm "WireNameMgr"
)
)
)
*32 (PortIoOut
uid 1799,0
shape (CompositeShape
uid 1800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1801,0
sl 0
ro 90
xt "38750,162625,40250,163375"
)
(Line
uid 1802,0
sl 0
ro 90
xt "40250,163000,40750,163000"
pts [
"40750,163000"
"40250,163000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1804,0
va (VaSet
font "arial,8,0"
)
xt "31800,162500,38000,163500"
st "M00_AXI_ARID"
ju 2
blo "38000,163300"
tm "WireNameMgr"
)
)
)
*33 (PortIoIn
uid 1805,0
shape (CompositeShape
uid 1806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1807,0
sl 0
ro 270
xt "38750,178625,40250,179375"
)
(Line
uid 1808,0
sl 0
ro 270
xt "40250,179000,40750,179000"
pts [
"40250,179000"
"40750,179000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1810,0
va (VaSet
font "arial,8,0"
)
xt "31000,178500,38000,179500"
st "M00_AXI_RDATA"
ju 2
blo "38000,179300"
tm "WireNameMgr"
)
)
)
*34 (PortIoOut
uid 1811,0
shape (CompositeShape
uid 1812,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1813,0
sl 0
ro 90
xt "38750,159625,40250,160375"
)
(Line
uid 1814,0
sl 0
ro 90
xt "40250,160000,40750,160000"
pts [
"40750,160000"
"40250,160000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1815,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1816,0
va (VaSet
font "arial,8,0"
)
xt "30500,159500,38000,160500"
st "M00_AXI_BREADY"
ju 2
blo "38000,160300"
tm "WireNameMgr"
)
)
)
*35 (PortIoIn
uid 1817,0
shape (CompositeShape
uid 1818,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1819,0
sl 0
ro 270
xt "38750,177625,40250,178375"
)
(Line
uid 1820,0
sl 0
ro 270
xt "40250,178000,40750,178000"
pts [
"40250,178000"
"40750,178000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1821,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1822,0
va (VaSet
font "arial,8,0"
)
xt "32300,177500,38000,178500"
st "M00_AXI_RID"
ju 2
blo "38000,178300"
tm "WireNameMgr"
)
)
)
*36 (PortIoIn
uid 1823,0
shape (CompositeShape
uid 1824,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1825,0
sl 0
ro 270
xt "38750,158625,40250,159375"
)
(Line
uid 1826,0
sl 0
ro 270
xt "40250,159000,40750,159000"
pts [
"40250,159000"
"40750,159000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1827,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1828,0
va (VaSet
font "arial,8,0"
)
xt "31000,158500,38000,159500"
st "M00_AXI_BVALID"
ju 2
blo "38000,159300"
tm "WireNameMgr"
)
)
)
*37 (PortIoIn
uid 1829,0
shape (CompositeShape
uid 1830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1831,0
sl 0
ro 270
xt "38750,174625,40250,175375"
)
(Line
uid 1832,0
sl 0
ro 270
xt "40250,175000,40750,175000"
pts [
"40250,175000"
"40750,175000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1833,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1834,0
va (VaSet
font "arial,8,0"
)
xt "29900,174500,38000,175500"
st "M00_AXI_ARREADY"
ju 2
blo "38000,175300"
tm "WireNameMgr"
)
)
)
*38 (PortIoIn
uid 1835,0
shape (CompositeShape
uid 1836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1837,0
sl 0
ro 270
xt "38750,157625,40250,158375"
)
(Line
uid 1838,0
sl 0
ro 270
xt "40250,158000,40750,158000"
pts [
"40250,158000"
"40750,158000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1839,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1840,0
va (VaSet
font "arial,8,0"
)
xt "31000,157500,38000,158500"
st "M00_AXI_BUSER"
ju 2
blo "38000,158300"
tm "WireNameMgr"
)
)
)
*39 (PortIoOut
uid 1841,0
shape (CompositeShape
uid 1842,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1843,0
sl 0
ro 90
xt "38750,173625,40250,174375"
)
(Line
uid 1844,0
sl 0
ro 90
xt "40250,174000,40750,174000"
pts [
"40750,174000"
"40250,174000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1845,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1846,0
va (VaSet
font "arial,8,0"
)
xt "30400,173500,38000,174500"
st "M00_AXI_ARVALID"
ju 2
blo "38000,174300"
tm "WireNameMgr"
)
)
)
*40 (PortIoIn
uid 1847,0
shape (CompositeShape
uid 1848,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1849,0
sl 0
ro 270
xt "38750,156625,40250,157375"
)
(Line
uid 1850,0
sl 0
ro 270
xt "40250,157000,40750,157000"
pts [
"40250,157000"
"40750,157000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1851,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1852,0
va (VaSet
font "arial,8,0"
)
xt "31100,156500,38000,157500"
st "M00_AXI_BRESP"
ju 2
blo "38000,157300"
tm "WireNameMgr"
)
)
)
*41 (PortIoOut
uid 1853,0
shape (CompositeShape
uid 1854,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1855,0
sl 0
ro 90
xt "38750,172625,40250,173375"
)
(Line
uid 1856,0
sl 0
ro 90
xt "40250,173000,40750,173000"
pts [
"40750,173000"
"40250,173000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1857,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1858,0
va (VaSet
font "arial,8,0"
)
xt "30400,172500,38000,173500"
st "M00_AXI_ARUSER"
ju 2
blo "38000,173300"
tm "WireNameMgr"
)
)
)
*42 (PortIoOut
uid 1859,0
shape (CompositeShape
uid 1860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1861,0
sl 0
ro 90
xt "39000,133625,40500,134375"
)
(Line
uid 1862,0
sl 0
ro 90
xt "40500,134000,41000,134000"
pts [
"41000,134000"
"40500,134000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1863,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1864,0
va (VaSet
font "arial,8,0"
)
xt "31600,133500,38000,134500"
st "M00_AXI_AWID"
ju 2
blo "38000,134300"
tm "WireNameMgr"
)
)
)
*43 (PortIoIn
uid 1865,0
shape (CompositeShape
uid 1866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1867,0
sl 0
ro 270
xt "39000,131625,40500,132375"
)
(Line
uid 1868,0
sl 0
ro 270
xt "40500,132000,41000,132000"
pts [
"40500,132000"
"41000,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1869,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1870,0
va (VaSet
font "arial,8,0"
)
xt "30000,131500,38000,132500"
st "M00_AXI_ARESETN"
ju 2
blo "38000,132300"
tm "WireNameMgr"
)
)
)
*44 (PortIoIn
uid 1871,0
shape (CompositeShape
uid 1872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1873,0
sl 0
ro 270
xt "39000,130625,40500,131375"
)
(Line
uid 1874,0
sl 0
ro 270
xt "40500,131000,41000,131000"
pts [
"40500,131000"
"41000,131000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1875,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1876,0
va (VaSet
font "arial,8,0"
)
xt "31700,130500,38000,131500"
st "M00_AXI_ACLK"
ju 2
blo "38000,131300"
tm "WireNameMgr"
)
)
)
*45 (PortIoIn
uid 1877,0
shape (CompositeShape
uid 1878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1879,0
sl 0
ro 270
xt "39000,125625,40500,126375"
)
(Line
uid 1880,0
sl 0
ro 270
xt "40500,126000,41000,126000"
pts [
"40500,126000"
"41000,126000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1881,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1882,0
va (VaSet
font "arial,8,0"
)
xt "32000,125500,38000,126500"
st "s00_axi_rready"
ju 2
blo "38000,126300"
tm "WireNameMgr"
)
)
)
*46 (PortIoIn
uid 1883,0
shape (CompositeShape
uid 1884,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1885,0
sl 0
ro 270
xt "39000,93625,40500,94375"
)
(Line
uid 1886,0
sl 0
ro 270
xt "40500,94000,41000,94000"
pts [
"40500,94000"
"41000,94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1887,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1888,0
va (VaSet
font "arial,8,0"
)
xt "32800,93500,38000,94500"
st "s00_axi_aclk"
ju 2
blo "38000,94300"
tm "WireNameMgr"
)
)
)
*47 (PortIoIn
uid 1889,0
shape (CompositeShape
uid 1890,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1891,0
sl 0
ro 270
xt "39000,94625,40500,95375"
)
(Line
uid 1892,0
sl 0
ro 270
xt "40500,95000,41000,95000"
pts [
"40500,95000"
"41000,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1893,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1894,0
va (VaSet
font "arial,8,0"
)
xt "31700,94500,38000,95500"
st "s00_axi_aresetn"
ju 2
blo "38000,95300"
tm "WireNameMgr"
)
)
)
*48 (PortIoIn
uid 1895,0
shape (CompositeShape
uid 1896,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1897,0
sl 0
ro 270
xt "39000,95625,40500,96375"
)
(Line
uid 1898,0
sl 0
ro 270
xt "40500,96000,41000,96000"
pts [
"40500,96000"
"41000,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1899,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1900,0
va (VaSet
font "arial,8,0"
)
xt "32600,95500,38000,96500"
st "s00_axi_awid"
ju 2
blo "38000,96300"
tm "WireNameMgr"
)
)
)
*49 (PortIoIn
uid 1901,0
shape (CompositeShape
uid 1902,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1903,0
sl 0
ro 270
xt "39000,96625,40500,97375"
)
(Line
uid 1904,0
sl 0
ro 270
xt "40500,97000,41000,97000"
pts [
"40500,97000"
"41000,97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1905,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1906,0
va (VaSet
font "arial,8,0"
)
xt "31700,96500,38000,97500"
st "s00_axi_awaddr"
ju 2
blo "38000,97300"
tm "WireNameMgr"
)
)
)
*50 (PortIoIn
uid 1907,0
shape (CompositeShape
uid 1908,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1909,0
sl 0
ro 270
xt "39000,97625,40500,98375"
)
(Line
uid 1910,0
sl 0
ro 270
xt "40500,98000,41000,98000"
pts [
"40500,98000"
"41000,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1911,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1912,0
va (VaSet
font "arial,8,0"
)
xt "32200,97500,38000,98500"
st "s00_axi_awlen"
ju 2
blo "38000,98300"
tm "WireNameMgr"
)
)
)
*51 (PortIoIn
uid 1913,0
shape (CompositeShape
uid 1914,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1915,0
sl 0
ro 270
xt "39000,98625,40500,99375"
)
(Line
uid 1916,0
sl 0
ro 270
xt "40500,99000,41000,99000"
pts [
"40500,99000"
"41000,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1917,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1918,0
va (VaSet
font "arial,8,0"
)
xt "31800,98500,38000,99500"
st "s00_axi_awsize"
ju 2
blo "38000,99300"
tm "WireNameMgr"
)
)
)
*52 (PortIoIn
uid 1919,0
shape (CompositeShape
uid 1920,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1921,0
sl 0
ro 270
xt "39000,99625,40500,100375"
)
(Line
uid 1922,0
sl 0
ro 270
xt "40500,100000,41000,100000"
pts [
"40500,100000"
"41000,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1923,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1924,0
va (VaSet
font "arial,8,0"
)
xt "31500,99500,38000,100500"
st "s00_axi_awburst"
ju 2
blo "38000,100300"
tm "WireNameMgr"
)
)
)
*53 (PortIoIn
uid 1925,0
shape (CompositeShape
uid 1926,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1927,0
sl 0
ro 270
xt "39000,100625,40500,101375"
)
(Line
uid 1928,0
sl 0
ro 270
xt "40500,101000,41000,101000"
pts [
"40500,101000"
"41000,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1929,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1930,0
va (VaSet
font "arial,8,0"
)
xt "31800,100500,38000,101500"
st "s00_axi_awlock"
ju 2
blo "38000,101300"
tm "WireNameMgr"
)
)
)
*54 (PortIoIn
uid 1931,0
shape (CompositeShape
uid 1932,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1933,0
sl 0
ro 270
xt "39000,101625,40500,102375"
)
(Line
uid 1934,0
sl 0
ro 270
xt "40500,102000,41000,102000"
pts [
"40500,102000"
"41000,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1935,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1936,0
va (VaSet
font "arial,8,0"
)
xt "31200,101500,38000,102500"
st "s00_axi_awcache"
ju 2
blo "38000,102300"
tm "WireNameMgr"
)
)
)
*55 (PortIoIn
uid 1937,0
shape (CompositeShape
uid 1938,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1939,0
sl 0
ro 270
xt "39000,102625,40500,103375"
)
(Line
uid 1940,0
sl 0
ro 270
xt "40500,103000,41000,103000"
pts [
"40500,103000"
"41000,103000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1941,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1942,0
va (VaSet
font "arial,8,0"
)
xt "31900,102500,38000,103500"
st "s00_axi_awprot"
ju 2
blo "38000,103300"
tm "WireNameMgr"
)
)
)
*56 (PortIoIn
uid 1943,0
shape (CompositeShape
uid 1944,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1945,0
sl 0
ro 270
xt "39000,103625,40500,104375"
)
(Line
uid 1946,0
sl 0
ro 270
xt "40500,104000,41000,104000"
pts [
"40500,104000"
"41000,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1947,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1948,0
va (VaSet
font "arial,8,0"
)
xt "32000,103500,38000,104500"
st "s00_axi_awqos"
ju 2
blo "38000,104300"
tm "WireNameMgr"
)
)
)
*57 (PortIoIn
uid 1949,0
shape (CompositeShape
uid 1950,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1951,0
sl 0
ro 270
xt "39000,104625,40500,105375"
)
(Line
uid 1952,0
sl 0
ro 270
xt "40500,105000,41000,105000"
pts [
"40500,105000"
"41000,105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1953,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1954,0
va (VaSet
font "arial,8,0"
)
xt "31100,104500,38000,105500"
st "s00_axi_awregion"
ju 2
blo "38000,105300"
tm "WireNameMgr"
)
)
)
*58 (PortIoIn
uid 1955,0
shape (CompositeShape
uid 1956,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1957,0
sl 0
ro 270
xt "39000,105625,40500,106375"
)
(Line
uid 1958,0
sl 0
ro 270
xt "40500,106000,41000,106000"
pts [
"40500,106000"
"41000,106000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1959,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1960,0
va (VaSet
font "arial,8,0"
)
xt "31700,105500,38000,106500"
st "s00_axi_awuser"
ju 2
blo "38000,106300"
tm "WireNameMgr"
)
)
)
*59 (PortIoIn
uid 1961,0
shape (CompositeShape
uid 1962,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1963,0
sl 0
ro 270
xt "39000,106625,40500,107375"
)
(Line
uid 1964,0
sl 0
ro 270
xt "40500,107000,41000,107000"
pts [
"40500,107000"
"41000,107000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1965,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1966,0
va (VaSet
font "arial,8,0"
)
xt "31600,106500,38000,107500"
st "s00_axi_awvalid"
ju 2
blo "38000,107300"
tm "WireNameMgr"
)
)
)
*60 (PortIoIn
uid 1967,0
shape (CompositeShape
uid 1968,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1969,0
sl 0
ro 270
xt "39000,107625,40500,108375"
)
(Line
uid 1970,0
sl 0
ro 270
xt "40500,108000,41000,108000"
pts [
"40500,108000"
"41000,108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1971,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1972,0
va (VaSet
font "arial,8,0"
)
xt "32200,107500,38000,108500"
st "s00_axi_wdata"
ju 2
blo "38000,108300"
tm "WireNameMgr"
)
)
)
*61 (PortIoIn
uid 1973,0
shape (CompositeShape
uid 1974,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1975,0
sl 0
ro 270
xt "39000,108625,40500,109375"
)
(Line
uid 1976,0
sl 0
ro 270
xt "40500,109000,41000,109000"
pts [
"40500,109000"
"41000,109000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1977,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1978,0
va (VaSet
font "arial,8,0"
)
xt "32300,108500,38000,109500"
st "s00_axi_wstrb"
ju 2
blo "38000,109300"
tm "WireNameMgr"
)
)
)
*62 (PortIoIn
uid 1979,0
shape (CompositeShape
uid 1980,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1981,0
sl 0
ro 270
xt "39000,124625,40500,125375"
)
(Line
uid 1982,0
sl 0
ro 270
xt "40500,125000,41000,125000"
pts [
"40500,125000"
"41000,125000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1983,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1984,0
va (VaSet
font "arial,8,0"
)
xt "31900,124500,38000,125500"
st "s00_axi_arvalid"
ju 2
blo "38000,125300"
tm "WireNameMgr"
)
)
)
*63 (PortIoIn
uid 1985,0
shape (CompositeShape
uid 1986,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1987,0
sl 0
ro 270
xt "39000,123625,40500,124375"
)
(Line
uid 1988,0
sl 0
ro 270
xt "40500,124000,41000,124000"
pts [
"40500,124000"
"41000,124000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1989,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1990,0
va (VaSet
font "arial,8,0"
)
xt "32000,123500,38000,124500"
st "s00_axi_aruser"
ju 2
blo "38000,124300"
tm "WireNameMgr"
)
)
)
*64 (PortIoIn
uid 1991,0
shape (CompositeShape
uid 1992,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1993,0
sl 0
ro 270
xt "39000,122625,40500,123375"
)
(Line
uid 1994,0
sl 0
ro 270
xt "40500,123000,41000,123000"
pts [
"40500,123000"
"41000,123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1995,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1996,0
va (VaSet
font "arial,8,0"
)
xt "31400,122500,38000,123500"
st "s00_axi_arregion"
ju 2
blo "38000,123300"
tm "WireNameMgr"
)
)
)
*65 (PortIoIn
uid 1997,0
shape (CompositeShape
uid 1998,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1999,0
sl 0
ro 270
xt "39000,121625,40500,122375"
)
(Line
uid 2000,0
sl 0
ro 270
xt "40500,122000,41000,122000"
pts [
"40500,122000"
"41000,122000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2001,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2002,0
va (VaSet
font "arial,8,0"
)
xt "32300,121500,38000,122500"
st "s00_axi_arqos"
ju 2
blo "38000,122300"
tm "WireNameMgr"
)
)
)
*66 (PortIoIn
uid 2003,0
shape (CompositeShape
uid 2004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2005,0
sl 0
ro 270
xt "39000,120625,40500,121375"
)
(Line
uid 2006,0
sl 0
ro 270
xt "40500,121000,41000,121000"
pts [
"40500,121000"
"41000,121000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2007,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2008,0
va (VaSet
font "arial,8,0"
)
xt "32200,120500,38000,121500"
st "s00_axi_arprot"
ju 2
blo "38000,121300"
tm "WireNameMgr"
)
)
)
*67 (PortIoIn
uid 2009,0
shape (CompositeShape
uid 2010,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2011,0
sl 0
ro 270
xt "39000,119625,40500,120375"
)
(Line
uid 2012,0
sl 0
ro 270
xt "40500,120000,41000,120000"
pts [
"40500,120000"
"41000,120000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2013,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2014,0
va (VaSet
font "arial,8,0"
)
xt "31500,119500,38000,120500"
st "s00_axi_arcache"
ju 2
blo "38000,120300"
tm "WireNameMgr"
)
)
)
*68 (PortIoIn
uid 2015,0
shape (CompositeShape
uid 2016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2017,0
sl 0
ro 270
xt "39000,118625,40500,119375"
)
(Line
uid 2018,0
sl 0
ro 270
xt "40500,119000,41000,119000"
pts [
"40500,119000"
"41000,119000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2019,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2020,0
va (VaSet
font "arial,8,0"
)
xt "32100,118500,38000,119500"
st "s00_axi_arlock"
ju 2
blo "38000,119300"
tm "WireNameMgr"
)
)
)
*69 (PortIoIn
uid 2021,0
shape (CompositeShape
uid 2022,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2023,0
sl 0
ro 270
xt "39000,117625,40500,118375"
)
(Line
uid 2024,0
sl 0
ro 270
xt "40500,118000,41000,118000"
pts [
"40500,118000"
"41000,118000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2025,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2026,0
va (VaSet
font "arial,8,0"
)
xt "31800,117500,38000,118500"
st "s00_axi_arburst"
ju 2
blo "38000,118300"
tm "WireNameMgr"
)
)
)
*70 (PortIoIn
uid 2027,0
shape (CompositeShape
uid 2028,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2029,0
sl 0
ro 270
xt "39000,116625,40500,117375"
)
(Line
uid 2030,0
sl 0
ro 270
xt "40500,117000,41000,117000"
pts [
"40500,117000"
"41000,117000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2031,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2032,0
va (VaSet
font "arial,8,0"
)
xt "32100,116500,38000,117500"
st "s00_axi_arsize"
ju 2
blo "38000,117300"
tm "WireNameMgr"
)
)
)
*71 (PortIoIn
uid 2033,0
shape (CompositeShape
uid 2034,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2035,0
sl 0
ro 270
xt "39000,115625,40500,116375"
)
(Line
uid 2036,0
sl 0
ro 270
xt "40500,116000,41000,116000"
pts [
"40500,116000"
"41000,116000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2037,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2038,0
va (VaSet
font "arial,8,0"
)
xt "32500,115500,38000,116500"
st "s00_axi_arlen"
ju 2
blo "38000,116300"
tm "WireNameMgr"
)
)
)
*72 (PortIoIn
uid 2039,0
shape (CompositeShape
uid 2040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2041,0
sl 0
ro 270
xt "39000,114625,40500,115375"
)
(Line
uid 2042,0
sl 0
ro 270
xt "40500,115000,41000,115000"
pts [
"40500,115000"
"41000,115000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2043,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2044,0
va (VaSet
font "arial,8,0"
)
xt "32000,114500,38000,115500"
st "s00_axi_araddr"
ju 2
blo "38000,115300"
tm "WireNameMgr"
)
)
)
*73 (PortIoIn
uid 2045,0
shape (CompositeShape
uid 2046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2047,0
sl 0
ro 270
xt "39000,113625,40500,114375"
)
(Line
uid 2048,0
sl 0
ro 270
xt "40500,114000,41000,114000"
pts [
"40500,114000"
"41000,114000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2049,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2050,0
va (VaSet
font "arial,8,0"
)
xt "32900,113500,38000,114500"
st "s00_axi_arid"
ju 2
blo "38000,114300"
tm "WireNameMgr"
)
)
)
*74 (PortIoIn
uid 2051,0
shape (CompositeShape
uid 2052,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2053,0
sl 0
ro 270
xt "39000,112625,40500,113375"
)
(Line
uid 2054,0
sl 0
ro 270
xt "40500,113000,41000,113000"
pts [
"40500,113000"
"41000,113000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2055,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2056,0
va (VaSet
font "arial,8,0"
)
xt "31900,112500,38000,113500"
st "s00_axi_bready"
ju 2
blo "38000,113300"
tm "WireNameMgr"
)
)
)
*75 (PortIoIn
uid 2057,0
shape (CompositeShape
uid 2058,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2059,0
sl 0
ro 270
xt "39000,111625,40500,112375"
)
(Line
uid 2060,0
sl 0
ro 270
xt "40500,112000,41000,112000"
pts [
"40500,112000"
"41000,112000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2061,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2062,0
va (VaSet
font "arial,8,0"
)
xt "32000,111500,38000,112500"
st "s00_axi_wvalid"
ju 2
blo "38000,112300"
tm "WireNameMgr"
)
)
)
*76 (PortIoIn
uid 2063,0
shape (CompositeShape
uid 2064,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2065,0
sl 0
ro 270
xt "39000,110625,40500,111375"
)
(Line
uid 2066,0
sl 0
ro 270
xt "40500,111000,41000,111000"
pts [
"40500,111000"
"41000,111000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2067,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2068,0
va (VaSet
font "arial,8,0"
)
xt "32100,110500,38000,111500"
st "s00_axi_wuser"
ju 2
blo "38000,111300"
tm "WireNameMgr"
)
)
)
*77 (PortIoIn
uid 2069,0
shape (CompositeShape
uid 2070,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2071,0
sl 0
ro 270
xt "39000,109625,40500,110375"
)
(Line
uid 2072,0
sl 0
ro 270
xt "40500,110000,41000,110000"
pts [
"40500,110000"
"41000,110000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2073,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2074,0
va (VaSet
font "arial,8,0"
)
xt "32400,109500,38000,110500"
st "s00_axi_wlast"
ju 2
blo "38000,110300"
tm "WireNameMgr"
)
)
)
*78 (PortIoOut
uid 2531,0
shape (CompositeShape
uid 2532,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2533,0
sl 0
ro 90
xt "39000,90625,40500,91375"
)
(Line
uid 2534,0
sl 0
ro 90
xt "40500,91000,41000,91000"
pts [
"41000,91000"
"40500,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2535,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2536,0
va (VaSet
font "arial,8,0"
)
xt "32300,90500,38000,91500"
st "s00_axi_rvalid"
ju 2
blo "38000,91300"
tm "WireNameMgr"
)
)
)
*79 (PortIoOut
uid 2537,0
shape (CompositeShape
uid 2538,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2539,0
sl 0
ro 90
xt "39000,89625,40500,90375"
)
(Line
uid 2540,0
sl 0
ro 90
xt "40500,90000,41000,90000"
pts [
"41000,90000"
"40500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2541,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2542,0
va (VaSet
font "arial,8,0"
)
xt "32400,89500,38000,90500"
st "s00_axi_ruser"
ju 2
blo "38000,90300"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 2543,0
shape (CompositeShape
uid 2544,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2545,0
sl 0
ro 90
xt "39000,88625,40500,89375"
)
(Line
uid 2546,0
sl 0
ro 90
xt "40500,89000,41000,89000"
pts [
"41000,89000"
"40500,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2547,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2548,0
va (VaSet
font "arial,8,0"
)
xt "32700,88500,38000,89500"
st "s00_axi_rlast"
ju 2
blo "38000,89300"
tm "WireNameMgr"
)
)
)
*81 (PortIoOut
uid 2549,0
shape (CompositeShape
uid 2550,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2551,0
sl 0
ro 90
xt "39000,87625,40500,88375"
)
(Line
uid 2552,0
sl 0
ro 90
xt "40500,88000,41000,88000"
pts [
"41000,88000"
"40500,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2553,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2554,0
va (VaSet
font "arial,8,0"
)
xt "32400,87500,38000,88500"
st "s00_axi_rresp"
ju 2
blo "38000,88300"
tm "WireNameMgr"
)
)
)
*82 (PortIoOut
uid 2555,0
shape (CompositeShape
uid 2556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2557,0
sl 0
ro 90
xt "39000,86625,40500,87375"
)
(Line
uid 2558,0
sl 0
ro 90
xt "40500,87000,41000,87000"
pts [
"41000,87000"
"40500,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2559,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2560,0
va (VaSet
font "arial,8,0"
)
xt "32500,86500,38000,87500"
st "s00_axi_rdata"
ju 2
blo "38000,87300"
tm "WireNameMgr"
)
)
)
*83 (PortIoOut
uid 2561,0
shape (CompositeShape
uid 2562,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2563,0
sl 0
ro 90
xt "39000,85625,40500,86375"
)
(Line
uid 2564,0
sl 0
ro 90
xt "40500,86000,41000,86000"
pts [
"41000,86000"
"40500,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2565,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2566,0
va (VaSet
font "arial,8,0"
)
xt "33300,85500,38000,86500"
st "s00_axi_rid"
ju 2
blo "38000,86300"
tm "WireNameMgr"
)
)
)
*84 (PortIoOut
uid 2567,0
shape (CompositeShape
uid 2568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2569,0
sl 0
ro 90
xt "39000,84625,40500,85375"
)
(Line
uid 2570,0
sl 0
ro 90
xt "40500,85000,41000,85000"
pts [
"41000,85000"
"40500,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2572,0
va (VaSet
font "arial,8,0"
)
xt "31600,84500,38000,85500"
st "s00_axi_arready"
ju 2
blo "38000,85300"
tm "WireNameMgr"
)
)
)
*85 (PortIoOut
uid 2573,0
shape (CompositeShape
uid 2574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2575,0
sl 0
ro 90
xt "39000,83625,40500,84375"
)
(Line
uid 2576,0
sl 0
ro 90
xt "40500,84000,41000,84000"
pts [
"41000,84000"
"40500,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2577,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2578,0
va (VaSet
font "arial,8,0"
)
xt "32200,83500,38000,84500"
st "s00_axi_bvalid"
ju 2
blo "38000,84300"
tm "WireNameMgr"
)
)
)
*86 (PortIoOut
uid 2579,0
shape (CompositeShape
uid 2580,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2581,0
sl 0
ro 90
xt "39000,82625,40500,83375"
)
(Line
uid 2582,0
sl 0
ro 90
xt "40500,83000,41000,83000"
pts [
"41000,83000"
"40500,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2583,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2584,0
va (VaSet
font "arial,8,0"
)
xt "32300,82500,38000,83500"
st "s00_axi_buser"
ju 2
blo "38000,83300"
tm "WireNameMgr"
)
)
)
*87 (PortIoOut
uid 2585,0
shape (CompositeShape
uid 2586,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2587,0
sl 0
ro 90
xt "39000,81625,40500,82375"
)
(Line
uid 2588,0
sl 0
ro 90
xt "40500,82000,41000,82000"
pts [
"41000,82000"
"40500,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2589,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2590,0
va (VaSet
font "arial,8,0"
)
xt "32300,81500,38000,82500"
st "s00_axi_bresp"
ju 2
blo "38000,82300"
tm "WireNameMgr"
)
)
)
*88 (PortIoOut
uid 2591,0
shape (CompositeShape
uid 2592,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2593,0
sl 0
ro 90
xt "39000,80625,40500,81375"
)
(Line
uid 2594,0
sl 0
ro 90
xt "40500,81000,41000,81000"
pts [
"41000,81000"
"40500,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2595,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2596,0
va (VaSet
font "arial,8,0"
)
xt "33200,80500,38000,81500"
st "s00_axi_bid"
ju 2
blo "38000,81300"
tm "WireNameMgr"
)
)
)
*89 (PortIoOut
uid 2597,0
shape (CompositeShape
uid 2598,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2599,0
sl 0
ro 90
xt "39000,78625,40500,79375"
)
(Line
uid 2600,0
sl 0
ro 90
xt "40500,79000,41000,79000"
pts [
"41000,79000"
"40500,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2601,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2602,0
va (VaSet
font "arial,8,0"
)
xt "31700,78500,38000,79500"
st "s00_axi_wready"
ju 2
blo "38000,79300"
tm "WireNameMgr"
)
)
)
*90 (PortIoOut
uid 2603,0
shape (CompositeShape
uid 2604,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2605,0
sl 0
ro 90
xt "39000,79625,40500,80375"
)
(Line
uid 2606,0
sl 0
ro 90
xt "40500,80000,41000,80000"
pts [
"41000,80000"
"40500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2607,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2608,0
va (VaSet
font "arial,8,0"
)
xt "31300,79500,38000,80500"
st "s00_axi_awready"
ju 2
blo "38000,80300"
tm "WireNameMgr"
)
)
)
*91 (Grouping
uid 2808,0
optionalChildren [
*92 (CommentText
uid 2810,0
shape (Rectangle
uid 2811,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "142000,195000,159000,196000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 2812,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "142200,195500,142200,195500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*93 (CommentText
uid 2813,0
shape (Rectangle
uid 2814,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "159000,191000,163000,192000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 2815,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "159200,191500,159200,191500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*94 (CommentText
uid 2816,0
shape (Rectangle
uid 2817,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "142000,193000,159000,194000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 2818,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "142200,193500,142200,193500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*95 (CommentText
uid 2819,0
shape (Rectangle
uid 2820,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,193000,142000,194000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 2821,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "138200,193500,138200,193500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*96 (CommentText
uid 2822,0
shape (Rectangle
uid 2823,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "159000,192000,179000,196000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 2824,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "159200,192200,172100,193500"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*97 (CommentText
uid 2825,0
shape (Rectangle
uid 2826,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "163000,191000,179000,192000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 2827,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "163200,191500,163200,191500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*98 (CommentText
uid 2828,0
shape (Rectangle
uid 2829,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,191000,159000,193000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 2830,0
va (VaSet
fg "32768,0,0"
)
xt "143650,191350,153350,192650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*99 (CommentText
uid 2831,0
shape (Rectangle
uid 2832,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,194000,142000,195000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 2833,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "138200,194500,138200,194500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*100 (CommentText
uid 2834,0
shape (Rectangle
uid 2835,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "138000,195000,142000,196000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 2836,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "138200,195500,138200,195500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*101 (CommentText
uid 2837,0
shape (Rectangle
uid 2838,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "142000,194000,159000,195000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 2839,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "142200,194500,142200,194500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 2809,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "138000,191000,179000,196000"
)
oxt "14000,66000,55000,71000"
)
*102 (Net
uid 3272,0
lang 2
decl (Decl
n "M00_AXI_ACLK"
t "std_logic"
prec "-- Global Clock Signal."
preAdd 0
posAdd 0
o 1
suid 95,0
)
declText (MLText
uid 3273,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,64000,59000,65600"
st "-- Global Clock Signal.
M00_AXI_ACLK        : std_logic"
)
)
*103 (Net
uid 3274,0
lang 2
decl (Decl
n "M00_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Singal. This Signal is Active Low"
preAdd 0
posAdd 0
o 2
suid 96,0
)
declText (MLText
uid 3275,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,65600,68500,67200"
st "-- Global Reset Singal. This Signal is Active Low
M00_AXI_ARESETN     : std_logic"
)
)
*104 (Net
uid 3276,0
lang 2
decl (Decl
n "M00_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 7
suid 97,0
)
declText (MLText
uid 3277,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,75200,80000,76800"
st "-- Optional User-defined signal in the write response channel
M00_AXI_BUSER       : std_logic_vector(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
)
)
*105 (Net
uid 3278,0
lang 2
decl (Decl
n "M00_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 87
suid 98,0
)
declText (MLText
uid 3279,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,180800,80000,182400"
st "-- Write last. This signal indicates the last transfer in a write burst.
M00_AXI_WLAST       : std_logic"
)
)
*106 (Net
uid 3280,0
lang 2
decl (Decl
n "M00_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 67
suid 99,0
)
declText (MLText
uid 3281,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,139200,71500,141600"
st "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer.
M00_AXI_ARLOCK      : std_logic"
)
)
*107 (Net
uid 3282,0
lang 2
decl (Decl
n "M00_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 85
suid 100,0
)
declText (MLText
uid 3283,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,176800,72000,179200"
st "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information.
M00_AXI_RREADY      : std_logic"
)
)
*108 (Net
uid 3284,0
lang 2
decl (Decl
n "M00_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 5
suid 101,0
)
declText (MLText
uid 3285,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,72000,78500,73600"
st "-- Master Interface Write Response.
M00_AXI_BID         : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*109 (Net
uid 3286,0
lang 2
decl (Decl
n "M00_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 83
suid 102,0
)
declText (MLText
uid 3287,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,172000,81000,174400"
st "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information.
M00_AXI_AWVALID     : std_logic"
)
)
*110 (Net
uid 3288,0
lang 2
decl (Decl
n "M00_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 72
suid 103,0
)
declText (MLText
uid 3289,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,149600,80000,152000"
st "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information
M00_AXI_ARVALID     : std_logic"
)
)
*111 (Net
uid 3290,0
lang 2
decl (Decl
n "M00_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 84
suid 104,0
)
declText (MLText
uid 3291,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,174400,72000,176800"
st "-- Response ready. This signal indicates that the master
  -- can accept a write response.
M00_AXI_BREADY      : std_logic"
)
)
*112 (Net
uid 3292,0
lang 2
decl (Decl
n "M00_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 66
suid 105,0
)
declText (MLText
uid 3293,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,137600,84000,139200"
st "-- Burst length. The burst length gives the exact number of transfers in a burst
M00_AXI_ARLEN       : std_logic_vector(7 downto 0)"
)
)
*113 (Net
uid 3294,0
lang 2
decl (Decl
n "M00_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 89
suid 106,0
)
declText (MLText
uid 3295,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,185600,80000,187200"
st "-- Optional User-defined signal in the write data channel.
M00_AXI_WUSER       : std_logic_vector(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
)
)
*114 (Net
uid 3296,0
lang 2
decl (Decl
n "M00_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 8
suid 107,0
)
declText (MLText
uid 3297,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,76800,71500,79200"
st "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response.
M00_AXI_BVALID      : std_logic"
)
)
*115 (Net
uid 3298,0
lang 2
decl (Decl
n "M00_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 88
suid 108,0
)
declText (MLText
uid 3299,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,182400,80500,185600"
st "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus.
M00_AXI_WSTRB       : std_logic_vector(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
)
)
*116 (Net
uid 3300,0
lang 2
decl (Decl
n "M00_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 86
suid 109,0
)
declText (MLText
uid 3301,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,179200,79500,180800"
st "-- Master Interface Write Data.
M00_AXI_WDATA       : std_logic_vector(C_M00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*117 (Net
uid 3302,0
lang 2
decl (Decl
n "M00_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 65
suid 110,0
)
declText (MLText
uid 3303,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,136000,78500,137600"
st "-- Master Interface Read Address.
M00_AXI_ARID        : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*118 (Net
uid 3304,0
lang 2
decl (Decl
n "M00_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 73
suid 111,0
)
declText (MLText
uid 3305,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,152000,79500,153600"
st "-- Master Interface Write Address
M00_AXI_AWADDR      : std_logic_vector(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*119 (Net
uid 3306,0
lang 2
decl (Decl
n "M00_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 79
suid 112,0
)
declText (MLText
uid 3307,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,164000,75500,167200"
st "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access.
M00_AXI_AWPROT      : std_logic_vector(2 downto 0)"
)
)
*120 (Net
uid 3308,0
lang 2
decl (Decl
n "M00_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 3
suid 113,0
)
declText (MLText
uid 3309,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,67200,81500,69600"
st "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals
M00_AXI_ARREADY     : std_logic"
)
)
*121 (Net
uid 3310,0
lang 2
decl (Decl
n "M00_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 62
suid 114,0
)
declText (MLText
uid 3311,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,128800,79500,131200"
st "-- Read address. This signal indicates the initial
  -- address of a read burst transaction.
M00_AXI_ARADDR      : std_logic_vector(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*122 (Net
uid 3312,0
lang 2
decl (Decl
n "M00_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 80
suid 115,0
)
declText (MLText
uid 3313,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,167200,79000,168800"
st "-- Quality of Service, QoS identifier sent for each write transaction.
M00_AXI_AWQOS       : std_logic_vector(3 downto 0)"
)
)
*123 (Net
uid 3314,0
lang 2
decl (Decl
n "M00_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 82
suid 116,0
)
declText (MLText
uid 3315,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,170400,80500,172000"
st "-- Optional User-defined signal in the write address channel.
M00_AXI_AWUSER      : std_logic_vector(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
)
)
*124 (Net
uid 3316,0
lang 2
decl (Decl
n "M00_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 76
suid 117,0
)
declText (MLText
uid 3317,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,158400,78500,160000"
st "-- Master Interface Write Address ID
M00_AXI_AWID        : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*125 (Net
uid 3318,0
lang 2
decl (Decl
n "M00_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 12
suid 118,0
)
declText (MLText
uid 3319,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,84800,79500,86400"
st "-- Read response. This signal indicates the status of the read transfer
M00_AXI_RRESP       : std_logic_vector(1 downto 0)"
)
)
*126 (Net
uid 3320,0
lang 2
decl (Decl
n "M00_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 81
suid 119,0
)
declText (MLText
uid 3321,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,168800,81500,170400"
st "-- Burst size. This signal indicates the size of each transfer in the burst
M00_AXI_AWSIZE      : std_logic_vector(2 downto 0)"
)
)
*127 (Net
uid 3322,0
lang 2
decl (Decl
n "M00_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 77
suid 120,0
)
declText (MLText
uid 3323,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,160000,84000,161600"
st "-- Burst length. The burst length gives the exact number of transfers in a burst
M00_AXI_AWLEN       : std_logic_vector(7 downto 0)"
)
)
*128 (Net
uid 3324,0
lang 2
decl (Decl
n "M00_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 74
suid 121,0
)
declText (MLText
uid 3325,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,153600,84000,156000"
st "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated.
M00_AXI_AWBURST     : std_logic_vector(1 downto 0)"
)
)
*129 (Net
uid 3326,0
lang 2
decl (Decl
n "M00_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 10
suid 122,0
)
declText (MLText
uid 3327,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,80800,78500,83200"
st "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave.
M00_AXI_RID         : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*130 (Net
uid 3328,0
lang 2
decl (Decl
n "M00_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 75
suid 123,0
)
declText (MLText
uid 3329,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,156000,71000,158400"
st "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system.
M00_AXI_AWCACHE     : std_logic_vector(3 downto 0)"
)
)
*131 (Net
uid 3330,0
lang 2
decl (Decl
n "M00_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 13
suid 124,0
)
declText (MLText
uid 3331,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,86400,80000,88000"
st "-- Optional User-defined signal in the read address channel.
M00_AXI_RUSER       : std_logic_vector(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
)
)
*132 (Net
uid 3332,0
lang 2
decl (Decl
n "M00_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 9
suid 125,0
)
declText (MLText
uid 3333,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,79200,79500,80800"
st "-- Master Read Data
M00_AXI_RDATA       : std_logic_vector(C_M00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*133 (Net
uid 3334,0
lang 2
decl (Decl
n "M00_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 15
suid 126,0
)
declText (MLText
uid 3335,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,90400,70000,92800"
st "-- Write ready. This signal indicates that the slave
  -- can accept the write data.
M00_AXI_WREADY      : std_logic"
)
)
*134 (Net
uid 3336,0
lang 2
decl (Decl
n "M00_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 4
suid 127,0
)
declText (MLText
uid 3337,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,69600,81500,72000"
st "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals
M00_AXI_AWREADY     : std_logic"
)
)
*135 (Net
uid 3338,0
lang 2
decl (Decl
n "M00_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 63
suid 128,0
)
declText (MLText
uid 3339,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,131200,84000,133600"
st "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated.
M00_AXI_ARBURST     : std_logic_vector(1 downto 0)"
)
)
*136 (Net
uid 3340,0
lang 2
decl (Decl
n "M00_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 70
suid 129,0
)
declText (MLText
uid 3341,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,146400,81500,148000"
st "-- Burst size. This signal indicates the size of each transfer in the burst
M00_AXI_ARSIZE      : std_logic_vector(2 downto 0)"
)
)
*137 (Net
uid 3342,0
lang 2
decl (Decl
n "M00_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 90
suid 130,0
)
declText (MLText
uid 3343,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,187200,71000,189600"
st "-- Write valid. This signal indicates that valid write
  -- data and strobes are available
M00_AXI_WVALID      : std_logic"
)
)
*138 (Net
uid 3344,0
lang 2
decl (Decl
n "M00_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 6
suid 131,0
)
declText (MLText
uid 3345,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,73600,82500,75200"
st "-- Write response. This signal indicates the status of the write transaction.
M00_AXI_BRESP       : std_logic_vector(1 downto 0)"
)
)
*139 (Net
uid 3346,0
lang 2
decl (Decl
n "M00_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 64
suid 132,0
)
declText (MLText
uid 3347,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,133600,71000,136000"
st "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system.
M00_AXI_ARCACHE     : std_logic_vector(3 downto 0)"
)
)
*140 (Net
uid 3348,0
lang 2
decl (Decl
n "M00_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 11
suid 133,0
)
declText (MLText
uid 3349,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,83200,78500,84800"
st "-- Read last. This signal indicates the last transfer in a read burst
M00_AXI_RLAST       : std_logic"
)
)
*141 (Net
uid 3350,0
lang 2
decl (Decl
n "M00_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 14
suid 134,0
)
declText (MLText
uid 3351,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,88000,70500,90400"
st "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data.
M00_AXI_RVALID      : std_logic"
)
)
*142 (Net
uid 3352,0
lang 2
decl (Decl
n "M00_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 71
suid 135,0
)
declText (MLText
uid 3353,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,148000,80500,149600"
st "-- Optional User-defined signal in the read address channel.
M00_AXI_ARUSER      : std_logic_vector(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
)
)
*143 (Net
uid 3354,0
lang 2
decl (Decl
n "M00_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 68
suid 136,0
)
declText (MLText
uid 3355,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,141600,75500,144800"
st "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access.
M00_AXI_ARPROT      : std_logic_vector(2 downto 0)"
)
)
*144 (Net
uid 3356,0
lang 2
decl (Decl
n "M00_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 69
suid 137,0
)
declText (MLText
uid 3357,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,144800,78000,146400"
st "-- Quality of Service, QoS identifier sent for each read transaction
M00_AXI_ARQOS       : std_logic_vector(3 downto 0)"
)
)
*145 (Net
uid 3358,0
lang 2
decl (Decl
n "M00_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 78
suid 138,0
)
declText (MLText
uid 3359,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,161600,71500,164000"
st "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer.
M00_AXI_AWLOCK      : std_logic"
)
)
*146 (Net
uid 3376,0
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 147,0
)
declText (MLText
uid 3377,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,125600,59000,126400"
st "s00_axi_wlast       : std_logic"
)
)
*147 (Net
uid 3378,0
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 56
suid 148,0
)
declText (MLText
uid 3379,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,127200,80000,128000"
st "s00_axi_wuser       : std_logic_vector(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
)
)
*148 (Net
uid 3380,0
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 149,0
)
declText (MLText
uid 3381,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,128000,59000,128800"
st "s00_axi_wvalid      : std_logic"
)
)
*149 (Net
uid 3382,0
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 150,0
)
declText (MLText
uid 3383,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,123200,59000,124000"
st "s00_axi_bready      : std_logic"
)
)
*150 (Net
uid 3384,0
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 30
suid 151,0
)
declText (MLText
uid 3385,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,106400,78500,107200"
st "s00_axi_arid        : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*151 (Net
uid 3386,0
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 26
suid 152,0
)
declText (MLText
uid 3387,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,103200,79500,104000"
st "s00_axi_araddr      : std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*152 (Net
uid 3388,0
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 31
suid 153,0
)
declText (MLText
uid 3389,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,107200,69000,108000"
st "s00_axi_arlen       : std_logic_vector(7 downto 0)"
)
)
*153 (Net
uid 3390,0
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 36
suid 154,0
)
declText (MLText
uid 3391,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,111200,69000,112000"
st "s00_axi_arsize      : std_logic_vector(2 downto 0)"
)
)
*154 (Net
uid 3392,0
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 27
suid 155,0
)
declText (MLText
uid 3393,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,104000,69000,104800"
st "s00_axi_arburst     : std_logic_vector(1 downto 0)"
)
)
*155 (Net
uid 3394,0
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 156,0
)
declText (MLText
uid 3395,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,108000,59000,108800"
st "s00_axi_arlock      : std_logic"
)
)
*156 (Net
uid 3396,0
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 28
suid 157,0
)
declText (MLText
uid 3397,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,104800,69000,105600"
st "s00_axi_arcache     : std_logic_vector(3 downto 0)"
)
)
*157 (Net
uid 3398,0
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 33
suid 158,0
)
declText (MLText
uid 3399,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,108800,69000,109600"
st "s00_axi_arprot      : std_logic_vector(2 downto 0)"
)
)
*158 (Net
uid 3400,0
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 34
suid 159,0
)
declText (MLText
uid 3401,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,109600,69000,110400"
st "s00_axi_arqos       : std_logic_vector(3 downto 0)"
)
)
*159 (Net
uid 3402,0
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 35
suid 160,0
)
declText (MLText
uid 3403,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,110400,69000,111200"
st "s00_axi_arregion    : std_logic_vector(3 downto 0)"
)
)
*160 (Net
uid 3404,0
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 37
suid 161,0
)
declText (MLText
uid 3405,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,112000,80500,112800"
st "s00_axi_aruser      : std_logic_vector(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
)
)
*161 (Net
uid 3406,0
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 162,0
)
declText (MLText
uid 3407,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,112800,59000,113600"
st "s00_axi_arvalid     : std_logic"
)
)
*162 (Net
uid 3408,0
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 163,0
)
declText (MLText
uid 3409,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,124000,59000,124800"
st "s00_axi_rready      : std_logic"
)
)
*163 (Net
uid 3410,0
lang 2
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 96
suid 164,0
)
declText (MLText
uid 3411,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,204800,59000,205600"
st "s00_axi_awready     : std_logic"
)
)
*164 (Net
uid 3412,0
lang 2
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 107
suid 165,0
)
declText (MLText
uid 3413,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,213600,59000,214400"
st "s00_axi_wready      : std_logic"
)
)
*165 (Net
uid 3414,0
lang 2
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 97
suid 166,0
)
declText (MLText
uid 3415,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,205600,78500,206400"
st "s00_axi_bid         : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*166 (Net
uid 3416,0
lang 2
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 98
suid 167,0
)
declText (MLText
uid 3417,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,206400,69000,207200"
st "s00_axi_bresp       : std_logic_vector(1 downto 0)"
)
)
*167 (Net
uid 3418,0
lang 2
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 99
suid 168,0
)
declText (MLText
uid 3419,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,207200,80000,208000"
st "s00_axi_buser       : std_logic_vector(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
)
)
*168 (Net
uid 3420,0
lang 2
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 169,0
)
declText (MLText
uid 3421,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,208000,59000,208800"
st "s00_axi_bvalid      : std_logic"
)
)
*169 (Net
uid 3422,0
lang 2
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 170,0
)
declText (MLText
uid 3423,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,204000,59000,204800"
st "s00_axi_arready     : std_logic"
)
)
*170 (Net
uid 3424,0
lang 2
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 102
suid 171,0
)
declText (MLText
uid 3425,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,209600,78500,210400"
st "s00_axi_rid         : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*171 (Net
uid 3426,0
lang 2
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 101
suid 172,0
)
declText (MLText
uid 3427,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,208800,79500,209600"
st "s00_axi_rdata       : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*172 (Net
uid 3428,0
lang 2
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 104
suid 173,0
)
declText (MLText
uid 3429,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,211200,69000,212000"
st "s00_axi_rresp       : std_logic_vector(1 downto 0)"
)
)
*173 (Net
uid 3430,0
lang 2
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 174,0
)
declText (MLText
uid 3431,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,210400,59000,211200"
st "s00_axi_rlast       : std_logic"
)
)
*174 (Net
uid 3432,0
lang 2
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 105
suid 175,0
)
declText (MLText
uid 3433,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,212000,80000,212800"
st "s00_axi_ruser       : std_logic_vector(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
)
)
*175 (Net
uid 3434,0
lang 2
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 176,0
)
declText (MLText
uid 3435,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,212800,59000,213600"
st "s00_axi_rvalid      : std_logic"
)
)
*176 (Net
uid 3448,0
lang 2
decl (Decl
n "reset"
t "std_logic"
posAdd 0
o 118
suid 183,0
)
declText (MLText
uid 3449,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,91200,62500,92000"
st "signal reset               : std_logic"
)
)
*177 (Net
uid 3450,0
lang 2
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 115
suid 184,0
)
declText (MLText
uid 3451,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,78400,62500,80000"
st "-- Users to add ports here
signal clk                 : std_logic"
)
)
*178 (Net
uid 3452,0
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 43
suid 185,0
)
declText (MLText
uid 3453,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,116800,69000,117600"
st "s00_axi_awlen       : std_logic_vector(7 downto 0)"
)
)
*179 (Net
uid 3454,0
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 39
suid 186,0
)
declText (MLText
uid 3455,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,113600,79500,114400"
st "s00_axi_awaddr      : std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*180 (Net
uid 3456,0
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 187,0
)
declText (MLText
uid 3457,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,105600,59000,106400"
st "s00_axi_aresetn     : std_logic"
)
)
*181 (Net
uid 3458,0
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
posAdd 0
o 25
suid 188,0
)
declText (MLText
uid 3459,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,96800,65500,103200"
st "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI
s00_axi_aclk        : std_logic"
)
)
*182 (Net
uid 3460,0
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 42
suid 189,0
)
declText (MLText
uid 3461,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,116000,78500,116800"
st "s00_axi_awid        : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*183 (Net
uid 3462,0
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
preAdd 0
posAdd 0
o 55
suid 190,0
)
declText (MLText
uid 3463,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,126400,81500,127200"
st "s00_axi_wstrb       : std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
)
)
*184 (Net
uid 3464,0
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 53
suid 191,0
)
declText (MLText
uid 3465,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,124800,79500,125600"
st "s00_axi_wdata       : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*185 (Net
uid 3466,0
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 192,0
)
declText (MLText
uid 3467,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,122400,59000,123200"
st "s00_axi_awvalid     : std_logic"
)
)
*186 (Net
uid 3468,0
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 49
suid 193,0
)
declText (MLText
uid 3469,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,121600,80500,122400"
st "s00_axi_awuser      : std_logic_vector(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
)
)
*187 (Net
uid 3470,0
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 47
suid 194,0
)
declText (MLText
uid 3471,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,120000,69000,120800"
st "s00_axi_awregion    : std_logic_vector(3 downto 0)"
)
)
*188 (Net
uid 3472,0
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 46
suid 195,0
)
declText (MLText
uid 3473,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,119200,69000,120000"
st "s00_axi_awqos       : std_logic_vector(3 downto 0)"
)
)
*189 (Net
uid 3474,0
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 45
suid 196,0
)
declText (MLText
uid 3475,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,118400,69000,119200"
st "s00_axi_awprot      : std_logic_vector(2 downto 0)"
)
)
*190 (Net
uid 3476,0
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 41
suid 197,0
)
declText (MLText
uid 3477,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,115200,69000,116000"
st "s00_axi_awcache     : std_logic_vector(3 downto 0)"
)
)
*191 (Net
uid 3478,0
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 198,0
)
declText (MLText
uid 3479,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,117600,59000,118400"
st "s00_axi_awlock      : std_logic"
)
)
*192 (Net
uid 3480,0
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 40
suid 199,0
)
declText (MLText
uid 3481,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,114400,69000,115200"
st "s00_axi_awburst     : std_logic_vector(1 downto 0)"
)
)
*193 (Net
uid 3482,0
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 48
suid 200,0
)
declText (MLText
uid 3483,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,120800,69000,121600"
st "s00_axi_awsize      : std_logic_vector(2 downto 0)"
)
)
*194 (PortIoOut
uid 9482,0
shape (CompositeShape
uid 9483,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 9484,0
sl 0
ro 270
xt "121500,178625,123000,179375"
)
(Line
uid 9485,0
sl 0
ro 270
xt "121000,179000,121500,179000"
pts [
"121000,179000"
"121500,179000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 9486,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9487,0
va (VaSet
font "arial,8,0"
)
xt "124000,178500,125300,179500"
st "irq"
blo "124000,179300"
tm "WireNameMgr"
)
)
)
*195 (Net
uid 10404,0
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 108
suid 487,0
)
declText (MLText
uid 10405,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27500,800"
st "sbus_addr           : std_logic_vector(15 downto 0)"
)
)
*196 (Net
uid 10410,0
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 111
suid 488,0
)
declText (MLText
uid 10411,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27500,800"
st "sbus_wdata          : std_logic_vector(31 downto 0)"
)
)
*197 (Net
uid 10416,0
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 59
suid 489,0
)
declText (MLText
uid 10417,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27500,800"
st "sbus_rdata          : std_logic_vector(31 downto 0)"
)
)
*198 (Net
uid 10422,0
decl (Decl
n "sbus_we"
t "std_logic"
o 112
suid 490,0
)
declText (MLText
uid 10423,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "sbus_we             : std_logic"
)
)
*199 (Net
uid 10428,0
decl (Decl
n "sbus_rd"
t "std_logic"
o 110
suid 491,0
)
declText (MLText
uid 10429,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "sbus_rd             : std_logic"
)
)
*200 (Net
uid 10434,0
decl (Decl
n "sbus_ack"
t "std_logic"
o 58
suid 492,0
)
declText (MLText
uid 10435,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "sbus_ack            : std_logic"
)
)
*201 (Net
uid 10626,0
decl (Decl
n "irq"
t "std_logic"
o 94
suid 496,0
)
declText (MLText
uid 10627,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "irq                 : std_logic"
)
)
*202 (Net
uid 12205,0
decl (Decl
n "sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 109
suid 510,0
)
declText (MLText
uid 12206,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27000,800"
st "sbus_be             : std_logic_vector(3 downto 0)"
)
)
*203 (HdlText
uid 12338,0
optionalChildren [
*204 (EmbeddedText
uid 12344,0
commentText (CommentText
uid 12345,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 12346,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "145000,87000,154000,91000"
)
oxt "0,0,18000,5000"
text (MLText
uid 12347,0
va (VaSet
font "arial,8,0"
)
xt "145200,87200,154200,91200"
st "
-- constant logic values
hi <= '1';
lo <= '0';                                     
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 9000
)
)
)
]
shape (Rectangle
uid 12339,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "145000,82000,154000,87000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12340,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*205 (Text
uid 12341,0
va (VaSet
font "arial,8,1"
)
xt "146150,83000,153450,84000"
st "constant_values2"
blo "146150,83800"
tm "HdlTextNameMgr"
)
*206 (Text
uid 12342,0
va (VaSet
font "arial,8,1"
)
xt "146150,84000,146950,85000"
st "9"
blo "146150,84800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 12343,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "145250,85250,146750,86750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*207 (Net
uid 12478,0
lang 2
decl (Decl
n "hi"
t "std_logic"
o 116
suid 513,0
)
declText (MLText
uid 12479,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,20500,800"
st "signal hi                  : std_logic"
)
)
*208 (Net
uid 12480,0
decl (Decl
n "lo"
t "std_logic"
o 117
suid 514,0
)
declText (MLText
uid 12481,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "92000,37600,112500,38400"
st "signal lo                  : std_logic"
)
)
*209 (Net
uid 12657,0
lang 2
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 60
suid 519,0
)
declText (MLText
uid 12658,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,33500,800"
st "sync_i              : std_logic_vector(C_SYNC_WIDTH-1 downto 0)"
)
)
*210 (PortIoOut
uid 13414,0
shape (CompositeShape
uid 13415,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13416,0
sl 0
ro 270
xt "123750,82625,125250,83375"
)
(Line
uid 13417,0
sl 0
ro 270
xt "123250,83000,123750,83000"
pts [
"123250,83000"
"123750,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13418,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13419,0
va (VaSet
font "arial,8,0"
)
xt "126000,82500,129900,83500"
st "sbus_addr"
blo "126000,83300"
tm "WireNameMgr"
)
)
)
*211 (PortIoOut
uid 13420,0
shape (CompositeShape
uid 13421,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13422,0
sl 0
ro 270
xt "123750,83625,125250,84375"
)
(Line
uid 13423,0
sl 0
ro 270
xt "123250,84000,123750,84000"
pts [
"123250,84000"
"123750,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13424,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13425,0
va (VaSet
font "arial,8,0"
)
xt "126000,83500,130800,84500"
st "sbus_wdata"
blo "126000,84300"
tm "WireNameMgr"
)
)
)
*212 (PortIoOut
uid 13432,0
shape (CompositeShape
uid 13433,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13434,0
sl 0
ro 270
xt "123750,86625,125250,87375"
)
(Line
uid 13435,0
sl 0
ro 270
xt "123250,87000,123750,87000"
pts [
"123250,87000"
"123750,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13436,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13437,0
va (VaSet
font "arial,8,0"
)
xt "126000,86500,129400,87500"
st "sbus_we"
blo "126000,87300"
tm "WireNameMgr"
)
)
)
*213 (PortIoOut
uid 13438,0
shape (CompositeShape
uid 13439,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13440,0
sl 0
ro 270
xt "123500,85625,125000,86375"
)
(Line
uid 13441,0
sl 0
ro 270
xt "123000,86000,123500,86000"
pts [
"123000,86000"
"123500,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13442,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13443,0
va (VaSet
font "arial,8,0"
)
xt "126000,85500,129200,86500"
st "sbus_be"
blo "126000,86300"
tm "WireNameMgr"
)
)
)
*214 (PortIoOut
uid 13444,0
shape (CompositeShape
uid 13445,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13446,0
sl 0
ro 270
xt "123750,87625,125250,88375"
)
(Line
uid 13447,0
sl 0
ro 270
xt "123250,88000,123750,88000"
pts [
"123250,88000"
"123750,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13448,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13449,0
va (VaSet
font "arial,8,0"
)
xt "126000,87500,129100,88500"
st "sbus_rd"
blo "126000,88300"
tm "WireNameMgr"
)
)
)
*215 (PortIoIn
uid 13450,0
shape (CompositeShape
uid 13451,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13452,0
sl 0
ro 90
xt "123750,84625,125250,85375"
)
(Line
uid 13453,0
sl 0
ro 90
xt "123250,85000,123750,85000"
pts [
"123750,85000"
"123250,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13454,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13455,0
va (VaSet
font "arial,8,0"
)
xt "126000,84500,130500,85500"
st "sbus_rdata"
blo "126000,85300"
tm "WireNameMgr"
)
)
)
*216 (PortIoIn
uid 13456,0
shape (CompositeShape
uid 13457,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13458,0
sl 0
ro 90
xt "123750,88625,125250,89375"
)
(Line
uid 13459,0
sl 0
ro 90
xt "123250,89000,123750,89000"
pts [
"123750,89000"
"123250,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13460,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13461,0
va (VaSet
font "arial,8,0"
)
xt "126000,88500,129600,89500"
st "sbus_ack"
blo "126000,89300"
tm "WireNameMgr"
)
)
)
*217 (Net
uid 13462,0
lang 2
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 113
suid 522,0
)
declText (MLText
uid 13463,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,33500,800"
st "sync_o              : std_logic_vector(C_SYNC_WIDTH-1 downto 0)"
)
)
*218 (PortIoIn
uid 13552,0
shape (CompositeShape
uid 13553,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13554,0
sl 0
ro 90
xt "125500,115625,127000,116375"
)
(Line
uid 13555,0
sl 0
ro 90
xt "125000,116000,125500,116000"
pts [
"125500,116000"
"125000,116000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13556,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13557,0
va (VaSet
font "arial,8,0"
)
xt "128000,115500,130600,116500"
st "sync_i"
blo "128000,116300"
tm "WireNameMgr"
)
)
)
*219 (PortIoOut
uid 13558,0
shape (CompositeShape
uid 13559,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13560,0
sl 0
ro 270
xt "125500,114625,127000,115375"
)
(Line
uid 13561,0
sl 0
ro 270
xt "125000,115000,125500,115000"
pts [
"125000,115000"
"125500,115000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13562,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13563,0
va (VaSet
font "arial,8,0"
)
xt "128000,114500,130800,115500"
st "sync_o"
blo "128000,115300"
tm "WireNameMgr"
)
)
)
*220 (Net
uid 13568,0
decl (Decl
n "xfer_done"
t "std_logic"
o 114
suid 525,0
)
declText (MLText
uid 13569,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "xfer_done           : std_logic"
)
)
*221 (PortIoOut
uid 13574,0
shape (CompositeShape
uid 13575,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13576,0
sl 0
ro 270
xt "124500,128625,126000,129375"
)
(Line
uid 13577,0
sl 0
ro 270
xt "124000,129000,124500,129000"
pts [
"124000,129000"
"124500,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13578,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13579,0
va (VaSet
font "arial,8,0"
)
xt "127000,128500,130700,129500"
st "xfer_done"
blo "127000,129300"
tm "WireNameMgr"
)
)
)
*222 (Net
uid 13580,0
decl (Decl
n "xfer_sync_ext"
t "std_logic"
o 61
suid 526,0
)
declText (MLText
uid 13581,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "xfer_sync_ext       : std_logic"
)
)
*223 (PortIoIn
uid 13586,0
shape (CompositeShape
uid 13587,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13588,0
sl 0
ro 90
xt "124500,127625,126000,128375"
)
(Line
uid 13589,0
sl 0
ro 90
xt "124000,128000,124500,128000"
pts [
"124500,128000"
"124000,128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13590,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13591,0
va (VaSet
font "arial,8,0"
)
xt "127000,127500,132500,128500"
st "xfer_sync_ext"
blo "127000,128300"
tm "WireNameMgr"
)
)
)
*224 (PortIoIn
uid 14175,0
shape (CompositeShape
uid 14176,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14177,0
sl 0
ro 90
xt "120500,93625,122000,94375"
)
(Line
uid 14178,0
sl 0
ro 90
xt "120000,94000,120500,94000"
pts [
"120500,94000"
"120000,94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14179,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14180,0
va (VaSet
font "arial,8,0"
)
xt "123000,93500,128300,94500"
st "dma_rd_addr"
blo "123000,94300"
tm "WireNameMgr"
)
)
)
*225 (PortIoOut
uid 14181,0
shape (CompositeShape
uid 14182,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14183,0
sl 0
ro 270
xt "120500,94625,122000,95375"
)
(Line
uid 14184,0
sl 0
ro 270
xt "120000,95000,120500,95000"
pts [
"120000,95000"
"120500,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14185,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14186,0
va (VaSet
font "arial,8,0"
)
xt "123000,94500,127000,95500"
st "dma_rdata"
blo "123000,95300"
tm "WireNameMgr"
)
)
)
*226 (PortIoIn
uid 14187,0
shape (CompositeShape
uid 14188,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14189,0
sl 0
ro 90
xt "120500,95625,122000,96375"
)
(Line
uid 14190,0
sl 0
ro 90
xt "120000,96000,120500,96000"
pts [
"120500,96000"
"120000,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14191,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14192,0
va (VaSet
font "arial,8,0"
)
xt "123000,95500,131100,96500"
st "dma_rd_request_size"
blo "123000,96300"
tm "WireNameMgr"
)
)
)
*227 (PortIoOut
uid 14193,0
shape (CompositeShape
uid 14194,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14195,0
sl 0
ro 270
xt "120500,96625,122000,97375"
)
(Line
uid 14196,0
sl 0
ro 270
xt "120000,97000,120500,97000"
pts [
"120000,97000"
"120500,97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14197,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14198,0
va (VaSet
font "arial,8,0"
)
xt "123000,96500,129200,97500"
st "dma_rd_fifosize"
blo "123000,97300"
tm "WireNameMgr"
)
)
)
*228 (PortIoIn
uid 14199,0
shape (CompositeShape
uid 14200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14201,0
sl 0
ro 90
xt "120500,97625,122000,98375"
)
(Line
uid 14202,0
sl 0
ro 90
xt "120000,98000,120500,98000"
pts [
"120500,98000"
"120000,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14203,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14204,0
va (VaSet
font "arial,8,0"
)
xt "123000,97500,128700,98500"
st "dma_rd_mode"
blo "123000,98300"
tm "WireNameMgr"
)
)
)
*229 (PortIoIn
uid 14205,0
shape (CompositeShape
uid 14206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14207,0
sl 0
ro 90
xt "120500,98625,122000,99375"
)
(Line
uid 14208,0
sl 0
ro 90
xt "120000,99000,120500,99000"
pts [
"120500,99000"
"120000,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14209,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14210,0
va (VaSet
font "arial,8,0"
)
xt "123000,98500,126000,99500"
st "dma_rd"
blo "123000,99300"
tm "WireNameMgr"
)
)
)
*230 (PortIoIn
uid 14211,0
shape (CompositeShape
uid 14212,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14213,0
sl 0
ro 90
xt "120500,100625,122000,101375"
)
(Line
uid 14214,0
sl 0
ro 90
xt "120000,101000,120500,101000"
pts [
"120500,101000"
"120000,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14215,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14216,0
va (VaSet
font "arial,8,0"
)
xt "123000,100500,128500,101500"
st "dma_wr_addr"
blo "123000,101300"
tm "WireNameMgr"
)
)
)
*231 (PortIoIn
uid 14217,0
shape (CompositeShape
uid 14218,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14219,0
sl 0
ro 90
xt "120500,101625,122000,102375"
)
(Line
uid 14220,0
sl 0
ro 90
xt "120000,102000,120500,102000"
pts [
"120500,102000"
"120000,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14221,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14222,0
va (VaSet
font "arial,8,0"
)
xt "123000,101500,127300,102500"
st "dma_wdata"
blo "123000,102300"
tm "WireNameMgr"
)
)
)
*232 (PortIoIn
uid 14223,0
shape (CompositeShape
uid 14224,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14225,0
sl 0
ro 90
xt "120500,102625,122000,103375"
)
(Line
uid 14226,0
sl 0
ro 90
xt "120000,103000,120500,103000"
pts [
"120500,103000"
"120000,103000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14227,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14228,0
va (VaSet
font "arial,8,0"
)
xt "123000,102500,131300,103500"
st "dma_wr_request_size"
blo "123000,103300"
tm "WireNameMgr"
)
)
)
*233 (PortIoOut
uid 14229,0
shape (CompositeShape
uid 14230,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14231,0
sl 0
ro 270
xt "120500,103625,122000,104375"
)
(Line
uid 14232,0
sl 0
ro 270
xt "120000,104000,120500,104000"
pts [
"120000,104000"
"120500,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14233,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14234,0
va (VaSet
font "arial,8,0"
)
xt "123000,103500,129400,104500"
st "dma_wr_fifosize"
blo "123000,104300"
tm "WireNameMgr"
)
)
)
*234 (PortIoIn
uid 14235,0
shape (CompositeShape
uid 14236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14237,0
sl 0
ro 90
xt "120500,104625,122000,105375"
)
(Line
uid 14238,0
sl 0
ro 90
xt "120000,105000,120500,105000"
pts [
"120500,105000"
"120000,105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14239,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14240,0
va (VaSet
font "arial,8,0"
)
xt "123000,104500,128900,105500"
st "dma_wr_mode"
blo "123000,105300"
tm "WireNameMgr"
)
)
)
*235 (PortIoIn
uid 14241,0
shape (CompositeShape
uid 14242,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 14243,0
sl 0
ro 90
xt "120500,105625,122000,106375"
)
(Line
uid 14244,0
sl 0
ro 90
xt "120000,106000,120500,106000"
pts [
"120500,106000"
"120000,106000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 14245,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14246,0
va (VaSet
font "arial,8,0"
)
xt "123000,105500,126200,106500"
st "dma_wr"
blo "123000,106300"
tm "WireNameMgr"
)
)
)
*236 (Net
uid 14319,0
lang 2
decl (Decl
n "dma_rd_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 91
suid 527,0
)
declText (MLText
uid 14320,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27500,800"
st "dma_rd_fifosize     : std_logic_vector(15 downto 0)"
)
)
*237 (Net
uid 14321,0
lang 2
decl (Decl
n "dma_wr_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 24
suid 528,0
)
declText (MLText
uid 14322,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,28000,800"
st "dma_wr_request_size : std_logic_vector(31  downto 0)"
)
)
*238 (Net
uid 14323,0
lang 2
decl (Decl
n "dma_wr"
t "std_logic"
o 21
suid 529,0
)
declText (MLText
uid 14324,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "dma_wr              : std_logic"
)
)
*239 (Net
uid 14325,0
lang 2
decl (Decl
n "dma_wr_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 22
suid 530,0
)
declText (MLText
uid 14326,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,28000,800"
st "dma_wr_addr         : std_logic_vector(31  downto 0)"
)
)
*240 (Net
uid 14327,0
lang 2
decl (Decl
n "dma_rd_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 17
suid 531,0
)
declText (MLText
uid 14328,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,28000,800"
st "dma_rd_addr         : std_logic_vector(31  downto 0)"
)
)
*241 (Net
uid 14329,0
lang 2
decl (Decl
n "dma_rdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 92
suid 532,0
)
declText (MLText
uid 14330,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,38000,800"
st "dma_rdata           : std_logic_vector(C_M00_AXI_DATA_WIDTH-1  downto 0)"
)
)
*242 (Net
uid 14331,0
lang 2
decl (Decl
n "dma_wdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 20
suid 533,0
)
declText (MLText
uid 14332,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,38000,800"
st "dma_wdata           : std_logic_vector(C_M00_AXI_DATA_WIDTH-1  downto 0)"
)
)
*243 (Net
uid 14333,0
lang 2
decl (Decl
n "dma_wr_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 23
suid 534,0
)
declText (MLText
uid 14334,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27500,800"
st "dma_wr_mode         : std_logic_vector(3  downto 0)"
)
)
*244 (Net
uid 14335,0
lang 2
decl (Decl
n "dma_wr_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 93
suid 535,0
)
declText (MLText
uid 14336,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27500,800"
st "dma_wr_fifosize     : std_logic_vector(15 downto 0)"
)
)
*245 (Net
uid 14337,0
lang 2
decl (Decl
n "dma_rd_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 18
suid 536,0
)
declText (MLText
uid 14338,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,27500,800"
st "dma_rd_mode         : std_logic_vector(3  downto 0)"
)
)
*246 (Net
uid 14339,0
lang 2
decl (Decl
n "dma_rd"
t "std_logic"
o 16
suid 537,0
)
declText (MLText
uid 14340,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,17000,800"
st "dma_rd              : std_logic"
)
)
*247 (Net
uid 14341,0
lang 2
decl (Decl
n "dma_rd_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 19
suid 538,0
)
declText (MLText
uid 14342,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,28000,800"
st "dma_rd_request_size : std_logic_vector(31  downto 0)"
)
)
*248 (SaComponent
uid 14901,0
optionalChildren [
*249 (CptPort
uid 14437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,130625,65000,131375"
)
tg (CPTG
uid 14439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14440,0
va (VaSet
font "arial,8,0"
)
xt "66000,130500,72300,131500"
st "M00_AXI_ACLK"
blo "66000,131300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ACLK"
t "std_logic"
prec "-- Global Clock Signal."
preAdd 0
posAdd 0
o 1
suid 5,0
)
)
)
*250 (CptPort
uid 14441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14442,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,163625,65000,164375"
)
tg (CPTG
uid 14443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14444,0
va (VaSet
font "arial,8,0"
)
xt "66000,163500,86900,164500"
st "M00_AXI_ARADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "66000,164300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 62
suid 6,0
)
)
)
*251 (CptPort
uid 14445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14446,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,166625,65000,167375"
)
tg (CPTG
uid 14447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14448,0
va (VaSet
font "arial,8,0"
)
xt "66000,166500,76700,167500"
st "M00_AXI_ARBURST : (1:0)"
blo "66000,167300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 63
suid 7,0
)
)
)
*252 (CptPort
uid 14449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14450,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,168625,65000,169375"
)
tg (CPTG
uid 14451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14452,0
va (VaSet
font "arial,8,0"
)
xt "66000,168500,76800,169500"
st "M00_AXI_ARCACHE : (3:0)"
blo "66000,169300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 64
suid 8,0
)
)
)
*253 (CptPort
uid 14453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,131625,65000,132375"
)
tg (CPTG
uid 14455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14456,0
va (VaSet
font "arial,8,0"
)
xt "66000,131500,74000,132500"
st "M00_AXI_ARESETN"
blo "66000,132300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Singal. This Signal is Active Low"
preAdd 0
posAdd 0
o 2
suid 9,0
)
)
)
*254 (CptPort
uid 14457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14458,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,162625,65000,163375"
)
tg (CPTG
uid 14459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14460,0
va (VaSet
font "arial,8,0"
)
xt "66000,162500,83500,163500"
st "M00_AXI_ARID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "66000,163300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 65
suid 10,0
)
)
)
*255 (CptPort
uid 14461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14462,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,164625,65000,165375"
)
tg (CPTG
uid 14463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14464,0
va (VaSet
font "arial,8,0"
)
xt "66000,164500,75500,165500"
st "M00_AXI_ARLEN : (7:0)"
blo "66000,165300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 66
suid 11,0
)
)
)
*256 (CptPort
uid 14465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14466,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,167625,65000,168375"
)
tg (CPTG
uid 14467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14468,0
va (VaSet
font "arial,8,0"
)
xt "66000,167500,73500,168500"
st "M00_AXI_ARLOCK"
blo "66000,168300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 67
suid 12,0
)
)
)
*257 (CptPort
uid 14469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14470,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,169625,65000,170375"
)
tg (CPTG
uid 14471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14472,0
va (VaSet
font "arial,8,0"
)
xt "66000,169500,76200,170500"
st "M00_AXI_ARPROT : (2:0)"
blo "66000,170300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 68
suid 13,0
)
)
)
*258 (CptPort
uid 14473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14474,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,170625,65000,171375"
)
tg (CPTG
uid 14475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14476,0
va (VaSet
font "arial,8,0"
)
xt "66000,170500,75700,171500"
st "M00_AXI_ARQOS : (3:0)"
blo "66000,171300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 69
suid 14,0
)
)
)
*259 (CptPort
uid 14477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,174625,65000,175375"
)
tg (CPTG
uid 14479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14480,0
va (VaSet
font "arial,8,0"
)
xt "66000,174500,74100,175500"
st "M00_AXI_ARREADY"
blo "66000,175300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 3
suid 15,0
)
)
)
*260 (CptPort
uid 14481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14482,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,165625,65000,166375"
)
tg (CPTG
uid 14483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14484,0
va (VaSet
font "arial,8,0"
)
xt "66000,165500,75700,166500"
st "M00_AXI_ARSIZE : (2:0)"
blo "66000,166300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 70
suid 16,0
)
)
)
*261 (CptPort
uid 14485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14486,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,172625,65000,173375"
)
tg (CPTG
uid 14487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14488,0
va (VaSet
font "arial,8,0"
)
xt "66000,172500,87800,173500"
st "M00_AXI_ARUSER : (C_M00_AXI_ARUSER_WIDTH-1:0)"
blo "66000,173300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 71
suid 17,0
)
)
)
*262 (CptPort
uid 14489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14490,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,173625,65000,174375"
)
tg (CPTG
uid 14491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14492,0
va (VaSet
font "arial,8,0"
)
xt "66000,173500,73600,174500"
st "M00_AXI_ARVALID"
blo "66000,174300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 72
suid 18,0
)
)
)
*263 (CptPort
uid 14493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14494,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,134625,65000,135375"
)
tg (CPTG
uid 14495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14496,0
va (VaSet
font "arial,8,0"
)
xt "66000,134500,87100,135500"
st "M00_AXI_AWADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "66000,135300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 73
suid 19,0
)
)
)
*264 (CptPort
uid 14497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14498,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,137625,65000,138375"
)
tg (CPTG
uid 14499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14500,0
va (VaSet
font "arial,8,0"
)
xt "66000,137500,76900,138500"
st "M00_AXI_AWBURST : (1:0)"
blo "66000,138300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 74
suid 20,0
)
)
)
*265 (CptPort
uid 14501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14502,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,139625,65000,140375"
)
tg (CPTG
uid 14503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14504,0
va (VaSet
font "arial,8,0"
)
xt "66000,139500,77000,140500"
st "M00_AXI_AWCACHE : (3:0)"
blo "66000,140300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 75
suid 21,0
)
)
)
*266 (CptPort
uid 14505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14506,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,133625,65000,134375"
)
tg (CPTG
uid 14507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14508,0
va (VaSet
font "arial,8,0"
)
xt "66000,133500,83700,134500"
st "M00_AXI_AWID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "66000,134300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 76
suid 22,0
)
)
)
*267 (CptPort
uid 14509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14510,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,135625,65000,136375"
)
tg (CPTG
uid 14511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14512,0
va (VaSet
font "arial,8,0"
)
xt "66000,135500,75700,136500"
st "M00_AXI_AWLEN : (7:0)"
blo "66000,136300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 77
suid 23,0
)
)
)
*268 (CptPort
uid 14513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14514,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,138625,65000,139375"
)
tg (CPTG
uid 14515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14516,0
va (VaSet
font "arial,8,0"
)
xt "66000,138500,73700,139500"
st "M00_AXI_AWLOCK"
blo "66000,139300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 78
suid 24,0
)
)
)
*269 (CptPort
uid 14517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14518,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,140625,65000,141375"
)
tg (CPTG
uid 14519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14520,0
va (VaSet
font "arial,8,0"
)
xt "66000,140500,76400,141500"
st "M00_AXI_AWPROT : (2:0)"
blo "66000,141300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 79
suid 25,0
)
)
)
*270 (CptPort
uid 14521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14522,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,141625,65000,142375"
)
tg (CPTG
uid 14523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14524,0
va (VaSet
font "arial,8,0"
)
xt "66000,141500,75900,142500"
st "M00_AXI_AWQOS : (3:0)"
blo "66000,142300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 80
suid 26,0
)
)
)
*271 (CptPort
uid 14525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,145625,65000,146375"
)
tg (CPTG
uid 14527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14528,0
va (VaSet
font "arial,8,0"
)
xt "66000,145500,74300,146500"
st "M00_AXI_AWREADY"
blo "66000,146300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 4
suid 27,0
)
)
)
*272 (CptPort
uid 14529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14530,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,136625,65000,137375"
)
tg (CPTG
uid 14531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14532,0
va (VaSet
font "arial,8,0"
)
xt "66000,136500,75900,137500"
st "M00_AXI_AWSIZE : (2:0)"
blo "66000,137300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 81
suid 28,0
)
)
)
*273 (CptPort
uid 14533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14534,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,143625,65000,144375"
)
tg (CPTG
uid 14535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14536,0
va (VaSet
font "arial,8,0"
)
xt "66000,143500,88200,144500"
st "M00_AXI_AWUSER : (C_M00_AXI_AWUSER_WIDTH-1:0)"
blo "66000,144300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 82
suid 29,0
)
)
)
*274 (CptPort
uid 14537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14538,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,144625,65000,145375"
)
tg (CPTG
uid 14539,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14540,0
va (VaSet
font "arial,8,0"
)
xt "66000,144500,73800,145500"
st "M00_AXI_AWVALID"
blo "66000,145300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 83
suid 30,0
)
)
)
*275 (CptPort
uid 14541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,155625,65000,156375"
)
tg (CPTG
uid 14543,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14544,0
va (VaSet
font "arial,8,0"
)
xt "66000,155500,82900,156500"
st "M00_AXI_BID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "66000,156300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 5
suid 31,0
)
)
)
*276 (CptPort
uid 14545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14546,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,159625,65000,160375"
)
tg (CPTG
uid 14547,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14548,0
va (VaSet
font "arial,8,0"
)
xt "66000,159500,73500,160500"
st "M00_AXI_BREADY"
blo "66000,160300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 84
suid 32,0
)
)
)
*277 (CptPort
uid 14549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,156625,65000,157375"
)
tg (CPTG
uid 14551,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14552,0
va (VaSet
font "arial,8,0"
)
xt "66000,156500,75500,157500"
st "M00_AXI_BRESP : (1:0)"
blo "66000,157300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 6
suid 33,0
)
)
)
*278 (CptPort
uid 14553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,157625,65000,158375"
)
tg (CPTG
uid 14555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14556,0
va (VaSet
font "arial,8,0"
)
xt "66000,157500,86600,158500"
st "M00_AXI_BUSER : (C_M00_AXI_BUSER_WIDTH-1:0)"
blo "66000,158300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 7
suid 34,0
)
)
)
*279 (CptPort
uid 14557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,158625,65000,159375"
)
tg (CPTG
uid 14559,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14560,0
va (VaSet
font "arial,8,0"
)
xt "66000,158500,73000,159500"
st "M00_AXI_BVALID"
blo "66000,159300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 8
suid 35,0
)
)
)
*280 (CptPort
uid 14561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,178625,65000,179375"
)
tg (CPTG
uid 14563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14564,0
va (VaSet
font "arial,8,0"
)
xt "66000,178500,86000,179500"
st "M00_AXI_RDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "66000,179300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 9
suid 36,0
)
)
)
*281 (CptPort
uid 14565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,177625,65000,178375"
)
tg (CPTG
uid 14567,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14568,0
va (VaSet
font "arial,8,0"
)
xt "66000,177500,83000,178500"
st "M00_AXI_RID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "66000,178300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 10
suid 37,0
)
)
)
*282 (CptPort
uid 14569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,180625,65000,181375"
)
tg (CPTG
uid 14571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14572,0
va (VaSet
font "arial,8,0"
)
xt "66000,180500,72800,181500"
st "M00_AXI_RLAST"
blo "66000,181300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 11
suid 38,0
)
)
)
*283 (CptPort
uid 14573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14574,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,183625,65000,184375"
)
tg (CPTG
uid 14575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14576,0
va (VaSet
font "arial,8,0"
)
xt "66000,183500,73600,184500"
st "M00_AXI_RREADY"
blo "66000,184300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 85
suid 39,0
)
)
)
*284 (CptPort
uid 14577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,179625,65000,180375"
)
tg (CPTG
uid 14579,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14580,0
va (VaSet
font "arial,8,0"
)
xt "66000,179500,75600,180500"
st "M00_AXI_RRESP : (1:0)"
blo "66000,180300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 12
suid 40,0
)
)
)
*285 (CptPort
uid 14581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,181625,65000,182375"
)
tg (CPTG
uid 14583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14584,0
va (VaSet
font "arial,8,0"
)
xt "66000,181500,86800,182500"
st "M00_AXI_RUSER : (C_M00_AXI_RUSER_WIDTH-1:0)"
blo "66000,182300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 13
suid 41,0
)
)
)
*286 (CptPort
uid 14585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,182625,65000,183375"
)
tg (CPTG
uid 14587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14588,0
va (VaSet
font "arial,8,0"
)
xt "66000,182500,73100,183500"
st "M00_AXI_RVALID"
blo "66000,183300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 14
suid 42,0
)
)
)
*287 (CptPort
uid 14589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14590,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,147625,65000,148375"
)
tg (CPTG
uid 14591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14592,0
va (VaSet
font "arial,8,0"
)
xt "66000,147500,86200,148500"
st "M00_AXI_WDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "66000,148300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 86
suid 43,0
)
)
)
*288 (CptPort
uid 14593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14594,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,149625,65000,150375"
)
tg (CPTG
uid 14595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14596,0
va (VaSet
font "arial,8,0"
)
xt "66000,149500,73000,150500"
st "M00_AXI_WLAST"
blo "66000,150300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 87
suid 44,0
)
)
)
*289 (CptPort
uid 14597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14598,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,152625,65000,153375"
)
tg (CPTG
uid 14599,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14600,0
va (VaSet
font "arial,8,0"
)
xt "66000,152500,73800,153500"
st "M00_AXI_WREADY"
blo "66000,153300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 15
suid 45,0
)
)
)
*290 (CptPort
uid 14601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14602,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,148625,65000,149375"
)
tg (CPTG
uid 14603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14604,0
va (VaSet
font "arial,8,0"
)
xt "66000,148500,86800,149500"
st "M00_AXI_WSTRB : (C_M00_AXI_DATA_WIDTH/8-1:0)"
blo "66000,149300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 88
suid 46,0
)
)
)
*291 (CptPort
uid 14605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14606,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,150625,65000,151375"
)
tg (CPTG
uid 14607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14608,0
va (VaSet
font "arial,8,0"
)
xt "66000,150500,87200,151500"
st "M00_AXI_WUSER : (C_M00_AXI_WUSER_WIDTH-1:0)"
blo "66000,151300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 89
suid 47,0
)
)
)
*292 (CptPort
uid 14609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14610,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,151625,65000,152375"
)
tg (CPTG
uid 14611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14612,0
va (VaSet
font "arial,8,0"
)
xt "66000,151500,73300,152500"
st "M00_AXI_WVALID"
blo "66000,152300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 90
suid 48,0
)
)
)
*293 (CptPort
uid 14613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,93625,65000,94375"
)
tg (CPTG
uid 14615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14616,0
va (VaSet
font "arial,8,0"
)
xt "66000,93500,71200,94500"
st "s00_axi_aclk"
blo "66000,94300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
posAdd 0
o 25
suid 49,0
)
)
)
*294 (CptPort
uid 14617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,114625,65000,115375"
)
tg (CPTG
uid 14619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14620,0
va (VaSet
font "arial,8,0"
)
xt "66000,114500,85000,115500"
st "s00_axi_araddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "66000,115300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 26
suid 50,0
)
)
)
*295 (CptPort
uid 14621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,117625,65000,118375"
)
tg (CPTG
uid 14623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14624,0
va (VaSet
font "arial,8,0"
)
xt "66000,117500,74800,118500"
st "s00_axi_arburst : (1:0)"
blo "66000,118300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 27
suid 51,0
)
)
)
*296 (CptPort
uid 14625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,119625,65000,120375"
)
tg (CPTG
uid 14627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14628,0
va (VaSet
font "arial,8,0"
)
xt "66000,119500,75100,120500"
st "s00_axi_arcache : (3:0)"
blo "66000,120300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 28
suid 52,0
)
)
)
*297 (CptPort
uid 14629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,94625,65000,95375"
)
tg (CPTG
uid 14631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14632,0
va (VaSet
font "arial,8,0"
)
xt "66000,94500,72300,95500"
st "s00_axi_aresetn"
blo "66000,95300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 53,0
)
)
)
*298 (CptPort
uid 14633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,113625,65000,114375"
)
tg (CPTG
uid 14635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14636,0
va (VaSet
font "arial,8,0"
)
xt "66000,113500,82200,114500"
st "s00_axi_arid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "66000,114300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 30
suid 54,0
)
)
)
*299 (CptPort
uid 14637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,115625,65000,116375"
)
tg (CPTG
uid 14639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14640,0
va (VaSet
font "arial,8,0"
)
xt "66000,115500,74100,116500"
st "s00_axi_arlen : (7:0)"
blo "66000,116300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 31
suid 55,0
)
)
)
*300 (CptPort
uid 14641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,118625,65000,119375"
)
tg (CPTG
uid 14643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14644,0
va (VaSet
font "arial,8,0"
)
xt "66000,118500,71900,119500"
st "s00_axi_arlock"
blo "66000,119300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 56,0
)
)
)
*301 (CptPort
uid 14645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,120625,65000,121375"
)
tg (CPTG
uid 14647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14648,0
va (VaSet
font "arial,8,0"
)
xt "66000,120500,74400,121500"
st "s00_axi_arprot : (2:0)"
blo "66000,121300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 33
suid 57,0
)
)
)
*302 (CptPort
uid 14649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,121625,65000,122375"
)
tg (CPTG
uid 14651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14652,0
va (VaSet
font "arial,8,0"
)
xt "66000,121500,74300,122500"
st "s00_axi_arqos : (3:0)"
blo "66000,122300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 34
suid 58,0
)
)
)
*303 (CptPort
uid 14653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14654,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,84625,65000,85375"
)
tg (CPTG
uid 14655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14656,0
va (VaSet
font "arial,8,0"
)
xt "66000,84500,72400,85500"
st "s00_axi_arready"
blo "66000,85300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 97
suid 59,0
)
)
)
*304 (CptPort
uid 14657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,122625,65000,123375"
)
tg (CPTG
uid 14659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14660,0
va (VaSet
font "arial,8,0"
)
xt "66000,122500,75200,123500"
st "s00_axi_arregion : (3:0)"
blo "66000,123300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 35
suid 60,0
)
)
)
*305 (CptPort
uid 14661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,116625,65000,117375"
)
tg (CPTG
uid 14663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14664,0
va (VaSet
font "arial,8,0"
)
xt "66000,116500,74500,117500"
st "s00_axi_arsize : (2:0)"
blo "66000,117300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 36
suid 61,0
)
)
)
*306 (CptPort
uid 14665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,123625,65000,124375"
)
tg (CPTG
uid 14667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14668,0
va (VaSet
font "arial,8,0"
)
xt "66000,123500,86000,124500"
st "s00_axi_aruser : (C_S00_AXI_ARUSER_WIDTH-1:0)"
blo "66000,124300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 37
suid 62,0
)
)
)
*307 (CptPort
uid 14669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,124625,65000,125375"
)
tg (CPTG
uid 14671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14672,0
va (VaSet
font "arial,8,0"
)
xt "66000,124500,72100,125500"
st "s00_axi_arvalid"
blo "66000,125300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 63,0
)
)
)
*308 (CptPort
uid 14673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,96625,65000,97375"
)
tg (CPTG
uid 14675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14676,0
va (VaSet
font "arial,8,0"
)
xt "66000,96500,85300,97500"
st "s00_axi_awaddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "66000,97300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 39
suid 64,0
)
)
)
*309 (CptPort
uid 14677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,99625,65000,100375"
)
tg (CPTG
uid 14679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14680,0
va (VaSet
font "arial,8,0"
)
xt "66000,99500,75100,100500"
st "s00_axi_awburst : (1:0)"
blo "66000,100300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 40
suid 65,0
)
)
)
*310 (CptPort
uid 14681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,101625,65000,102375"
)
tg (CPTG
uid 14683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14684,0
va (VaSet
font "arial,8,0"
)
xt "66000,101500,75400,102500"
st "s00_axi_awcache : (3:0)"
blo "66000,102300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 41
suid 66,0
)
)
)
*311 (CptPort
uid 14685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,95625,65000,96375"
)
tg (CPTG
uid 14687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14688,0
va (VaSet
font "arial,8,0"
)
xt "66000,95500,82500,96500"
st "s00_axi_awid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "66000,96300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 42
suid 67,0
)
)
)
*312 (CptPort
uid 14689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,97625,65000,98375"
)
tg (CPTG
uid 14691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14692,0
va (VaSet
font "arial,8,0"
)
xt "66000,97500,74400,98500"
st "s00_axi_awlen : (7:0)"
blo "66000,98300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 43
suid 68,0
)
)
)
*313 (CptPort
uid 14693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,100625,65000,101375"
)
tg (CPTG
uid 14695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14696,0
va (VaSet
font "arial,8,0"
)
xt "66000,100500,72200,101500"
st "s00_axi_awlock"
blo "66000,101300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 69,0
)
)
)
*314 (CptPort
uid 14697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,102625,65000,103375"
)
tg (CPTG
uid 14699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14700,0
va (VaSet
font "arial,8,0"
)
xt "66000,102500,74700,103500"
st "s00_axi_awprot : (2:0)"
blo "66000,103300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 45
suid 70,0
)
)
)
*315 (CptPort
uid 14701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,103625,65000,104375"
)
tg (CPTG
uid 14703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14704,0
va (VaSet
font "arial,8,0"
)
xt "66000,103500,74600,104500"
st "s00_axi_awqos : (3:0)"
blo "66000,104300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 46
suid 71,0
)
)
)
*316 (CptPort
uid 14705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14706,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,79625,65000,80375"
)
tg (CPTG
uid 14707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14708,0
va (VaSet
font "arial,8,0"
)
xt "66000,79500,72700,80500"
st "s00_axi_awready"
blo "66000,80300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 98
suid 72,0
)
)
)
*317 (CptPort
uid 14709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,104625,65000,105375"
)
tg (CPTG
uid 14711,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14712,0
va (VaSet
font "arial,8,0"
)
xt "66000,104500,75500,105500"
st "s00_axi_awregion : (3:0)"
blo "66000,105300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 47
suid 73,0
)
)
)
*318 (CptPort
uid 14713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,98625,65000,99375"
)
tg (CPTG
uid 14715,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14716,0
va (VaSet
font "arial,8,0"
)
xt "66000,98500,74800,99500"
st "s00_axi_awsize : (2:0)"
blo "66000,99300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 48
suid 74,0
)
)
)
*319 (CptPort
uid 14717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,105625,65000,106375"
)
tg (CPTG
uid 14719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14720,0
va (VaSet
font "arial,8,0"
)
xt "66000,105500,86500,106500"
st "s00_axi_awuser : (C_S00_AXI_AWUSER_WIDTH-1:0)"
blo "66000,106300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 49
suid 75,0
)
)
)
*320 (CptPort
uid 14721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,106625,65000,107375"
)
tg (CPTG
uid 14723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14724,0
va (VaSet
font "arial,8,0"
)
xt "66000,106500,72400,107500"
st "s00_axi_awvalid"
blo "66000,107300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 76,0
)
)
)
*321 (CptPort
uid 14725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14726,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,80625,65000,81375"
)
tg (CPTG
uid 14727,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14728,0
va (VaSet
font "arial,8,0"
)
xt "66000,80500,81900,81500"
st "s00_axi_bid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "66000,81300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 99
suid 77,0
)
)
)
*322 (CptPort
uid 14729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14730,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,112625,65000,113375"
)
tg (CPTG
uid 14731,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14732,0
va (VaSet
font "arial,8,0"
)
xt "66000,112500,72100,113500"
st "s00_axi_bready"
blo "66000,113300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 78,0
)
)
)
*323 (CptPort
uid 14733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14734,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,81625,65000,82375"
)
tg (CPTG
uid 14735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14736,0
va (VaSet
font "arial,8,0"
)
xt "66000,81500,74300,82500"
st "s00_axi_bresp : (1:0)"
blo "66000,82300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 100
suid 79,0
)
)
)
*324 (CptPort
uid 14737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14738,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,82625,65000,83375"
)
tg (CPTG
uid 14739,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14740,0
va (VaSet
font "arial,8,0"
)
xt "66000,82500,85100,83500"
st "s00_axi_buser : (C_S00_AXI_BUSER_WIDTH-1:0)"
blo "66000,83300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 101
suid 80,0
)
)
)
*325 (CptPort
uid 14741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14742,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,83625,65000,84375"
)
tg (CPTG
uid 14743,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14744,0
va (VaSet
font "arial,8,0"
)
xt "66000,83500,71800,84500"
st "s00_axi_bvalid"
blo "66000,84300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 81,0
)
)
)
*326 (CptPort
uid 14745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14746,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,86625,65000,87375"
)
tg (CPTG
uid 14747,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14748,0
va (VaSet
font "arial,8,0"
)
xt "66000,86500,84300,87500"
st "s00_axi_rdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "66000,87300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 103
suid 82,0
)
)
)
*327 (CptPort
uid 14749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14750,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,85625,65000,86375"
)
tg (CPTG
uid 14751,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14752,0
va (VaSet
font "arial,8,0"
)
xt "66000,85500,81800,86500"
st "s00_axi_rid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "66000,86300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 104
suid 83,0
)
)
)
*328 (CptPort
uid 14753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14754,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,88625,65000,89375"
)
tg (CPTG
uid 14755,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14756,0
va (VaSet
font "arial,8,0"
)
xt "66000,88500,71300,89500"
st "s00_axi_rlast"
blo "66000,89300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 105
suid 84,0
)
)
)
*329 (CptPort
uid 14757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14758,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,125625,65000,126375"
)
tg (CPTG
uid 14759,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14760,0
va (VaSet
font "arial,8,0"
)
xt "66000,125500,72000,126500"
st "s00_axi_rready"
blo "66000,126300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 85,0
)
)
)
*330 (CptPort
uid 14761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14762,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,87625,65000,88375"
)
tg (CPTG
uid 14763,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14764,0
va (VaSet
font "arial,8,0"
)
xt "66000,87500,74200,88500"
st "s00_axi_rresp : (1:0)"
blo "66000,88300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 106
suid 86,0
)
)
)
*331 (CptPort
uid 14765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14766,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,89625,65000,90375"
)
tg (CPTG
uid 14767,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14768,0
va (VaSet
font "arial,8,0"
)
xt "66000,89500,85100,90500"
st "s00_axi_ruser : (C_S00_AXI_RUSER_WIDTH-1:0)"
blo "66000,90300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 107
suid 87,0
)
)
)
*332 (CptPort
uid 14769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14770,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,90625,65000,91375"
)
tg (CPTG
uid 14771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14772,0
va (VaSet
font "arial,8,0"
)
xt "66000,90500,71700,91500"
st "s00_axi_rvalid"
blo "66000,91300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 108
suid 88,0
)
)
)
*333 (CptPort
uid 14773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,107625,65000,108375"
)
tg (CPTG
uid 14775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14776,0
va (VaSet
font "arial,8,0"
)
xt "66000,107500,84600,108500"
st "s00_axi_wdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "66000,108300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 53
suid 89,0
)
)
)
*334 (CptPort
uid 14777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,109625,65000,110375"
)
tg (CPTG
uid 14779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14780,0
va (VaSet
font "arial,8,0"
)
xt "66000,109500,71600,110500"
st "s00_axi_wlast"
blo "66000,110300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 90,0
)
)
)
*335 (CptPort
uid 14781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14782,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,78625,65000,79375"
)
tg (CPTG
uid 14783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14784,0
va (VaSet
font "arial,8,0"
)
xt "66000,78500,72300,79500"
st "s00_axi_wready"
blo "66000,79300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 109
suid 91,0
)
)
)
*336 (CptPort
uid 14785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,108625,65000,109375"
)
tg (CPTG
uid 14787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14788,0
va (VaSet
font "arial,8,0"
)
xt "66000,108500,85700,109500"
st "s00_axi_wstrb : ((C_S00_AXI_DATA_WIDTH/8)-1:0)"
blo "66000,109300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
preAdd 0
posAdd 0
o 55
suid 92,0
)
)
)
*337 (CptPort
uid 14789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,110625,65000,111375"
)
tg (CPTG
uid 14791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14792,0
va (VaSet
font "arial,8,0"
)
xt "66000,110500,85600,111500"
st "s00_axi_wuser : (C_S00_AXI_WUSER_WIDTH-1:0)"
blo "66000,111300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 56
suid 93,0
)
)
)
*338 (CptPort
uid 14793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14794,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64250,111625,65000,112375"
)
tg (CPTG
uid 14795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14796,0
va (VaSet
font "arial,8,0"
)
xt "66000,111500,72000,112500"
st "s00_axi_wvalid"
blo "66000,112300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 94,0
)
)
)
*339 (CptPort
uid 14797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14798,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,181625,112750,182375"
)
tg (CPTG
uid 14799,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14800,0
va (VaSet
font "arial,8,0"
)
xt "108900,181500,111000,182500"
st "reset"
ju 2
blo "111000,182300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset"
t "std_logic"
posAdd 0
o 96
suid 175,0
)
)
)
*340 (CptPort
uid 14801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,183625,112750,184375"
)
tg (CPTG
uid 14803,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14804,0
va (VaSet
font "arial,8,0"
)
xt "109600,183500,111000,184500"
st "clk"
ju 2
blo "111000,184300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 91
suid 176,0
)
)
)
*341 (CptPort
uid 14805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,82625,112750,83375"
)
tg (CPTG
uid 14807,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14808,0
va (VaSet
font "arial,8,0"
)
xt "104100,82500,111000,83500"
st "sbus_addr : (15:0)"
ju 2
blo "111000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 110
suid 179,0
)
)
)
*342 (CptPort
uid 14809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,83625,112750,84375"
)
tg (CPTG
uid 14811,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14812,0
va (VaSet
font "arial,8,0"
)
xt "103600,83500,111000,84500"
st "sbus_wdata : (31:0)"
ju 2
blo "111000,84300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 113
suid 180,0
)
)
)
*343 (CptPort
uid 14813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,86625,112750,87375"
)
tg (CPTG
uid 14815,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14816,0
va (VaSet
font "arial,8,0"
)
xt "107600,86500,111000,87500"
st "sbus_we"
ju 2
blo "111000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_we"
t "std_logic"
o 114
suid 181,0
)
)
)
*344 (CptPort
uid 14817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,87625,112750,88375"
)
tg (CPTG
uid 14819,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14820,0
va (VaSet
font "arial,8,0"
)
xt "107900,87500,111000,88500"
st "sbus_rd"
ju 2
blo "111000,88300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_rd"
t "std_logic"
o 112
suid 182,0
)
)
)
*345 (CptPort
uid 14821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14822,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,84625,112750,85375"
)
tg (CPTG
uid 14823,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14824,0
va (VaSet
font "arial,8,0"
)
xt "103900,84500,111000,85500"
st "sbus_rdata : (31:0)"
ju 2
blo "111000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 59
suid 183,0
)
)
)
*346 (CptPort
uid 14825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14826,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,88625,112750,89375"
)
tg (CPTG
uid 14827,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14828,0
va (VaSet
font "arial,8,0"
)
xt "107400,88500,111000,89500"
st "sbus_ack"
ju 2
blo "111000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "sbus_ack"
t "std_logic"
o 58
suid 184,0
)
)
)
*347 (CptPort
uid 14829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,178625,112750,179375"
)
tg (CPTG
uid 14831,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14832,0
va (VaSet
font "arial,8,0"
)
xt "109700,178500,111000,179500"
st "irq"
ju 2
blo "111000,179300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "irq"
t "std_logic"
o 95
suid 186,0
)
)
)
*348 (CptPort
uid 14833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,85625,112750,86375"
)
tg (CPTG
uid 14835,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14836,0
va (VaSet
font "arial,8,0"
)
xt "105200,85500,111000,86500"
st "sbus_be : (3:0)"
ju 2
blo "111000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 111
suid 247,0
)
)
)
*349 (CptPort
uid 14837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14838,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,114625,112750,115375"
)
tg (CPTG
uid 14839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14840,0
va (VaSet
font "arial,8,0"
)
xt "98600,114500,111000,115500"
st "sync_o : (C_SYNC_WIDTH-1:0)"
ju 2
blo "111000,115300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 115
suid 254,0
)
)
)
*350 (CptPort
uid 14841,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14842,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,115625,112750,116375"
)
tg (CPTG
uid 14843,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14844,0
va (VaSet
font "arial,8,0"
)
xt "98800,115500,111000,116500"
st "sync_i : (C_SYNC_WIDTH-1:0)"
ju 2
blo "111000,116300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 60
suid 255,0
)
)
)
*351 (CptPort
uid 14845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,128625,112750,129375"
)
tg (CPTG
uid 14847,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14848,0
va (VaSet
font "arial,8,0"
)
xt "107300,128500,111000,129500"
st "xfer_done"
ju 2
blo "111000,129300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xfer_done"
t "std_logic"
o 116
suid 264,0
)
)
)
*352 (CptPort
uid 14849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14850,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,127625,112750,128375"
)
tg (CPTG
uid 14851,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14852,0
va (VaSet
font "arial,8,0"
)
xt "105500,127500,111000,128500"
st "xfer_sync_ext"
ju 2
blo "111000,128300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_sync_ext"
t "std_logic"
o 61
suid 265,0
)
)
)
*353 (CptPort
uid 14853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14854,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,93625,112750,94375"
)
tg (CPTG
uid 14855,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14856,0
va (VaSet
font "arial,8,0"
)
xt "102700,93500,111000,94500"
st "dma_rd_addr : (31:0)"
ju 2
blo "111000,94300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 17
suid 266,0
)
)
)
*354 (CptPort
uid 14857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,94625,112750,95375"
)
tg (CPTG
uid 14859,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14860,0
va (VaSet
font "arial,8,0"
)
xt "94000,94500,111000,95500"
st "dma_rdata : (C_M00_AXI_DATA_WIDTH-1:0)"
ju 2
blo "111000,95300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dma_rdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 93
suid 267,0
)
)
)
*355 (CptPort
uid 14861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14862,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,95625,112750,96375"
)
tg (CPTG
uid 14863,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14864,0
va (VaSet
font "arial,8,0"
)
xt "99900,95500,111000,96500"
st "dma_rd_request_size : (31:0)"
ju 2
blo "111000,96300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 19
suid 268,0
)
)
)
*356 (CptPort
uid 14865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14866,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,102625,112750,103375"
)
tg (CPTG
uid 14867,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14868,0
va (VaSet
font "arial,8,0"
)
xt "99700,102500,111000,103500"
st "dma_wr_request_size : (31:0)"
ju 2
blo "111000,103300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 24
suid 270,0
)
)
)
*357 (CptPort
uid 14869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14870,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,100625,112750,101375"
)
tg (CPTG
uid 14871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14872,0
va (VaSet
font "arial,8,0"
)
xt "102500,100500,111000,101500"
st "dma_wr_addr : (31:0)"
ju 2
blo "111000,101300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 22
suid 271,0
)
)
)
*358 (CptPort
uid 14873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14874,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,101625,112750,102375"
)
tg (CPTG
uid 14875,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14876,0
va (VaSet
font "arial,8,0"
)
xt "93700,101500,111000,102500"
st "dma_wdata : (C_M00_AXI_DATA_WIDTH-1:0)"
ju 2
blo "111000,102300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 20
suid 272,0
)
)
)
*359 (CptPort
uid 14877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14878,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,97625,112750,98375"
)
tg (CPTG
uid 14879,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14880,0
va (VaSet
font "arial,8,0"
)
xt "103100,97500,111000,98500"
st "dma_rd_mode : (3:0)"
ju 2
blo "111000,98300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 18
suid 275,0
)
)
)
*360 (CptPort
uid 14881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14882,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,104625,112750,105375"
)
tg (CPTG
uid 14883,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14884,0
va (VaSet
font "arial,8,0"
)
xt "102900,104500,111000,105500"
st "dma_wr_mode : (3:0)"
ju 2
blo "111000,105300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 23
suid 276,0
)
)
)
*361 (CptPort
uid 14885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14886,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,98625,112750,99375"
)
tg (CPTG
uid 14887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14888,0
va (VaSet
font "arial,8,0"
)
xt "108000,98500,111000,99500"
st "dma_rd"
ju 2
blo "111000,99300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd"
t "std_logic"
o 16
suid 277,0
)
)
)
*362 (CptPort
uid 14889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14890,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,105625,112750,106375"
)
tg (CPTG
uid 14891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14892,0
va (VaSet
font "arial,8,0"
)
xt "107800,105500,111000,106500"
st "dma_wr"
ju 2
blo "111000,106300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr"
t "std_logic"
o 21
suid 278,0
)
)
)
*363 (CptPort
uid 14893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,96625,112750,97375"
)
tg (CPTG
uid 14895,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14896,0
va (VaSet
font "arial,8,0"
)
xt "101800,96500,111000,97500"
st "dma_rd_fifosize : (15:0)"
ju 2
blo "111000,97300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dma_rd_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 92
suid 279,0
)
)
)
*364 (CptPort
uid 14897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,103625,112750,104375"
)
tg (CPTG
uid 14899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14900,0
va (VaSet
font "arial,8,0"
)
xt "101600,103500,111000,104500"
st "dma_wr_fifosize : (15:0)"
ju 2
blo "111000,104300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dma_wr_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 94
suid 280,0
)
)
)
]
shape (Rectangle
uid 14902,0
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "65000,77000,112000,195000"
)
oxt "15000,-5000,62000,113000"
ttg (MlTextGroup
uid 14903,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*365 (Text
uid 14904,0
va (VaSet
font "arial,8,1"
)
xt "89200,79000,95800,80000"
st "axi_dma_bridge"
blo "89200,79800"
tm "BdLibraryNameMgr"
)
*366 (Text
uid 14905,0
va (VaSet
font "arial,8,1"
)
xt "89200,80000,97500,81000"
st "top_axi_dma_bridge"
blo "89200,80800"
tm "CptNameMgr"
)
*367 (Text
uid 14906,0
va (VaSet
font "arial,8,1"
)
xt "89200,81000,91000,82000"
st "U_0"
blo "89200,81800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14907,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14908,0
text (MLText
uid 14909,0
va (VaSet
font "Courier New,8,0"
)
xt "65000,51400,108500,77000"
st "C_M00_AXI_ADDR_WIDTH             = 32                        ( integer          )  
C_M00_AXI_ARUSER_WIDTH           = C_M00_AXI_ARUSER_WIDTH    ( integer          )  
C_M00_AXI_AWUSER_WIDTH           = C_M00_AXI_AWUSER_WIDTH    ( integer          )  
C_M00_AXI_BURST_LEN              = 16                        ( integer          )  
C_M00_AXI_BUSER_WIDTH            = C_M00_AXI_BUSER_WIDTH     ( integer          )  
C_M00_AXI_DATA_WIDTH             = C_M00_AXI_DATA_WIDTH      ( integer          )  
C_M00_AXI_ID_WIDTH               = C_M00_AXI_ID_WIDTH        ( integer          )  
C_M00_AXI_RUSER_WIDTH            = C_M00_AXI_RUSER_WIDTH     ( integer          )  
-- Parameters of Axi Master Bus Interface M00_AXI
C_M00_AXI_TARGET_SLAVE_BASE_ADDR = x\"40000000\"               ( std_logic_vector )  
C_M00_AXI_WUSER_WIDTH            = C_M00_AXI_WUSER_WIDTH     ( integer          )  
C_S00_AXI_ADDR_WIDTH             = C_S00_AXI_ADDR_WIDTH      ( integer          )  
C_S00_AXI_ARUSER_WIDTH           = C_S00_AXI_ARUSER_WIDTH    ( integer          )  
C_S00_AXI_AWUSER_WIDTH           = C_S00_AXI_AWUSER_WIDTH    ( integer          )  
C_S00_AXI_BUSER_WIDTH            = C_S00_AXI_BUSER_WIDTH     ( integer          )  
C_S00_AXI_DATA_WIDTH             = 32                        ( integer          )  
-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI
C_S00_AXI_ID_WIDTH               = C_S00_AXI_ID_WIDTH        ( integer          )  
C_S00_AXI_RUSER_WIDTH            = C_S00_AXI_RUSER_WIDTH     ( integer          )  
C_S00_AXI_WUSER_WIDTH            = C_S00_AXI_WUSER_WIDTH     ( integer          )  
C_SLV_ADDR_WIDTH                 = 16                        ( integer          )  
C_SLV_DATA_WIDTH                 = 32                        ( integer          )  
C_SLOT_NUM                       = 30                        ( integer          )  
C_SYNC_WIDTH                     = 8                         ( integer          )  
C_CORE_CLK_FREQ                  = 100000000                 ( integer          )  
C_USE_TARGET_ADDR_FIFO           = true                      ( boolean          )  "
)
header ""
)
elements [
(GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "C_M00_AXI_ARUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "C_M00_AXI_AWUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
)
(GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "C_M00_AXI_BUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "C_M00_AXI_DATA_WIDTH"
)
(GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "C_M00_AXI_ID_WIDTH"
)
(GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "C_M00_AXI_RUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_TARGET_SLAVE_BASE_ADDR"
type "std_logic_vector"
value "x\"40000000\""
pr "-- Parameters of Axi Master Bus Interface M00_AXI"
apr 0
)
(GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "C_M00_AXI_WUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
)
(GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
(GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
)
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_SLOT_NUM"
type "integer"
value "30"
)
(GiElement
name "C_SYNC_WIDTH"
type "integer"
value "8"
)
(GiElement
name "C_CORE_CLK_FREQ"
type "integer"
value "100000000"
)
(GiElement
name "C_USE_TARGET_ADDR_FIFO"
type "boolean"
value "true"
)
]
)
viewicon (ZoomableIcon
uid 14910,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "65250,193250,66750,194750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*368 (Wire
uid 2840,0
shape (OrthoPolyLine
uid 2841,0
va (VaSet
vasetType 3
)
xt "41000,131000,64250,131000"
pts [
"41000,131000"
"64250,131000"
]
)
start &44
end &249
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2843,0
va (VaSet
font "arial,8,0"
)
xt "43000,130000,49300,131000"
st "M00_AXI_ACLK"
blo "43000,130800"
tm "WireNameMgr"
)
)
on &102
)
*369 (Wire
uid 2844,0
shape (OrthoPolyLine
uid 2845,0
va (VaSet
vasetType 3
)
xt "41000,132000,64250,132000"
pts [
"41000,132000"
"64250,132000"
]
)
start &43
end &253
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2847,0
va (VaSet
font "arial,8,0"
)
xt "43000,131000,51000,132000"
st "M00_AXI_ARESETN"
blo "43000,131800"
tm "WireNameMgr"
)
)
on &103
)
*370 (Wire
uid 2848,0
shape (OrthoPolyLine
uid 2849,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,158000,64250,158000"
pts [
"64250,158000"
"40750,158000"
]
)
start &278
end &38
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2851,0
va (VaSet
font "arial,8,0"
)
xt "42000,157000,62500,158000"
st "M00_AXI_BUSER : (C_M00_AXI_BUSER_WIDTH-1:0)"
blo "42000,157800"
tm "WireNameMgr"
)
)
on &104
)
*371 (Wire
uid 2852,0
shape (OrthoPolyLine
uid 2853,0
va (VaSet
vasetType 3
)
xt "40750,150000,64250,150000"
pts [
"40750,150000"
"64250,150000"
]
)
start &8
end &288
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2855,0
va (VaSet
font "arial,8,0"
)
xt "42000,149000,49000,150000"
st "M00_AXI_WLAST"
blo "42000,149800"
tm "WireNameMgr"
)
)
on &105
)
*372 (Wire
uid 2856,0
shape (OrthoPolyLine
uid 2857,0
va (VaSet
vasetType 3
)
xt "40750,168000,64250,168000"
pts [
"40750,168000"
"64250,168000"
]
)
start &22
end &256
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2859,0
va (VaSet
font "arial,8,0"
)
xt "42000,167000,49500,168000"
st "M00_AXI_ARLOCK"
blo "42000,167800"
tm "WireNameMgr"
)
)
on &106
)
*373 (Wire
uid 2860,0
shape (OrthoPolyLine
uid 2861,0
va (VaSet
vasetType 3
)
xt "40750,184000,64250,184000"
pts [
"40750,184000"
"64250,184000"
]
)
start &24
end &283
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2863,0
va (VaSet
font "arial,8,0"
)
xt "42000,183000,49600,184000"
st "M00_AXI_RREADY"
blo "42000,183800"
tm "WireNameMgr"
)
)
on &107
)
*374 (Wire
uid 2864,0
shape (OrthoPolyLine
uid 2865,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,156000,64250,156000"
pts [
"64250,156000"
"40750,156000"
]
)
start &275
end &3
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2867,0
va (VaSet
font "arial,8,0"
)
xt "42000,155000,58800,156000"
st "M00_AXI_BID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "42000,155800"
tm "WireNameMgr"
)
)
on &108
)
*375 (Wire
uid 2868,0
shape (OrthoPolyLine
uid 2869,0
va (VaSet
vasetType 3
)
xt "40750,145000,64250,145000"
pts [
"40750,145000"
"64250,145000"
]
)
start &12
end &274
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2871,0
va (VaSet
font "arial,8,0"
)
xt "43000,144000,50800,145000"
st "M00_AXI_AWVALID"
blo "43000,144800"
tm "WireNameMgr"
)
)
on &109
)
*376 (Wire
uid 2872,0
shape (OrthoPolyLine
uid 2873,0
va (VaSet
vasetType 3
)
xt "40750,174000,64250,174000"
pts [
"40750,174000"
"64250,174000"
]
)
start &39
end &262
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2875,0
va (VaSet
font "arial,8,0"
)
xt "42000,173000,49600,174000"
st "M00_AXI_ARVALID"
blo "42000,173800"
tm "WireNameMgr"
)
)
on &110
)
*377 (Wire
uid 2876,0
shape (OrthoPolyLine
uid 2877,0
va (VaSet
vasetType 3
)
xt "40750,160000,64250,160000"
pts [
"40750,160000"
"64250,160000"
]
)
start &34
end &276
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2879,0
va (VaSet
font "arial,8,0"
)
xt "42000,159000,49500,160000"
st "M00_AXI_BREADY"
blo "42000,159800"
tm "WireNameMgr"
)
)
on &111
)
*378 (Wire
uid 2880,0
shape (OrthoPolyLine
uid 2881,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,165000,64250,165000"
pts [
"40750,165000"
"64250,165000"
]
)
start &27
end &255
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2883,0
va (VaSet
font "arial,8,0"
)
xt "42000,164000,51500,165000"
st "M00_AXI_ARLEN : (7:0)"
blo "42000,164800"
tm "WireNameMgr"
)
)
on &112
)
*379 (Wire
uid 2884,0
shape (OrthoPolyLine
uid 2885,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,151000,64250,151000"
pts [
"40750,151000"
"64250,151000"
]
)
start &7
end &291
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2886,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2887,0
va (VaSet
font "arial,8,0"
)
xt "42000,150000,63200,151000"
st "M00_AXI_WUSER : (C_M00_AXI_WUSER_WIDTH-1:0)"
blo "42000,150800"
tm "WireNameMgr"
)
)
on &113
)
*380 (Wire
uid 2888,0
shape (OrthoPolyLine
uid 2889,0
va (VaSet
vasetType 3
)
xt "40750,159000,64250,159000"
pts [
"64250,159000"
"40750,159000"
]
)
start &279
end &36
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2891,0
va (VaSet
font "arial,8,0"
)
xt "42000,158000,49000,159000"
st "M00_AXI_BVALID"
blo "42000,158800"
tm "WireNameMgr"
)
)
on &114
)
*381 (Wire
uid 2892,0
shape (OrthoPolyLine
uid 2893,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,149000,64250,149000"
pts [
"40750,149000"
"64250,149000"
]
)
start &9
end &290
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2895,0
va (VaSet
font "arial,8,0"
)
xt "42000,148000,62800,149000"
st "M00_AXI_WSTRB : (C_M00_AXI_DATA_WIDTH/8-1:0)"
blo "42000,148800"
tm "WireNameMgr"
)
)
on &115
)
*382 (Wire
uid 2896,0
shape (OrthoPolyLine
uid 2897,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,148000,64250,148000"
pts [
"40750,148000"
"64250,148000"
]
)
start &10
end &287
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2899,0
va (VaSet
font "arial,8,0"
)
xt "42000,147000,62200,148000"
st "M00_AXI_WDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "42000,147800"
tm "WireNameMgr"
)
)
on &116
)
*383 (Wire
uid 2900,0
shape (OrthoPolyLine
uid 2901,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,163000,64250,163000"
pts [
"40750,163000"
"64250,163000"
]
)
start &32
end &254
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2903,0
va (VaSet
font "arial,8,0"
)
xt "42000,162000,59500,163000"
st "M00_AXI_ARID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "42000,162800"
tm "WireNameMgr"
)
)
on &117
)
*384 (Wire
uid 2904,0
shape (OrthoPolyLine
uid 2905,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,135000,64250,135000"
pts [
"40750,135000"
"64250,135000"
]
)
start &20
end &263
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2907,0
va (VaSet
font "arial,8,0"
)
xt "43000,134000,64100,135000"
st "M00_AXI_AWADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "43000,134800"
tm "WireNameMgr"
)
)
on &118
)
*385 (Wire
uid 2908,0
shape (OrthoPolyLine
uid 2909,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,141000,64250,141000"
pts [
"40750,141000"
"64250,141000"
]
)
start &15
end &269
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2911,0
va (VaSet
font "arial,8,0"
)
xt "43000,140000,53400,141000"
st "M00_AXI_AWPROT : (2:0)"
blo "43000,140800"
tm "WireNameMgr"
)
)
on &119
)
*386 (Wire
uid 2912,0
shape (OrthoPolyLine
uid 2913,0
va (VaSet
vasetType 3
)
xt "40750,175000,64250,175000"
pts [
"64250,175000"
"40750,175000"
]
)
start &259
end &37
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2914,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2915,0
va (VaSet
font "arial,8,0"
)
xt "42000,174000,50100,175000"
st "M00_AXI_ARREADY"
blo "42000,174800"
tm "WireNameMgr"
)
)
on &120
)
*387 (Wire
uid 2916,0
shape (OrthoPolyLine
uid 2917,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,164000,64250,164000"
pts [
"40750,164000"
"64250,164000"
]
)
start &29
end &250
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2919,0
va (VaSet
font "arial,8,0"
)
xt "42000,163000,62900,164000"
st "M00_AXI_ARADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "42000,163800"
tm "WireNameMgr"
)
)
on &121
)
*388 (Wire
uid 2920,0
shape (OrthoPolyLine
uid 2921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,142000,64250,142000"
pts [
"40750,142000"
"64250,142000"
]
)
start &14
end &270
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2923,0
va (VaSet
font "arial,8,0"
)
xt "43000,141000,52900,142000"
st "M00_AXI_AWQOS : (3:0)"
blo "43000,141800"
tm "WireNameMgr"
)
)
on &122
)
*389 (Wire
uid 2924,0
shape (OrthoPolyLine
uid 2925,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,144000,64250,144000"
pts [
"40750,144000"
"64250,144000"
]
)
start &13
end &273
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2927,0
va (VaSet
font "arial,8,0"
)
xt "43000,143000,65200,144000"
st "M00_AXI_AWUSER : (C_M00_AXI_AWUSER_WIDTH-1:0)"
blo "43000,143800"
tm "WireNameMgr"
)
)
on &123
)
*390 (Wire
uid 2928,0
shape (OrthoPolyLine
uid 2929,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,134000,64250,134000"
pts [
"41000,134000"
"64250,134000"
]
)
start &42
end &266
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2931,0
va (VaSet
font "arial,8,0"
)
xt "43000,133000,60700,134000"
st "M00_AXI_AWID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "43000,133800"
tm "WireNameMgr"
)
)
on &124
)
*391 (Wire
uid 2932,0
shape (OrthoPolyLine
uid 2933,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,180000,64250,180000"
pts [
"64250,180000"
"40750,180000"
]
)
start &284
end &31
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2935,0
va (VaSet
font "arial,8,0"
)
xt "42000,179000,51600,180000"
st "M00_AXI_RRESP : (1:0)"
blo "42000,179800"
tm "WireNameMgr"
)
)
on &125
)
*392 (Wire
uid 2936,0
shape (OrthoPolyLine
uid 2937,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,137000,64250,137000"
pts [
"41000,137000"
"64250,137000"
]
)
start &2
end &272
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2939,0
va (VaSet
font "arial,8,0"
)
xt "44000,136000,53900,137000"
st "M00_AXI_AWSIZE : (2:0)"
blo "44000,136800"
tm "WireNameMgr"
)
)
on &126
)
*393 (Wire
uid 2940,0
shape (OrthoPolyLine
uid 2941,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,136000,64250,136000"
pts [
"40750,136000"
"64250,136000"
]
)
start &19
end &267
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2943,0
va (VaSet
font "arial,8,0"
)
xt "43000,135000,52700,136000"
st "M00_AXI_AWLEN : (7:0)"
blo "43000,135800"
tm "WireNameMgr"
)
)
on &127
)
*394 (Wire
uid 2944,0
shape (OrthoPolyLine
uid 2945,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,138000,64250,138000"
pts [
"40750,138000"
"64250,138000"
]
)
start &18
end &264
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2946,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2947,0
va (VaSet
font "arial,8,0"
)
xt "43000,137000,53900,138000"
st "M00_AXI_AWBURST : (1:0)"
blo "43000,137800"
tm "WireNameMgr"
)
)
on &128
)
*395 (Wire
uid 2948,0
shape (OrthoPolyLine
uid 2949,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,178000,64250,178000"
pts [
"64250,178000"
"40750,178000"
]
)
start &281
end &35
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2951,0
va (VaSet
font "arial,8,0"
)
xt "42000,177000,58900,178000"
st "M00_AXI_RID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "42000,177800"
tm "WireNameMgr"
)
)
on &129
)
*396 (Wire
uid 2952,0
shape (OrthoPolyLine
uid 2953,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,140000,64250,140000"
pts [
"40750,140000"
"64250,140000"
]
)
start &16
end &265
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2955,0
va (VaSet
font "arial,8,0"
)
xt "43000,139000,54000,140000"
st "M00_AXI_AWCACHE : (3:0)"
blo "43000,139800"
tm "WireNameMgr"
)
)
on &130
)
*397 (Wire
uid 2956,0
shape (OrthoPolyLine
uid 2957,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,182000,64250,182000"
pts [
"64250,182000"
"40750,182000"
]
)
start &285
end &28
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2959,0
va (VaSet
font "arial,8,0"
)
xt "42000,181000,62700,182000"
st "M00_AXI_RUSER : (C_M00_AXI_RUSER_WIDTH-1:0)"
blo "42000,181800"
tm "WireNameMgr"
)
)
on &131
)
*398 (Wire
uid 2960,0
shape (OrthoPolyLine
uid 2961,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,179000,64250,179000"
pts [
"64250,179000"
"40750,179000"
]
)
start &280
end &33
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2963,0
va (VaSet
font "arial,8,0"
)
xt "42000,178000,61900,179000"
st "M00_AXI_RDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "42000,178800"
tm "WireNameMgr"
)
)
on &132
)
*399 (Wire
uid 2964,0
shape (OrthoPolyLine
uid 2965,0
va (VaSet
vasetType 3
)
xt "40750,153000,64250,153000"
pts [
"64250,153000"
"40750,153000"
]
)
start &289
end &4
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2967,0
va (VaSet
font "arial,8,0"
)
xt "42000,152000,49700,153000"
st "M00_AXI_WREADY"
blo "42000,152800"
tm "WireNameMgr"
)
)
on &133
)
*400 (Wire
uid 2968,0
shape (OrthoPolyLine
uid 2969,0
va (VaSet
vasetType 3
)
xt "40750,146000,64250,146000"
pts [
"64250,146000"
"40750,146000"
]
)
start &271
end &11
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2971,0
va (VaSet
font "arial,8,0"
)
xt "43000,145000,51200,146000"
st "M00_AXI_AWREADY"
blo "43000,145800"
tm "WireNameMgr"
)
)
on &134
)
*401 (Wire
uid 2972,0
shape (OrthoPolyLine
uid 2973,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,167000,64250,167000"
pts [
"40750,167000"
"64250,167000"
]
)
start &23
end &251
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2975,0
va (VaSet
font "arial,8,0"
)
xt "42000,166000,52700,167000"
st "M00_AXI_ARBURST : (1:0)"
blo "42000,166800"
tm "WireNameMgr"
)
)
on &135
)
*402 (Wire
uid 2976,0
shape (OrthoPolyLine
uid 2977,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,166000,64250,166000"
pts [
"40750,166000"
"64250,166000"
]
)
start &25
end &260
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2979,0
va (VaSet
font "arial,8,0"
)
xt "42000,165000,51700,166000"
st "M00_AXI_ARSIZE : (2:0)"
blo "42000,165800"
tm "WireNameMgr"
)
)
on &136
)
*403 (Wire
uid 2980,0
shape (OrthoPolyLine
uid 2981,0
va (VaSet
vasetType 3
)
xt "40750,152000,64250,152000"
pts [
"40750,152000"
"64250,152000"
]
)
start &5
end &292
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2983,0
va (VaSet
font "arial,8,0"
)
xt "42000,151000,49300,152000"
st "M00_AXI_WVALID"
blo "42000,151800"
tm "WireNameMgr"
)
)
on &137
)
*404 (Wire
uid 2984,0
shape (OrthoPolyLine
uid 2985,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,157000,64250,157000"
pts [
"64250,157000"
"40750,157000"
]
)
start &277
end &40
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2987,0
va (VaSet
font "arial,8,0"
)
xt "42000,156000,51500,157000"
st "M00_AXI_BRESP : (1:0)"
blo "42000,156800"
tm "WireNameMgr"
)
)
on &138
)
*405 (Wire
uid 2988,0
shape (OrthoPolyLine
uid 2989,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,169000,64250,169000"
pts [
"40750,169000"
"64250,169000"
]
)
start &21
end &252
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2991,0
va (VaSet
font "arial,8,0"
)
xt "42000,168000,52800,169000"
st "M00_AXI_ARCACHE : (3:0)"
blo "42000,168800"
tm "WireNameMgr"
)
)
on &139
)
*406 (Wire
uid 2992,0
shape (OrthoPolyLine
uid 2993,0
va (VaSet
vasetType 3
)
xt "40750,181000,64250,181000"
pts [
"64250,181000"
"40750,181000"
]
)
start &282
end &30
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2995,0
va (VaSet
font "arial,8,0"
)
xt "42000,180000,48800,181000"
st "M00_AXI_RLAST"
blo "42000,180800"
tm "WireNameMgr"
)
)
on &140
)
*407 (Wire
uid 2996,0
shape (OrthoPolyLine
uid 2997,0
va (VaSet
vasetType 3
)
xt "40750,183000,64250,183000"
pts [
"64250,183000"
"40750,183000"
]
)
start &286
end &26
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2999,0
va (VaSet
font "arial,8,0"
)
xt "42000,182000,49100,183000"
st "M00_AXI_RVALID"
blo "42000,182800"
tm "WireNameMgr"
)
)
on &141
)
*408 (Wire
uid 3000,0
shape (OrthoPolyLine
uid 3001,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,173000,64250,173000"
pts [
"40750,173000"
"64250,173000"
]
)
start &41
end &261
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3003,0
va (VaSet
font "arial,8,0"
)
xt "42000,172000,63800,173000"
st "M00_AXI_ARUSER : (C_M00_AXI_ARUSER_WIDTH-1:0)"
blo "42000,172800"
tm "WireNameMgr"
)
)
on &142
)
*409 (Wire
uid 3004,0
shape (OrthoPolyLine
uid 3005,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40750,170000,64250,170000"
pts [
"40750,170000"
"64250,170000"
]
)
start &6
end &257
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3007,0
va (VaSet
font "arial,8,0"
)
xt "42000,169000,52200,170000"
st "M00_AXI_ARPROT : (2:0)"
blo "42000,169800"
tm "WireNameMgr"
)
)
on &143
)
*410 (Wire
uid 3008,0
shape (OrthoPolyLine
uid 3009,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39750,171000,64250,171000"
pts [
"39750,171000"
"64250,171000"
]
)
start &1
end &258
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3011,0
va (VaSet
font "arial,8,0"
)
xt "42000,170000,51700,171000"
st "M00_AXI_ARQOS : (3:0)"
blo "42000,170800"
tm "WireNameMgr"
)
)
on &144
)
*411 (Wire
uid 3012,0
shape (OrthoPolyLine
uid 3013,0
va (VaSet
vasetType 3
)
xt "40750,139000,64250,139000"
pts [
"40750,139000"
"64250,139000"
]
)
start &17
end &268
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3015,0
va (VaSet
font "arial,8,0"
)
xt "43000,138000,50700,139000"
st "M00_AXI_AWLOCK"
blo "43000,138800"
tm "WireNameMgr"
)
)
on &145
)
*412 (Wire
uid 3048,0
shape (OrthoPolyLine
uid 3049,0
va (VaSet
vasetType 3
)
xt "41000,110000,64250,110000"
pts [
"41000,110000"
"64250,110000"
]
)
start &77
end &334
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3051,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,109000,66600,110000"
st "s00_axi_wlast"
blo "61000,109800"
tm "WireNameMgr"
)
)
on &146
)
*413 (Wire
uid 3052,0
shape (OrthoPolyLine
uid 3053,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,111000,64250,111000"
pts [
"41000,111000"
"64250,111000"
]
)
start &76
end &337
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3055,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,110000,51600,111000"
st "s00_axi_wuser : (C_S00_AXI_WUSER_WIDTH-1:0)"
blo "32000,110800"
tm "WireNameMgr"
)
)
on &147
)
*414 (Wire
uid 3056,0
shape (OrthoPolyLine
uid 3057,0
va (VaSet
vasetType 3
)
xt "41000,112000,64250,112000"
pts [
"41000,112000"
"64250,112000"
]
)
start &75
end &338
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3059,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,111000,67000,112000"
st "s00_axi_wvalid"
blo "61000,111800"
tm "WireNameMgr"
)
)
on &148
)
*415 (Wire
uid 3060,0
shape (OrthoPolyLine
uid 3061,0
va (VaSet
vasetType 3
)
xt "41000,113000,64250,113000"
pts [
"41000,113000"
"64250,113000"
]
)
start &74
end &322
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3063,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,112000,67100,113000"
st "s00_axi_bready"
blo "61000,112800"
tm "WireNameMgr"
)
)
on &149
)
*416 (Wire
uid 3064,0
shape (OrthoPolyLine
uid 3065,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,114000,64250,114000"
pts [
"41000,114000"
"64250,114000"
]
)
start &73
end &298
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3067,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34000,113000,50200,114000"
st "s00_axi_arid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "34000,113800"
tm "WireNameMgr"
)
)
on &150
)
*417 (Wire
uid 3068,0
shape (OrthoPolyLine
uid 3069,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,115000,64250,115000"
pts [
"41000,115000"
"64250,115000"
]
)
start &72
end &294
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3071,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,114000,51000,115000"
st "s00_axi_araddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "32000,114800"
tm "WireNameMgr"
)
)
on &151
)
*418 (Wire
uid 3072,0
shape (OrthoPolyLine
uid 3073,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,116000,64250,116000"
pts [
"41000,116000"
"64250,116000"
]
)
start &71
end &299
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3075,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,115000,46100,116000"
st "s00_axi_arlen : (7:0)"
blo "38000,115800"
tm "WireNameMgr"
)
)
on &152
)
*419 (Wire
uid 3076,0
shape (OrthoPolyLine
uid 3077,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,117000,64250,117000"
pts [
"41000,117000"
"64250,117000"
]
)
start &70
end &305
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3079,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,116000,45500,117000"
st "s00_axi_arsize : (2:0)"
blo "37000,116800"
tm "WireNameMgr"
)
)
on &153
)
*420 (Wire
uid 3080,0
shape (OrthoPolyLine
uid 3081,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,118000,64250,118000"
pts [
"41000,118000"
"64250,118000"
]
)
start &69
end &295
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3083,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,117000,45800,118000"
st "s00_axi_arburst : (1:0)"
blo "37000,117800"
tm "WireNameMgr"
)
)
on &154
)
*421 (Wire
uid 3084,0
shape (OrthoPolyLine
uid 3085,0
va (VaSet
vasetType 3
)
xt "41000,119000,64250,119000"
pts [
"41000,119000"
"64250,119000"
]
)
start &68
end &300
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3087,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,118000,66900,119000"
st "s00_axi_arlock"
blo "61000,118800"
tm "WireNameMgr"
)
)
on &155
)
*422 (Wire
uid 3088,0
shape (OrthoPolyLine
uid 3089,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,120000,64250,120000"
pts [
"41000,120000"
"64250,120000"
]
)
start &67
end &296
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3091,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,119000,46100,120000"
st "s00_axi_arcache : (3:0)"
blo "37000,119800"
tm "WireNameMgr"
)
)
on &156
)
*423 (Wire
uid 3092,0
shape (OrthoPolyLine
uid 3093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,121000,64250,121000"
pts [
"41000,121000"
"64250,121000"
]
)
start &66
end &301
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3095,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,120000,45400,121000"
st "s00_axi_arprot : (2:0)"
blo "37000,120800"
tm "WireNameMgr"
)
)
on &157
)
*424 (Wire
uid 3096,0
shape (OrthoPolyLine
uid 3097,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,122000,64250,122000"
pts [
"41000,122000"
"64250,122000"
]
)
start &65
end &302
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3099,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,121000,45300,122000"
st "s00_axi_arqos : (3:0)"
blo "37000,121800"
tm "WireNameMgr"
)
)
on &158
)
*425 (Wire
uid 3100,0
shape (OrthoPolyLine
uid 3101,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,123000,64250,123000"
pts [
"41000,123000"
"64250,123000"
]
)
start &64
end &304
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3103,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,122000,46200,123000"
st "s00_axi_arregion : (3:0)"
blo "37000,122800"
tm "WireNameMgr"
)
)
on &159
)
*426 (Wire
uid 3104,0
shape (OrthoPolyLine
uid 3105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,124000,64250,124000"
pts [
"41000,124000"
"64250,124000"
]
)
start &63
end &306
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3107,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,123000,52000,124000"
st "s00_axi_aruser : (C_S00_AXI_ARUSER_WIDTH-1:0)"
blo "32000,123800"
tm "WireNameMgr"
)
)
on &160
)
*427 (Wire
uid 3108,0
shape (OrthoPolyLine
uid 3109,0
va (VaSet
vasetType 3
)
xt "41000,125000,64250,125000"
pts [
"41000,125000"
"64250,125000"
]
)
start &62
end &307
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3111,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,124000,67100,125000"
st "s00_axi_arvalid"
blo "61000,124800"
tm "WireNameMgr"
)
)
on &161
)
*428 (Wire
uid 3112,0
shape (OrthoPolyLine
uid 3113,0
va (VaSet
vasetType 3
)
xt "41000,126000,64250,126000"
pts [
"41000,126000"
"64250,126000"
]
)
start &45
end &329
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3115,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,125000,67000,126000"
st "s00_axi_rready"
blo "61000,125800"
tm "WireNameMgr"
)
)
on &162
)
*429 (Wire
uid 3116,0
shape (OrthoPolyLine
uid 3117,0
va (VaSet
vasetType 3
)
xt "41000,80000,64250,80000"
pts [
"64250,80000"
"41000,80000"
]
)
start &316
end &90
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3119,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,79000,67700,80000"
st "s00_axi_awready"
blo "61000,79800"
tm "WireNameMgr"
)
)
on &163
)
*430 (Wire
uid 3120,0
shape (OrthoPolyLine
uid 3121,0
va (VaSet
vasetType 3
)
xt "41000,79000,64250,79000"
pts [
"64250,79000"
"41000,79000"
]
)
start &335
end &89
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3123,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,78000,67300,79000"
st "s00_axi_wready"
blo "61000,78800"
tm "WireNameMgr"
)
)
on &164
)
*431 (Wire
uid 3124,0
shape (OrthoPolyLine
uid 3125,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,81000,64250,81000"
pts [
"64250,81000"
"41000,81000"
]
)
start &321
end &88
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3127,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,80000,72900,81000"
st "s00_axi_bid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "57000,80800"
tm "WireNameMgr"
)
)
on &165
)
*432 (Wire
uid 3128,0
shape (OrthoPolyLine
uid 3129,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,82000,64250,82000"
pts [
"64250,82000"
"41000,82000"
]
)
start &323
end &87
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3131,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,81000,68300,82000"
st "s00_axi_bresp : (1:0)"
blo "60000,81800"
tm "WireNameMgr"
)
)
on &166
)
*433 (Wire
uid 3132,0
shape (OrthoPolyLine
uid 3133,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,83000,64250,83000"
pts [
"64250,83000"
"41000,83000"
]
)
start &324
end &86
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3135,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "55000,82000,74100,83000"
st "s00_axi_buser : (C_S00_AXI_BUSER_WIDTH-1:0)"
blo "55000,82800"
tm "WireNameMgr"
)
)
on &167
)
*434 (Wire
uid 3136,0
shape (OrthoPolyLine
uid 3137,0
va (VaSet
vasetType 3
)
xt "41000,84000,64250,84000"
pts [
"64250,84000"
"41000,84000"
]
)
start &325
end &85
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3139,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,83000,43800,84000"
st "s00_axi_bvalid"
blo "38000,83800"
tm "WireNameMgr"
)
)
on &168
)
*435 (Wire
uid 3140,0
shape (OrthoPolyLine
uid 3141,0
va (VaSet
vasetType 3
)
xt "41000,85000,64250,85000"
pts [
"64250,85000"
"41000,85000"
]
)
start &303
end &84
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3143,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,84000,67400,85000"
st "s00_axi_arready"
blo "61000,84800"
tm "WireNameMgr"
)
)
on &169
)
*436 (Wire
uid 3144,0
shape (OrthoPolyLine
uid 3145,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,86000,64250,86000"
pts [
"64250,86000"
"41000,86000"
]
)
start &327
end &83
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3147,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,85000,72800,86000"
st "s00_axi_rid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "57000,85800"
tm "WireNameMgr"
)
)
on &170
)
*437 (Wire
uid 3148,0
shape (OrthoPolyLine
uid 3149,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,87000,64250,87000"
pts [
"64250,87000"
"41000,87000"
]
)
start &326
end &82
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3151,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "55000,86000,73300,87000"
st "s00_axi_rdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "55000,86800"
tm "WireNameMgr"
)
)
on &171
)
*438 (Wire
uid 3152,0
shape (OrthoPolyLine
uid 3153,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,88000,64250,88000"
pts [
"64250,88000"
"41000,88000"
]
)
start &330
end &81
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3155,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,87000,68200,88000"
st "s00_axi_rresp : (1:0)"
blo "60000,87800"
tm "WireNameMgr"
)
)
on &172
)
*439 (Wire
uid 3156,0
shape (OrthoPolyLine
uid 3157,0
va (VaSet
vasetType 3
)
xt "41000,89000,64250,89000"
pts [
"64250,89000"
"41000,89000"
]
)
start &328
end &80
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3159,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,88000,43300,89000"
st "s00_axi_rlast"
blo "38000,88800"
tm "WireNameMgr"
)
)
on &173
)
*440 (Wire
uid 3160,0
shape (OrthoPolyLine
uid 3161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,90000,64250,90000"
pts [
"64250,90000"
"41000,90000"
]
)
start &331
end &79
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3163,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "55000,89000,74100,90000"
st "s00_axi_ruser : (C_S00_AXI_RUSER_WIDTH-1:0)"
blo "55000,89800"
tm "WireNameMgr"
)
)
on &174
)
*441 (Wire
uid 3164,0
shape (OrthoPolyLine
uid 3165,0
va (VaSet
vasetType 3
)
xt "41000,91000,64250,91000"
pts [
"64250,91000"
"41000,91000"
]
)
start &332
end &78
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3167,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,90000,43700,91000"
st "s00_axi_rvalid"
blo "38000,90800"
tm "WireNameMgr"
)
)
on &175
)
*442 (Wire
uid 3200,0
shape (OrthoPolyLine
uid 3201,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,98000,64250,98000"
pts [
"41000,98000"
"64250,98000"
]
)
start &50
end &312
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3203,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38000,97000,46400,98000"
st "s00_axi_awlen : (7:0)"
blo "38000,97800"
tm "WireNameMgr"
)
)
on &178
)
*443 (Wire
uid 3204,0
shape (OrthoPolyLine
uid 3205,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,97000,64250,97000"
pts [
"41000,97000"
"64250,97000"
]
)
start &49
end &308
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3207,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,96000,51300,97000"
st "s00_axi_awaddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "32000,96800"
tm "WireNameMgr"
)
)
on &179
)
*444 (Wire
uid 3208,0
shape (OrthoPolyLine
uid 3209,0
va (VaSet
vasetType 3
)
xt "41000,95000,64250,95000"
pts [
"41000,95000"
"64250,95000"
]
)
start &47
end &297
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3211,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,94000,67300,95000"
st "s00_axi_aresetn"
blo "61000,94800"
tm "WireNameMgr"
)
)
on &180
)
*445 (Wire
uid 3212,0
shape (OrthoPolyLine
uid 3213,0
va (VaSet
vasetType 3
)
xt "41000,94000,64250,94000"
pts [
"41000,94000"
"64250,94000"
]
)
start &46
end &293
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3215,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39000,93000,44200,94000"
st "s00_axi_aclk"
blo "39000,93800"
tm "WireNameMgr"
)
)
on &181
)
*446 (Wire
uid 3216,0
shape (OrthoPolyLine
uid 3217,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,96000,64250,96000"
pts [
"41000,96000"
"64250,96000"
]
)
start &48
end &311
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3219,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "34000,95000,50500,96000"
st "s00_axi_awid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "34000,95800"
tm "WireNameMgr"
)
)
on &182
)
*447 (Wire
uid 3220,0
shape (OrthoPolyLine
uid 3221,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,109000,64250,109000"
pts [
"41000,109000"
"64250,109000"
]
)
start &61
end &336
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3223,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,108000,51700,109000"
st "s00_axi_wstrb : ((C_S00_AXI_DATA_WIDTH/8)-1:0)"
blo "32000,108800"
tm "WireNameMgr"
)
)
on &183
)
*448 (Wire
uid 3224,0
shape (OrthoPolyLine
uid 3225,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,108000,64250,108000"
pts [
"41000,108000"
"64250,108000"
]
)
start &60
end &333
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3227,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,107000,50600,108000"
st "s00_axi_wdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "32000,107800"
tm "WireNameMgr"
)
)
on &184
)
*449 (Wire
uid 3228,0
shape (OrthoPolyLine
uid 3229,0
va (VaSet
vasetType 3
)
xt "41000,107000,64250,107000"
pts [
"41000,107000"
"64250,107000"
]
)
start &59
end &320
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3231,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,106000,67400,107000"
st "s00_axi_awvalid"
blo "61000,106800"
tm "WireNameMgr"
)
)
on &185
)
*450 (Wire
uid 3232,0
shape (OrthoPolyLine
uid 3233,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,106000,64250,106000"
pts [
"41000,106000"
"64250,106000"
]
)
start &58
end &319
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3235,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,105000,52500,106000"
st "s00_axi_awuser : (C_S00_AXI_AWUSER_WIDTH-1:0)"
blo "32000,105800"
tm "WireNameMgr"
)
)
on &186
)
*451 (Wire
uid 3236,0
shape (OrthoPolyLine
uid 3237,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,105000,64250,105000"
pts [
"41000,105000"
"64250,105000"
]
)
start &57
end &317
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3239,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,104000,46500,105000"
st "s00_axi_awregion : (3:0)"
blo "37000,104800"
tm "WireNameMgr"
)
)
on &187
)
*452 (Wire
uid 3240,0
shape (OrthoPolyLine
uid 3241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,104000,64250,104000"
pts [
"41000,104000"
"64250,104000"
]
)
start &56
end &315
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3243,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,103000,45600,104000"
st "s00_axi_awqos : (3:0)"
blo "37000,103800"
tm "WireNameMgr"
)
)
on &188
)
*453 (Wire
uid 3244,0
shape (OrthoPolyLine
uid 3245,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,103000,64250,103000"
pts [
"41000,103000"
"64250,103000"
]
)
start &55
end &314
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3247,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,102000,45700,103000"
st "s00_axi_awprot : (2:0)"
blo "37000,102800"
tm "WireNameMgr"
)
)
on &189
)
*454 (Wire
uid 3248,0
shape (OrthoPolyLine
uid 3249,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,102000,64250,102000"
pts [
"41000,102000"
"64250,102000"
]
)
start &54
end &310
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3251,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,101000,46400,102000"
st "s00_axi_awcache : (3:0)"
blo "37000,101800"
tm "WireNameMgr"
)
)
on &190
)
*455 (Wire
uid 3252,0
shape (OrthoPolyLine
uid 3253,0
va (VaSet
vasetType 3
)
xt "41000,101000,64250,101000"
pts [
"41000,101000"
"64250,101000"
]
)
start &53
end &313
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3255,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "61000,100000,67200,101000"
st "s00_axi_awlock"
blo "61000,100800"
tm "WireNameMgr"
)
)
on &191
)
*456 (Wire
uid 3256,0
shape (OrthoPolyLine
uid 3257,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,100000,64250,100000"
pts [
"41000,100000"
"64250,100000"
]
)
start &52
end &309
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3259,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,99000,46100,100000"
st "s00_axi_awburst : (1:0)"
blo "37000,99800"
tm "WireNameMgr"
)
)
on &192
)
*457 (Wire
uid 3260,0
shape (OrthoPolyLine
uid 3261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,99000,64250,99000"
pts [
"41000,99000"
"64250,99000"
]
)
start &51
end &318
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3263,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37000,98000,45800,99000"
st "s00_axi_awsize : (2:0)"
blo "37000,98800"
tm "WireNameMgr"
)
)
on &193
)
*458 (Wire
uid 8382,0
shape (OrthoPolyLine
uid 8383,0
va (VaSet
vasetType 3
)
xt "112750,184000,119000,184000"
pts [
"112750,184000"
"119000,184000"
]
)
start &340
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8389,0
va (VaSet
font "arial,8,0"
)
xt "114000,183000,115400,184000"
st "clk"
blo "114000,183800"
tm "WireNameMgr"
)
)
on &177
)
*459 (Wire
uid 8390,0
shape (OrthoPolyLine
uid 8391,0
va (VaSet
vasetType 3
)
xt "112750,182000,119000,182000"
pts [
"112750,182000"
"119000,182000"
]
)
start &339
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8397,0
va (VaSet
font "arial,8,0"
)
xt "114000,181000,116100,182000"
st "reset"
blo "114000,181800"
tm "WireNameMgr"
)
)
on &176
)
*460 (Wire
uid 9478,0
shape (OrthoPolyLine
uid 9479,0
va (VaSet
vasetType 3
)
xt "112750,179000,121000,179000"
pts [
"112750,179000"
"121000,179000"
]
)
start &347
end &194
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9481,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "114750,178000,116050,179000"
st "irq"
blo "114750,178800"
tm "WireNameMgr"
)
)
on &201
)
*461 (Wire
uid 10406,0
shape (OrthoPolyLine
uid 10407,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,83000,123250,83000"
pts [
"112750,83000"
"123250,83000"
]
)
start &341
end &210
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10409,0
va (VaSet
font "arial,8,0"
)
xt "114750,82000,121650,83000"
st "sbus_addr : (15:0)"
blo "114750,82800"
tm "WireNameMgr"
)
)
on &195
)
*462 (Wire
uid 10412,0
shape (OrthoPolyLine
uid 10413,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,84000,123250,84000"
pts [
"112750,84000"
"123250,84000"
]
)
start &342
end &211
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10415,0
va (VaSet
font "arial,8,0"
)
xt "114750,83000,122150,84000"
st "sbus_wdata : (31:0)"
blo "114750,83800"
tm "WireNameMgr"
)
)
on &196
)
*463 (Wire
uid 10418,0
shape (OrthoPolyLine
uid 10419,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,85000,123250,85000"
pts [
"123250,85000"
"112750,85000"
]
)
start &215
end &345
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 10420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10421,0
va (VaSet
font "arial,8,0"
)
xt "115000,84000,122100,85000"
st "sbus_rdata : (31:0)"
blo "115000,84800"
tm "WireNameMgr"
)
)
on &197
)
*464 (Wire
uid 10424,0
shape (OrthoPolyLine
uid 10425,0
va (VaSet
vasetType 3
)
xt "112750,87000,123250,87000"
pts [
"112750,87000"
"123250,87000"
]
)
start &343
end &212
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10427,0
va (VaSet
font "arial,8,0"
)
xt "114750,86000,118150,87000"
st "sbus_we"
blo "114750,86800"
tm "WireNameMgr"
)
)
on &198
)
*465 (Wire
uid 10430,0
shape (OrthoPolyLine
uid 10431,0
va (VaSet
vasetType 3
)
xt "112750,88000,123250,88000"
pts [
"112750,88000"
"123250,88000"
]
)
start &344
end &214
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10433,0
va (VaSet
font "arial,8,0"
)
xt "114750,87000,117850,88000"
st "sbus_rd"
blo "114750,87800"
tm "WireNameMgr"
)
)
on &199
)
*466 (Wire
uid 10436,0
shape (OrthoPolyLine
uid 10437,0
va (VaSet
vasetType 3
)
xt "112750,89000,123250,89000"
pts [
"123250,89000"
"112750,89000"
]
)
start &216
end &346
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10439,0
va (VaSet
font "arial,8,0"
)
xt "115000,88000,118600,89000"
st "sbus_ack"
blo "115000,88800"
tm "WireNameMgr"
)
)
on &200
)
*467 (Wire
uid 12207,0
shape (OrthoPolyLine
uid 12208,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,86000,123000,86000"
pts [
"112750,86000"
"123000,86000"
]
)
start &348
end &213
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 12211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12212,0
va (VaSet
font "arial,8,0"
)
xt "114750,85000,120550,86000"
st "sbus_be : (3:0)"
blo "114750,85800"
tm "WireNameMgr"
)
)
on &202
)
*468 (Wire
uid 12446,0
shape (OrthoPolyLine
uid 12447,0
va (VaSet
vasetType 3
)
xt "154000,83000,162000,83000"
pts [
"154000,83000"
"162000,83000"
]
)
start &203
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12453,0
va (VaSet
font "arial,8,0"
)
xt "156000,82000,157000,83000"
st "hi"
blo "156000,82800"
tm "WireNameMgr"
)
)
on &207
)
*469 (Wire
uid 12454,0
shape (OrthoPolyLine
uid 12455,0
va (VaSet
vasetType 3
)
xt "154000,85000,162000,85000"
pts [
"154000,85000"
"162000,85000"
]
)
start &203
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12461,0
va (VaSet
font "arial,8,0"
)
xt "156000,84000,157000,85000"
st "lo"
blo "156000,84800"
tm "WireNameMgr"
)
)
on &208
)
*470 (Wire
uid 12659,0
shape (OrthoPolyLine
uid 12660,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,116000,125000,116000"
pts [
"125000,116000"
"112750,116000"
]
)
start &218
end &350
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 12663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12664,0
va (VaSet
font "arial,8,0"
)
xt "113000,115000,125200,116000"
st "sync_i : (C_SYNC_WIDTH-1:0)"
blo "113000,115800"
tm "WireNameMgr"
)
)
on &209
)
*471 (Wire
uid 13464,0
shape (OrthoPolyLine
uid 13465,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,115000,125000,115000"
pts [
"112750,115000"
"125000,115000"
]
)
start &349
end &219
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 13468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13469,0
va (VaSet
font "arial,8,0"
)
xt "113000,114000,125400,115000"
st "sync_o : (C_SYNC_WIDTH-1:0)"
blo "113000,114800"
tm "WireNameMgr"
)
)
on &217
)
*472 (Wire
uid 13570,0
shape (OrthoPolyLine
uid 13571,0
va (VaSet
vasetType 3
)
xt "112750,129000,124000,129000"
pts [
"112750,129000"
"124000,129000"
]
)
start &351
end &221
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13573,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "114750,128000,118450,129000"
st "xfer_done"
blo "114750,128800"
tm "WireNameMgr"
)
)
on &220
)
*473 (Wire
uid 13582,0
shape (OrthoPolyLine
uid 13583,0
va (VaSet
vasetType 3
)
xt "112750,128000,124000,128000"
pts [
"124000,128000"
"112750,128000"
]
)
start &223
end &352
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13585,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "117000,127000,122500,128000"
st "xfer_sync_ext"
blo "117000,127800"
tm "WireNameMgr"
)
)
on &222
)
*474 (Wire
uid 14247,0
shape (OrthoPolyLine
uid 14248,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,102000,120000,102000"
pts [
"120000,102000"
"112750,102000"
]
)
start &231
end &358
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14252,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "110000,101000,114300,102000"
st "dma_wdata"
blo "110000,101800"
tm "WireNameMgr"
)
)
on &242
)
*475 (Wire
uid 14253,0
shape (OrthoPolyLine
uid 14254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,105000,120000,105000"
pts [
"120000,105000"
"112750,105000"
]
)
start &234
end &360
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14258,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "113000,104000,118900,105000"
st "dma_wr_mode"
blo "113000,104800"
tm "WireNameMgr"
)
)
on &243
)
*476 (Wire
uid 14259,0
shape (OrthoPolyLine
uid 14260,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,94000,120000,94000"
pts [
"112750,94000"
"120000,94000"
]
)
start &353
end &224
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14264,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "111750,93000,117050,94000"
st "dma_rd_addr"
blo "111750,93800"
tm "WireNameMgr"
)
)
on &240
)
*477 (Wire
uid 14265,0
shape (OrthoPolyLine
uid 14266,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,96000,120000,96000"
pts [
"112750,96000"
"120000,96000"
]
)
start &355
end &226
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14270,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "110750,95000,118850,96000"
st "dma_rd_request_size"
blo "110750,95800"
tm "WireNameMgr"
)
)
on &247
)
*478 (Wire
uid 14271,0
shape (OrthoPolyLine
uid 14272,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,101000,120000,101000"
pts [
"120000,101000"
"112750,101000"
]
)
start &230
end &357
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14276,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "113000,100000,118500,101000"
st "dma_wr_addr"
blo "113000,100800"
tm "WireNameMgr"
)
)
on &239
)
*479 (Wire
uid 14277,0
shape (OrthoPolyLine
uid 14278,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,97000,120000,97000"
pts [
"112750,97000"
"120000,97000"
]
)
start &363
end &227
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14282,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "111750,96000,117950,97000"
st "dma_rd_fifosize"
blo "111750,96800"
tm "WireNameMgr"
)
)
on &236
)
*480 (Wire
uid 14283,0
shape (OrthoPolyLine
uid 14284,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,103000,120000,103000"
pts [
"120000,103000"
"112750,103000"
]
)
start &232
end &356
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14288,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "110000,102000,118300,103000"
st "dma_wr_request_size"
blo "110000,102800"
tm "WireNameMgr"
)
)
on &237
)
*481 (Wire
uid 14289,0
shape (OrthoPolyLine
uid 14290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,95000,120000,95000"
pts [
"112750,95000"
"120000,95000"
]
)
start &354
end &225
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14294,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "114750,94000,118750,95000"
st "dma_rdata"
blo "114750,94800"
tm "WireNameMgr"
)
)
on &241
)
*482 (Wire
uid 14295,0
shape (OrthoPolyLine
uid 14296,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,104000,120000,104000"
pts [
"112750,104000"
"120000,104000"
]
)
start &364
end &233
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14300,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "111750,103000,118150,104000"
st "dma_wr_fifosize"
blo "111750,103800"
tm "WireNameMgr"
)
)
on &244
)
*483 (Wire
uid 14301,0
shape (OrthoPolyLine
uid 14302,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112750,98000,120000,98000"
pts [
"120000,98000"
"112750,98000"
]
)
start &228
end &359
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14306,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "113000,97000,118700,98000"
st "dma_rd_mode"
blo "113000,97800"
tm "WireNameMgr"
)
)
on &245
)
*484 (Wire
uid 14307,0
shape (OrthoPolyLine
uid 14308,0
va (VaSet
vasetType 3
)
xt "112750,99000,120000,99000"
pts [
"120000,99000"
"112750,99000"
]
)
start &229
end &361
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14312,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "116000,98000,119000,99000"
st "dma_rd"
blo "116000,98800"
tm "WireNameMgr"
)
)
on &246
)
*485 (Wire
uid 14313,0
shape (OrthoPolyLine
uid 14314,0
va (VaSet
vasetType 3
)
xt "112750,106000,120000,106000"
pts [
"120000,106000"
"112750,106000"
]
)
start &235
end &362
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14318,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "116000,105000,119200,106000"
st "dma_wr"
blo "116000,105800"
tm "WireNameMgr"
)
)
on &238
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *486 (PackageList
uid 1545,0
stg "VerticalLayoutStrategy"
textVec [
*487 (Text
uid 1546,0
va (VaSet
font "arial,8,1"
)
xt "39000,54000,44400,55000"
st "Package List"
blo "39000,54800"
)
*488 (MLText
uid 1547,0
va (VaSet
font "arial,8,0"
)
xt "39000,55000,50800,61000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library work;
use work.busdef.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1548,0
stg "VerticalLayoutStrategy"
textVec [
*489 (Text
uid 1549,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*490 (Text
uid 1550,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*491 (MLText
uid 1551,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*492 (Text
uid 1552,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*493 (MLText
uid 1553,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*494 (Text
uid 1554,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*495 (MLText
uid 1555,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1537,864"
viewArea "49284,80794,135084,125806"
cachedDiagramExtent "0,0,179000,214400"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SEVILLA\\KB_Kopierer_SW,winspool,"
fileName "NUL"
toPrinter 1
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
windowsPaperType 8
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "21000,0"
lastUid 14945,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*496 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*497 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*498 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*499 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*500 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*501 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*502 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*503 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*504 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*505 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*506 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*507 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*508 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*509 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*510 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*511 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*512 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*513 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*514 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*515 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*516 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "40000,62000,45400,63000"
st "Declarations"
blo "40000,62800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "40000,63000,42700,64000"
st "Ports:"
blo "40000,63800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "40000,62000,43800,63000"
st "Pre User:"
blo "40000,62800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "40000,62000,40000,62000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "40000,63000,47100,64000"
st "Diagram Signals:"
blo "40000,63800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "40000,62000,44700,63000"
st "Post User:"
blo "40000,62800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "40000,62000,69500,66000"
st "-- #pragma translate_off
attribute mark_debug : string;
--attribute mark_debug of sbus_i_in: signal is \"true\";
--attribute mark_debug of sbus_o_mux: signal is \"true\";
-- #pragma translate_on"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 538,0
usingSuid 1
emptyRow *517 (LEmptyRow
)
uid 1558,0
optionalChildren [
*518 (RefLabelRowHdr
)
*519 (TitleRowHdr
)
*520 (FilterRowHdr
)
*521 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*522 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*523 (GroupColHdr
tm "GroupColHdrMgr"
)
*524 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*525 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*526 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*527 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*528 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*529 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*530 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ACLK"
t "std_logic"
prec "-- Global Clock Signal."
preAdd 0
posAdd 0
o 1
suid 95,0
)
)
uid 3488,0
)
*531 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Singal. This Signal is Active Low"
preAdd 0
posAdd 0
o 2
suid 96,0
)
)
uid 3490,0
)
*532 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 7
suid 97,0
)
)
uid 3492,0
)
*533 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 87
suid 98,0
)
)
uid 3494,0
)
*534 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 67
suid 99,0
)
)
uid 3496,0
)
*535 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 85
suid 100,0
)
)
uid 3498,0
)
*536 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 5
suid 101,0
)
)
uid 3500,0
)
*537 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 83
suid 102,0
)
)
uid 3502,0
)
*538 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 72
suid 103,0
)
)
uid 3504,0
)
*539 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 84
suid 104,0
)
)
uid 3506,0
)
*540 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 66
suid 105,0
)
)
uid 3508,0
)
*541 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 89
suid 106,0
)
)
uid 3510,0
)
*542 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 8
suid 107,0
)
)
uid 3512,0
)
*543 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 88
suid 108,0
)
)
uid 3514,0
)
*544 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 86
suid 109,0
)
)
uid 3516,0
)
*545 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 65
suid 110,0
)
)
uid 3518,0
)
*546 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 73
suid 111,0
)
)
uid 3520,0
)
*547 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 79
suid 112,0
)
)
uid 3522,0
)
*548 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 3
suid 113,0
)
)
uid 3524,0
)
*549 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 62
suid 114,0
)
)
uid 3526,0
)
*550 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 80
suid 115,0
)
)
uid 3528,0
)
*551 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 82
suid 116,0
)
)
uid 3530,0
)
*552 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 76
suid 117,0
)
)
uid 3532,0
)
*553 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 12
suid 118,0
)
)
uid 3534,0
)
*554 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 81
suid 119,0
)
)
uid 3536,0
)
*555 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 77
suid 120,0
)
)
uid 3538,0
)
*556 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 74
suid 121,0
)
)
uid 3540,0
)
*557 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 10
suid 122,0
)
)
uid 3542,0
)
*558 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 75
suid 123,0
)
)
uid 3544,0
)
*559 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 13
suid 124,0
)
)
uid 3546,0
)
*560 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 9
suid 125,0
)
)
uid 3548,0
)
*561 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 15
suid 126,0
)
)
uid 3550,0
)
*562 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 4
suid 127,0
)
)
uid 3552,0
)
*563 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 63
suid 128,0
)
)
uid 3554,0
)
*564 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 70
suid 129,0
)
)
uid 3556,0
)
*565 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 90
suid 130,0
)
)
uid 3558,0
)
*566 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 6
suid 131,0
)
)
uid 3560,0
)
*567 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 64
suid 132,0
)
)
uid 3562,0
)
*568 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 11
suid 133,0
)
)
uid 3564,0
)
*569 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 14
suid 134,0
)
)
uid 3566,0
)
*570 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 71
suid 135,0
)
)
uid 3568,0
)
*571 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 68
suid 136,0
)
)
uid 3570,0
)
*572 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 69
suid 137,0
)
)
uid 3572,0
)
*573 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 78
suid 138,0
)
)
uid 3574,0
)
*574 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 147,0
)
)
uid 3592,0
)
*575 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 56
suid 148,0
)
)
uid 3594,0
)
*576 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 149,0
)
)
uid 3596,0
)
*577 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 150,0
)
)
uid 3598,0
)
*578 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 30
suid 151,0
)
)
uid 3600,0
)
*579 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 26
suid 152,0
)
)
uid 3602,0
)
*580 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 31
suid 153,0
)
)
uid 3604,0
)
*581 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 36
suid 154,0
)
)
uid 3606,0
)
*582 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 27
suid 155,0
)
)
uid 3608,0
)
*583 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 156,0
)
)
uid 3610,0
)
*584 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 28
suid 157,0
)
)
uid 3612,0
)
*585 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 33
suid 158,0
)
)
uid 3614,0
)
*586 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 34
suid 159,0
)
)
uid 3616,0
)
*587 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 35
suid 160,0
)
)
uid 3618,0
)
*588 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 37
suid 161,0
)
)
uid 3620,0
)
*589 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 162,0
)
)
uid 3622,0
)
*590 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 163,0
)
)
uid 3624,0
)
*591 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 96
suid 164,0
)
)
uid 3626,0
)
*592 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 107
suid 165,0
)
)
uid 3628,0
)
*593 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 97
suid 166,0
)
)
uid 3630,0
)
*594 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 98
suid 167,0
)
)
uid 3632,0
)
*595 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 99
suid 168,0
)
)
uid 3634,0
)
*596 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 169,0
)
)
uid 3636,0
)
*597 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 170,0
)
)
uid 3638,0
)
*598 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 102
suid 171,0
)
)
uid 3640,0
)
*599 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 101
suid 172,0
)
)
uid 3642,0
)
*600 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 104
suid 173,0
)
)
uid 3644,0
)
*601 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 174,0
)
)
uid 3646,0
)
*602 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 105
suid 175,0
)
)
uid 3648,0
)
*603 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 176,0
)
)
uid 3650,0
)
*604 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reset"
t "std_logic"
posAdd 0
o 118
suid 183,0
)
)
uid 3664,0
)
*605 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 115
suid 184,0
)
)
uid 3666,0
)
*606 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 43
suid 185,0
)
)
uid 3668,0
)
*607 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 39
suid 186,0
)
)
uid 3670,0
)
*608 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 187,0
)
)
uid 3672,0
)
*609 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
posAdd 0
o 25
suid 188,0
)
)
uid 3674,0
)
*610 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 42
suid 189,0
)
)
uid 3676,0
)
*611 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
preAdd 0
posAdd 0
o 55
suid 190,0
)
)
uid 3678,0
)
*612 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 53
suid 191,0
)
)
uid 3680,0
)
*613 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 192,0
)
)
uid 3682,0
)
*614 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 49
suid 193,0
)
)
uid 3684,0
)
*615 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 47
suid 194,0
)
)
uid 3686,0
)
*616 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 46
suid 195,0
)
)
uid 3688,0
)
*617 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 45
suid 196,0
)
)
uid 3690,0
)
*618 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 41
suid 197,0
)
)
uid 3692,0
)
*619 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 198,0
)
)
uid 3694,0
)
*620 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 40
suid 199,0
)
)
uid 3696,0
)
*621 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 48
suid 200,0
)
)
uid 3698,0
)
*622 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 108
suid 487,0
)
)
uid 10440,0
)
*623 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 111
suid 488,0
)
)
uid 10442,0
)
*624 (LeafLogPort
port (LogicalPort
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 59
suid 489,0
)
)
uid 10444,0
)
*625 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_we"
t "std_logic"
o 112
suid 490,0
)
)
uid 10446,0
)
*626 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_rd"
t "std_logic"
o 110
suid 491,0
)
)
uid 10448,0
)
*627 (LeafLogPort
port (LogicalPort
decl (Decl
n "sbus_ack"
t "std_logic"
o 58
suid 492,0
)
)
uid 10450,0
)
*628 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "irq"
t "std_logic"
o 94
suid 496,0
)
)
uid 10710,0
)
*629 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 109
suid 510,0
)
)
uid 12213,0
)
*630 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "hi"
t "std_logic"
o 116
suid 513,0
)
)
uid 12534,0
)
*631 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
o 117
suid 514,0
)
)
uid 12536,0
)
*632 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 60
suid 519,0
)
)
uid 12681,0
)
*633 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 113
suid 522,0
)
)
uid 13470,0
)
*634 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xfer_done"
t "std_logic"
o 114
suid 525,0
)
)
uid 13592,0
)
*635 (LeafLogPort
port (LogicalPort
decl (Decl
n "xfer_sync_ext"
t "std_logic"
o 61
suid 526,0
)
)
uid 13594,0
)
*636 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dma_rd_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 91
suid 527,0
)
)
uid 14343,0
)
*637 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_wr_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 24
suid 528,0
)
)
uid 14345,0
)
*638 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_wr"
t "std_logic"
o 21
suid 529,0
)
)
uid 14347,0
)
*639 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_wr_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 22
suid 530,0
)
)
uid 14349,0
)
*640 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_rd_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 17
suid 531,0
)
)
uid 14351,0
)
*641 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dma_rdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 92
suid 532,0
)
)
uid 14353,0
)
*642 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_wdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 20
suid 533,0
)
)
uid 14355,0
)
*643 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_wr_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 23
suid 534,0
)
)
uid 14357,0
)
*644 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "dma_wr_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 93
suid 535,0
)
)
uid 14359,0
)
*645 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_rd_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 18
suid 536,0
)
)
uid 14361,0
)
*646 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_rd"
t "std_logic"
o 16
suid 537,0
)
)
uid 14363,0
)
*647 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dma_rd_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 19
suid 538,0
)
)
uid 14365,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1571,0
optionalChildren [
*648 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *649 (MRCItem
litem &517
pos 118
dimension 20
)
uid 1573,0
optionalChildren [
*650 (MRCItem
litem &518
pos 0
dimension 20
uid 1574,0
)
*651 (MRCItem
litem &519
pos 1
dimension 23
uid 1575,0
)
*652 (MRCItem
litem &520
pos 2
hidden 1
dimension 20
uid 1576,0
)
*653 (MRCItem
litem &530
pos 0
dimension 20
uid 3489,0
)
*654 (MRCItem
litem &531
pos 1
dimension 20
uid 3491,0
)
*655 (MRCItem
litem &532
pos 2
dimension 20
uid 3493,0
)
*656 (MRCItem
litem &533
pos 3
dimension 20
uid 3495,0
)
*657 (MRCItem
litem &534
pos 4
dimension 20
uid 3497,0
)
*658 (MRCItem
litem &535
pos 5
dimension 20
uid 3499,0
)
*659 (MRCItem
litem &536
pos 6
dimension 20
uid 3501,0
)
*660 (MRCItem
litem &537
pos 7
dimension 20
uid 3503,0
)
*661 (MRCItem
litem &538
pos 8
dimension 20
uid 3505,0
)
*662 (MRCItem
litem &539
pos 9
dimension 20
uid 3507,0
)
*663 (MRCItem
litem &540
pos 10
dimension 20
uid 3509,0
)
*664 (MRCItem
litem &541
pos 11
dimension 20
uid 3511,0
)
*665 (MRCItem
litem &542
pos 12
dimension 20
uid 3513,0
)
*666 (MRCItem
litem &543
pos 13
dimension 20
uid 3515,0
)
*667 (MRCItem
litem &544
pos 14
dimension 20
uid 3517,0
)
*668 (MRCItem
litem &545
pos 15
dimension 20
uid 3519,0
)
*669 (MRCItem
litem &546
pos 16
dimension 20
uid 3521,0
)
*670 (MRCItem
litem &547
pos 17
dimension 20
uid 3523,0
)
*671 (MRCItem
litem &548
pos 18
dimension 20
uid 3525,0
)
*672 (MRCItem
litem &549
pos 19
dimension 20
uid 3527,0
)
*673 (MRCItem
litem &550
pos 20
dimension 20
uid 3529,0
)
*674 (MRCItem
litem &551
pos 21
dimension 20
uid 3531,0
)
*675 (MRCItem
litem &552
pos 22
dimension 20
uid 3533,0
)
*676 (MRCItem
litem &553
pos 23
dimension 20
uid 3535,0
)
*677 (MRCItem
litem &554
pos 24
dimension 20
uid 3537,0
)
*678 (MRCItem
litem &555
pos 25
dimension 20
uid 3539,0
)
*679 (MRCItem
litem &556
pos 26
dimension 20
uid 3541,0
)
*680 (MRCItem
litem &557
pos 27
dimension 20
uid 3543,0
)
*681 (MRCItem
litem &558
pos 28
dimension 20
uid 3545,0
)
*682 (MRCItem
litem &559
pos 29
dimension 20
uid 3547,0
)
*683 (MRCItem
litem &560
pos 30
dimension 20
uid 3549,0
)
*684 (MRCItem
litem &561
pos 31
dimension 20
uid 3551,0
)
*685 (MRCItem
litem &562
pos 32
dimension 20
uid 3553,0
)
*686 (MRCItem
litem &563
pos 33
dimension 20
uid 3555,0
)
*687 (MRCItem
litem &564
pos 34
dimension 20
uid 3557,0
)
*688 (MRCItem
litem &565
pos 35
dimension 20
uid 3559,0
)
*689 (MRCItem
litem &566
pos 36
dimension 20
uid 3561,0
)
*690 (MRCItem
litem &567
pos 37
dimension 20
uid 3563,0
)
*691 (MRCItem
litem &568
pos 38
dimension 20
uid 3565,0
)
*692 (MRCItem
litem &569
pos 39
dimension 20
uid 3567,0
)
*693 (MRCItem
litem &570
pos 40
dimension 20
uid 3569,0
)
*694 (MRCItem
litem &571
pos 41
dimension 20
uid 3571,0
)
*695 (MRCItem
litem &572
pos 42
dimension 20
uid 3573,0
)
*696 (MRCItem
litem &573
pos 43
dimension 20
uid 3575,0
)
*697 (MRCItem
litem &574
pos 44
dimension 20
uid 3593,0
)
*698 (MRCItem
litem &575
pos 45
dimension 20
uid 3595,0
)
*699 (MRCItem
litem &576
pos 46
dimension 20
uid 3597,0
)
*700 (MRCItem
litem &577
pos 47
dimension 20
uid 3599,0
)
*701 (MRCItem
litem &578
pos 48
dimension 20
uid 3601,0
)
*702 (MRCItem
litem &579
pos 49
dimension 20
uid 3603,0
)
*703 (MRCItem
litem &580
pos 50
dimension 20
uid 3605,0
)
*704 (MRCItem
litem &581
pos 51
dimension 20
uid 3607,0
)
*705 (MRCItem
litem &582
pos 52
dimension 20
uid 3609,0
)
*706 (MRCItem
litem &583
pos 53
dimension 20
uid 3611,0
)
*707 (MRCItem
litem &584
pos 54
dimension 20
uid 3613,0
)
*708 (MRCItem
litem &585
pos 55
dimension 20
uid 3615,0
)
*709 (MRCItem
litem &586
pos 56
dimension 20
uid 3617,0
)
*710 (MRCItem
litem &587
pos 57
dimension 20
uid 3619,0
)
*711 (MRCItem
litem &588
pos 58
dimension 20
uid 3621,0
)
*712 (MRCItem
litem &589
pos 59
dimension 20
uid 3623,0
)
*713 (MRCItem
litem &590
pos 60
dimension 20
uid 3625,0
)
*714 (MRCItem
litem &591
pos 61
dimension 20
uid 3627,0
)
*715 (MRCItem
litem &592
pos 62
dimension 20
uid 3629,0
)
*716 (MRCItem
litem &593
pos 63
dimension 20
uid 3631,0
)
*717 (MRCItem
litem &594
pos 64
dimension 20
uid 3633,0
)
*718 (MRCItem
litem &595
pos 65
dimension 20
uid 3635,0
)
*719 (MRCItem
litem &596
pos 66
dimension 20
uid 3637,0
)
*720 (MRCItem
litem &597
pos 67
dimension 20
uid 3639,0
)
*721 (MRCItem
litem &598
pos 68
dimension 20
uid 3641,0
)
*722 (MRCItem
litem &599
pos 69
dimension 20
uid 3643,0
)
*723 (MRCItem
litem &600
pos 70
dimension 20
uid 3645,0
)
*724 (MRCItem
litem &601
pos 71
dimension 20
uid 3647,0
)
*725 (MRCItem
litem &602
pos 72
dimension 20
uid 3649,0
)
*726 (MRCItem
litem &603
pos 73
dimension 20
uid 3651,0
)
*727 (MRCItem
litem &604
pos 114
dimension 20
uid 3665,0
)
*728 (MRCItem
litem &605
pos 115
dimension 20
uid 3667,0
)
*729 (MRCItem
litem &606
pos 74
dimension 20
uid 3669,0
)
*730 (MRCItem
litem &607
pos 75
dimension 20
uid 3671,0
)
*731 (MRCItem
litem &608
pos 76
dimension 20
uid 3673,0
)
*732 (MRCItem
litem &609
pos 77
dimension 20
uid 3675,0
)
*733 (MRCItem
litem &610
pos 78
dimension 20
uid 3677,0
)
*734 (MRCItem
litem &611
pos 79
dimension 20
uid 3679,0
)
*735 (MRCItem
litem &612
pos 80
dimension 20
uid 3681,0
)
*736 (MRCItem
litem &613
pos 81
dimension 20
uid 3683,0
)
*737 (MRCItem
litem &614
pos 82
dimension 20
uid 3685,0
)
*738 (MRCItem
litem &615
pos 83
dimension 20
uid 3687,0
)
*739 (MRCItem
litem &616
pos 84
dimension 20
uid 3689,0
)
*740 (MRCItem
litem &617
pos 85
dimension 20
uid 3691,0
)
*741 (MRCItem
litem &618
pos 86
dimension 20
uid 3693,0
)
*742 (MRCItem
litem &619
pos 87
dimension 20
uid 3695,0
)
*743 (MRCItem
litem &620
pos 88
dimension 20
uid 3697,0
)
*744 (MRCItem
litem &621
pos 89
dimension 20
uid 3699,0
)
*745 (MRCItem
litem &622
pos 91
dimension 20
uid 10441,0
)
*746 (MRCItem
litem &623
pos 92
dimension 20
uid 10443,0
)
*747 (MRCItem
litem &624
pos 93
dimension 20
uid 10445,0
)
*748 (MRCItem
litem &625
pos 94
dimension 20
uid 10447,0
)
*749 (MRCItem
litem &626
pos 95
dimension 20
uid 10449,0
)
*750 (MRCItem
litem &627
pos 96
dimension 20
uid 10451,0
)
*751 (MRCItem
litem &628
pos 90
dimension 20
uid 10711,0
)
*752 (MRCItem
litem &629
pos 97
dimension 20
uid 12214,0
)
*753 (MRCItem
litem &630
pos 116
dimension 20
uid 12535,0
)
*754 (MRCItem
litem &631
pos 117
dimension 20
uid 12537,0
)
*755 (MRCItem
litem &632
pos 98
dimension 20
uid 12682,0
)
*756 (MRCItem
litem &633
pos 99
dimension 20
uid 13471,0
)
*757 (MRCItem
litem &634
pos 100
dimension 20
uid 13593,0
)
*758 (MRCItem
litem &635
pos 101
dimension 20
uid 13595,0
)
*759 (MRCItem
litem &636
pos 102
dimension 20
uid 14344,0
)
*760 (MRCItem
litem &637
pos 103
dimension 20
uid 14346,0
)
*761 (MRCItem
litem &638
pos 104
dimension 20
uid 14348,0
)
*762 (MRCItem
litem &639
pos 105
dimension 20
uid 14350,0
)
*763 (MRCItem
litem &640
pos 106
dimension 20
uid 14352,0
)
*764 (MRCItem
litem &641
pos 107
dimension 20
uid 14354,0
)
*765 (MRCItem
litem &642
pos 108
dimension 20
uid 14356,0
)
*766 (MRCItem
litem &643
pos 109
dimension 20
uid 14358,0
)
*767 (MRCItem
litem &644
pos 110
dimension 20
uid 14360,0
)
*768 (MRCItem
litem &645
pos 111
dimension 20
uid 14362,0
)
*769 (MRCItem
litem &646
pos 112
dimension 20
uid 14364,0
)
*770 (MRCItem
litem &647
pos 113
dimension 20
uid 14366,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1577,0
optionalChildren [
*771 (MRCItem
litem &521
pos 0
dimension 20
uid 1578,0
)
*772 (MRCItem
litem &523
pos 1
dimension 50
uid 1579,0
)
*773 (MRCItem
litem &524
pos 2
dimension 100
uid 1580,0
)
*774 (MRCItem
litem &525
pos 3
dimension 50
uid 1581,0
)
*775 (MRCItem
litem &526
pos 4
dimension 100
uid 1582,0
)
*776 (MRCItem
litem &527
pos 5
dimension 100
uid 1583,0
)
*777 (MRCItem
litem &528
pos 6
dimension 50
uid 1584,0
)
*778 (MRCItem
litem &529
pos 7
dimension 80
uid 1585,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1572,0
vaOverrides [
]
)
]
)
uid 1557,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *779 (LEmptyRow
)
uid 1587,0
optionalChildren [
*780 (RefLabelRowHdr
)
*781 (TitleRowHdr
)
*782 (FilterRowHdr
)
*783 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*784 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*785 (GroupColHdr
tm "GroupColHdrMgr"
)
*786 (NameColHdr
tm "GenericNameColHdrMgr"
)
*787 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*788 (InitColHdr
tm "GenericValueColHdrMgr"
)
*789 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*790 (EolColHdr
tm "GenericEolColHdrMgr"
)
*791 (LogGeneric
generic (GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "32"
)
uid 4093,0
)
*792 (LogGeneric
generic (GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "0"
)
uid 4095,0
)
*793 (LogGeneric
generic (GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "0"
)
uid 4097,0
)
*794 (LogGeneric
generic (GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
)
uid 4099,0
)
*795 (LogGeneric
generic (GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "0"
)
uid 4101,0
)
*796 (LogGeneric
generic (GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "64"
)
uid 4103,0
)
*797 (LogGeneric
generic (GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "1"
)
uid 4105,0
)
*798 (LogGeneric
generic (GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "0"
)
uid 4107,0
)
*799 (LogGeneric
generic (GiElement
name "C_M00_AXI_TARGET_SLAVE_BASE_ADDR"
type "std_logic_vector"
value "x\"40000000\""
pr "-- Parameters of Axi Master Bus Interface M00_AXI"
apr 0
)
uid 4109,0
)
*800 (LogGeneric
generic (GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "0"
)
uid 4111,0
)
*801 (LogGeneric
generic (GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "10"
)
uid 4113,0
)
*802 (LogGeneric
generic (GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "0"
)
uid 4115,0
)
*803 (LogGeneric
generic (GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "0"
)
uid 4117,0
)
*804 (LogGeneric
generic (GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "0"
)
uid 4119,0
)
*805 (LogGeneric
generic (GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
uid 4121,0
)
*806 (LogGeneric
generic (GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "1"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
uid 4123,0
)
*807 (LogGeneric
generic (GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "0"
)
uid 4125,0
)
*808 (LogGeneric
generic (GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "0"
)
uid 4127,0
)
*809 (LogGeneric
generic (GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
uid 4152,0
)
*810 (LogGeneric
generic (GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
uid 4154,0
)
*811 (LogGeneric
generic (GiElement
name "C_SYNC_WidTH"
type "integer"
value "8"
)
uid 13472,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1599,0
optionalChildren [
*812 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *813 (MRCItem
litem &779
pos 21
dimension 20
)
uid 1601,0
optionalChildren [
*814 (MRCItem
litem &780
pos 0
dimension 20
uid 1602,0
)
*815 (MRCItem
litem &781
pos 1
dimension 23
uid 1603,0
)
*816 (MRCItem
litem &782
pos 2
hidden 1
dimension 20
uid 1604,0
)
*817 (MRCItem
litem &791
pos 0
dimension 20
uid 4092,0
)
*818 (MRCItem
litem &792
pos 1
dimension 20
uid 4094,0
)
*819 (MRCItem
litem &793
pos 2
dimension 20
uid 4096,0
)
*820 (MRCItem
litem &794
pos 3
dimension 20
uid 4098,0
)
*821 (MRCItem
litem &795
pos 4
dimension 20
uid 4100,0
)
*822 (MRCItem
litem &796
pos 5
dimension 20
uid 4102,0
)
*823 (MRCItem
litem &797
pos 6
dimension 20
uid 4104,0
)
*824 (MRCItem
litem &798
pos 7
dimension 20
uid 4106,0
)
*825 (MRCItem
litem &799
pos 8
dimension 20
uid 4108,0
)
*826 (MRCItem
litem &800
pos 9
dimension 20
uid 4110,0
)
*827 (MRCItem
litem &801
pos 10
dimension 20
uid 4112,0
)
*828 (MRCItem
litem &802
pos 11
dimension 20
uid 4114,0
)
*829 (MRCItem
litem &803
pos 12
dimension 20
uid 4116,0
)
*830 (MRCItem
litem &804
pos 13
dimension 20
uid 4118,0
)
*831 (MRCItem
litem &805
pos 14
dimension 20
uid 4120,0
)
*832 (MRCItem
litem &806
pos 15
dimension 20
uid 4122,0
)
*833 (MRCItem
litem &807
pos 16
dimension 20
uid 4124,0
)
*834 (MRCItem
litem &808
pos 17
dimension 20
uid 4126,0
)
*835 (MRCItem
litem &809
pos 18
dimension 20
uid 4151,0
)
*836 (MRCItem
litem &810
pos 19
dimension 20
uid 4153,0
)
*837 (MRCItem
litem &811
pos 20
dimension 20
uid 13473,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1605,0
optionalChildren [
*838 (MRCItem
litem &783
pos 0
dimension 20
uid 1606,0
)
*839 (MRCItem
litem &785
pos 1
dimension 50
uid 1607,0
)
*840 (MRCItem
litem &786
pos 2
dimension 190
uid 1608,0
)
*841 (MRCItem
litem &787
pos 3
dimension 100
uid 1609,0
)
*842 (MRCItem
litem &788
pos 4
dimension 50
uid 1610,0
)
*843 (MRCItem
litem &789
pos 5
dimension 50
uid 1611,0
)
*844 (MRCItem
litem &790
pos 6
dimension 80
uid 1612,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1600,0
vaOverrides [
]
)
]
)
uid 1586,0
type 1
)
activeModelName "BlockDiag"
)
