# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc rtl/bram_buffer.sv rtl/layer_controller.sv rtl/layer_top.sv rtl/MAC.sv rtl/serial_top.sv rtl/spi_command_controller.sv rtl/top_level.sv rtl/uart_rx.sv --exe /home/dduboi/vhdl_proj/Quantized-Linear-Layer-Accelerator/FPGA/tb/cpp/layer_top_tb.cpp --top-module layer_top --Mdir sim/obj_dir --trace --no-timing -Wno-fatal"
S  10993608  1489494  1748288240    72563202  1705136080           0 "/usr/bin/verilator_bin"
S      4942    15678  1748288240   168564366  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S      1919   549641  1748419309   646797473  1748419309   646797473 "rtl/MAC.sv"
S       791   549837  1748419309   646797473  1748419309   646797473 "rtl/bram_buffer.sv"
S      5982   556813  1748420982   836674538  1748420982   836674538 "rtl/layer_controller.sv"
S      3409   556822  1748421060   227211663  1748421060   227211663 "rtl/layer_top.sv"
S      2827   556823  1748419309   646797473  1748419309   646797473 "rtl/serial_top.sv"
S      3759   556824  1748419309   646797473  1748419309   646797473 "rtl/spi_command_controller.sv"
S      3840   556825  1748419309   646797473  1748419309   646797473 "rtl/top_level.sv"
S      3032   556826  1748419309   647797459  1748419309   647797459 "rtl/uart_rx.sv"
T      5559   556836  1748421065   852176761  1748421065   852176761 "sim/obj_dir/Vlayer_top.cpp"
T      3681   558069  1748421065   852176761  1748421065   852176761 "sim/obj_dir/Vlayer_top.h"
T      2003   558073  1748421065   859176718  1748421065   859176718 "sim/obj_dir/Vlayer_top.mk"
T       785   558866  1748421065   851176767  1748421065   851176767 "sim/obj_dir/Vlayer_top__Syms.cpp"
T      1146   558870  1748421065   852176761  1748421065   852176761 "sim/obj_dir/Vlayer_top__Syms.h"
T       308   558871  1748421065   857176730  1748421065   857176730 "sim/obj_dir/Vlayer_top__TraceDecls__0__Slow.cpp"
T      5507   559084  1748421065   857176730  1748421065   857176730 "sim/obj_dir/Vlayer_top__Trace__0.cpp"
T     27828   559245  1748421065   857176730  1748421065   857176730 "sim/obj_dir/Vlayer_top__Trace__0__Slow.cpp"
T      3812   559255  1748421065   853176755  1748421065   853176755 "sim/obj_dir/Vlayer_top___024root.h"
T      1393   559257  1748421065   853176755  1748421065   853176755 "sim/obj_dir/Vlayer_top___024root__DepSet_h1ff13033__0.cpp"
T       904   559286  1748421065   853176755  1748421065   853176755 "sim/obj_dir/Vlayer_top___024root__DepSet_h1ff13033__0__Slow.cpp"
T     17953   559315  1748421065   856176736  1748421065   856176736 "sim/obj_dir/Vlayer_top___024root__DepSet_h993c419b__0.cpp"
T     10567   559325  1748421065   853176755  1748421065   853176755 "sim/obj_dir/Vlayer_top___024root__DepSet_h993c419b__0__Slow.cpp"
T       691   559326  1748421065   853176755  1748421065   853176755 "sim/obj_dir/Vlayer_top___024root__Slow.cpp"
T       714   559358  1748421065   853176755  1748421065   853176755 "sim/obj_dir/Vlayer_top__pch.h"
T       933   559363  1748421065   860176711  1748421065   860176711 "sim/obj_dir/Vlayer_top__ver.d"
T         0        0  1748421065   860176711  1748421065   860176711 "sim/obj_dir/Vlayer_top__verFiles.dat"
T      1777   559417  1748421065   859176718  1748421065   859176718 "sim/obj_dir/Vlayer_top_classes.mk"
