Fitter report for quartus_compile
Mon Jun 28 22:04:01 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. I/O Bank Usage
 13. All Package Pins
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Fitter RAM Summary
 19. Routing Usage Summary
 20. Fitter Device Options
 21. Operating Settings and Conditions
 22. Estimated Delay Added for Hold Timing Summary
 23. Estimated Delay Added for Hold Timing Details
 24. Fitter INI Usage
 25. Fitter Messages
 26. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Jun 28 22:04:01 2021       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; quartus_compile                             ;
; Top-level Entity Name           ; quartus_compile                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA9F31C7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,910 / 113,560 ( 2 % )                     ;
; Total registers                 ; 3540                                        ;
; Total pins                      ; 0 / 480 ( 0 % )                             ;
; Total virtual pins              ; 336                                         ;
; Total block memory bits         ; 23,354 / 12,492,800 ( < 1 % )               ;
; Total RAM Blocks                ; 24 / 1,220 ( 2 % )                          ;
; Total DSP Blocks                ; 0 / 342 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 8 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CEBA9F31C7                           ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.1%      ;
;     Processor 3            ;   5.7%      ;
;     Processor 4            ;   5.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clock~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.cnt[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.cnt[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.lo[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.lo[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.lo[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|gen_depth_large.lo[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[4]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[4]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[7]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[7]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[8]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[8]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[14]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[15]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[17]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[17]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[18]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[18]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[22]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[22]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[23]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|source_NO_SHIFT_REG[23]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[14]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_copy[14]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[0][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[0][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[30][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[30][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[14]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[29]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo|wptr_copy[25]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo|wptr_copy[25]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo|wptr_copy[26]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo|wptr_copy[26]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo|wptr_copy[32]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[0][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[0][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[16][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[16][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[9]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[14]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[14]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[21]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[2]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_copy[4]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_copy[4]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_copy[26]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_copy[26]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[7][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[7][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[10]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[22]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[25]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[0][0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[0][0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[19][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[5]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[16]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[20]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[26]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[0][0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[0][0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[18][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[4]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[6]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[8]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[11]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[12]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[13]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[15]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[17]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[18]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[19]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[27]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|counter[0]                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|counter[0]~DUPLICATE ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist1_sync_in_aunroll_x_in_c0_eni2_1_1|delay_signals[0][0]                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist1_sync_in_aunroll_x_in_c0_eni2_1_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist2_sync_in_aunroll_x_in_i_valid_1|delay_signals[0][0]                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist2_sync_in_aunroll_x_in_i_valid_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][0]                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][0]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][1]                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][1]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][2]                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][2]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][3]                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][3]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][4]                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][4]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][5]                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][5]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][8]                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][8]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][9]                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][9]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][10]                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][10]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][11]                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][11]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][12]                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][12]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][13]                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][13]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][14]                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][14]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][17]                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][17]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][21]                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][21]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][27]                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][27]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][30]                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|delay_signals[0][30]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]~DUPLICATE                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]~DUPLICATE                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[1]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[1]~DUPLICATE                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[4]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[4]~DUPLICATE                                                                             ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[20]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[20]~DUPLICATE                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[22]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[22]~DUPLICATE                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|count_B2_branch:thecount_B2_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|count_B2_branch:thecount_B2_branch|valid_0_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_copy[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[16]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[16]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[32]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_copy[32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[13]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[13]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[95]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[95]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.id[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|pipe_r.pipe_r.req.id[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp|pipe_r.pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[5].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[5].dp|pipe_r.pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[9].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[9].dp|pipe_r.pipe_r.req.request~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.id[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.id[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~portb_address_reg0FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~portb_address_reg1FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ram_block1a16~portb_address_reg2FITTER_CREATED_FF ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                                                                                                                      ; Created    ; Placement                                         ; Location assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~FITTER_CREATED_INV                                                                                                                                                                                                                                                                                                                             ; Created    ; Placement                                         ; Location assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                            ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                            ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                            ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                            ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg4FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                            ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                                                                                                                            ; Created    ; Placement                                         ; Location assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~FITTER_CREATED_INV                                                                                                                                                                                                                                                                                                                                   ; Created    ; Placement                                         ; Location assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~portb_address_reg4FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                  ; Created    ; Placement                                         ; Location assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6449 ) ; 0.00 % ( 0 / 6449 )        ; 0.00 % ( 0 / 6449 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6449 ) ; 0.00 % ( 0 / 6449 )        ; 0.00 % ( 0 / 6449 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6449 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/intelFPGA/19.1/hls/examples/Proj/test-fpga.prj/quartus/quartus_compile.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,910 / 113,560       ; 2 %   ;
; ALMs needed [=A-B+C]                                        ; 1,910                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,178 / 113,560       ; 2 %   ;
;         [a] ALMs used for LUT logic and registers           ; 613                   ;       ;
;         [b] ALMs used for LUT logic                         ; 588                   ;       ;
;         [c] ALMs used for registers                         ; 947                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 30                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 449 / 113,560         ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 181 / 113,560         ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 4                     ;       ;
;         [c] Due to LAB input limits                         ; 9                     ;       ;
;         [d] Due to virtual I/Os                             ; 168                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 270 / 11,356          ; 2 %   ;
;     -- Logic LABs                                           ; 267                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 3                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,013                 ;       ;
;     -- 7 input functions                                    ; 187                   ;       ;
;     -- 6 input functions                                    ; 246                   ;       ;
;     -- 5 input functions                                    ; 208                   ;       ;
;     -- 4 input functions                                    ; 273                   ;       ;
;     -- <=3 input functions                                  ; 1,099                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,361                 ;       ;
; Memory ALUT usage                                           ; 29                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 29                    ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,540                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,119 / 227,120       ; 1 %   ;
;         -- Secondary logic registers                        ; 421 / 227,120         ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,304                 ;       ;
;         -- Routing optimization registers                   ; 236                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 336                   ;       ;
; I/O pins                                                    ; 0 / 480               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 12                ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 11                ; 0 %   ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 24 / 1,220            ; 2 %   ;
; Total MLAB memory bits                                      ; 904                   ;       ;
; Total block memory bits                                     ; 23,354 / 12,492,800   ; < 1 % ;
; Total block memory implementation bits                      ; 245,760 / 12,492,800  ; 2 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 342               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 8                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 24                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 140               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 140               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.7% / 0.7% / 0.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 16.8% / 17.4% / 15.7% ;       ;
; Maximum fan-out                                             ; 3646                  ;       ;
; Highest non-global fan-out                                  ; 1672                  ;       ;
; Total fan-out                                               ; 23534                 ;       ;
; Average fan-out                                             ; 3.22                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1910 / 113560 ( 2 % )  ; 0 / 113560 ( 0 % )             ;
; ALMs needed [=A-B+C]                                        ; 1910                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2178 / 113560 ( 2 % )  ; 0 / 113560 ( 0 % )             ;
;         [a] ALMs used for LUT logic and registers           ; 613                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 588                    ; 0                              ;
;         [c] ALMs used for registers                         ; 947                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 30                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 449 / 113560 ( < 1 % ) ; 0 / 113560 ( 0 % )             ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 181 / 113560 ( < 1 % ) ; 0 / 113560 ( 0 % )             ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 4                      ; 0                              ;
;         [c] Due to LAB input limits                         ; 9                      ; 0                              ;
;         [d] Due to virtual I/Os                             ; 168                    ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 270 / 11356 ( 2 % )    ; 0 / 11356 ( 0 % )              ;
;     -- Logic LABs                                           ; 267                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 3                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 2042                   ; 0                              ;
;     -- 7 input functions                                    ; 187                    ; 0                              ;
;     -- 6 input functions                                    ; 246                    ; 0                              ;
;     -- 5 input functions                                    ; 208                    ; 0                              ;
;     -- 4 input functions                                    ; 273                    ; 0                              ;
;     -- <=3 input functions                                  ; 1099                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1361                   ; 0                              ;
; Memory ALUT usage                                           ; 29                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 29                     ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 3119 / 227120 ( 1 % )  ; 0 / 227120 ( 0 % )             ;
;         -- Secondary logic registers                        ; 421 / 227120 ( < 1 % ) ; 0 / 227120 ( 0 % )             ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 3304                   ; 0                              ;
;         -- Routing optimization registers                   ; 236                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 336                    ; 0                              ;
; I/O pins                                                    ; 0                      ; 0                              ;
; I/O registers                                               ; 0                      ; 0                              ;
; Total block memory bits                                     ; 23354                  ; 0                              ;
; Total block memory implementation bits                      ; 245760                 ; 0                              ;
; M10K block                                                  ; 24 / 1220 ( 1 % )      ; 0 / 1220 ( 0 % )               ;
; Clock enable block                                          ; 1 / 128 ( < 1 % )      ; 0 / 128 ( 0 % )                ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 0                      ; 0                              ;
;     -- Registered Input Connections                         ; 0                      ; 0                              ;
;     -- Output Connections                                   ; 0                      ; 0                              ;
;     -- Registered Output Connections                        ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 23611                  ; 0                              ;
;     -- Registered Connections                               ; 10780                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 0                      ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 196                    ; 0                              ;
;     -- Output Ports                                         ; 140                    ; 0                              ;
;     -- Bidir Ports                                          ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B3L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; B2L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 48 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 48 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 590        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A3       ; 588        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 570        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 568        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 558        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 554        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 546        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 544        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 526        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 518        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 514        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 512        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 506        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 502        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 498        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 496        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A23      ; 490        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 482        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 480        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 466        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 462        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A29      ; 421        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 57         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 92         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 84         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 134        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 150        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 158        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 224        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 273        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 290        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 292        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 268        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA28     ; 310        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ; 334        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA30     ; 336        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ; 59         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB8      ; 90         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ; 82         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB10     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB11     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ; 144        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB15     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB16     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ; 216        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB21     ; 222        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 240        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB24     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB25     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB26     ; 266        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 335        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 337        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ; 339        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB30     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 60         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC9      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC13     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC14     ; 142        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC16     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC19     ; 214        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ; 232        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC22     ; 238        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC24     ; 260        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC26     ; 270        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC27     ; 272        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC29     ; 333        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 341        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AD7      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD8      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD11     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD12     ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD14     ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD17     ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ; 221        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 230        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ; 258        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD24     ; 262        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD25     ; 264        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD27     ; 296        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ; 329        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD29     ; 331        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 320        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 63         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE7      ; 61         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE8      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE12     ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE15     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE20     ; 219        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 236        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 291        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE24     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE25     ; 295        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 297        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 294        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 327        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE30     ; 318        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AF5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF6      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 89         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 145        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 114        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 141        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF18     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 229        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 237        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF23     ; 234        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 293        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF25     ; 299        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF26     ; 301        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF28     ; 321        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 323        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 325        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG5      ; 65         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AG6      ; 85         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 97         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 87         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 143        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG11     ; 139        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 157        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG16     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 213        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG21     ; 227        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 235        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 241        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 220        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG26     ; 233        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 305        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 319        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ; 313        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG30     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH4      ; 93         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 91         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 83         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 95         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH9      ; 148        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 149        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ; 156        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 154        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH14     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AH17     ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH19     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 191        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 239        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH24     ; 212        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 218        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ; 231        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 303        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH28     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH29     ; 311        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 317        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ4      ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ7      ; 137        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ; 140        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ9      ; 146        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 147        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ12     ; 161        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ14     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ17     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ19     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ22     ; 202        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ24     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 217        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ27     ; 225        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ; 307        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ29     ; 309        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ; 315        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AK2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK3      ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK5      ; 132        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK6      ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 135        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 138        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK10     ; 153        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK11     ; 151        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 159        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK15     ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK16     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK18     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK20     ; 194        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK21     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK25     ; 215        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK26     ; 223        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 228        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 226        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B6       ; 556        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 552        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 550        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 532        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 530        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 524        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ; 516        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B16      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 513        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 504        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 500        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 494        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 492        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 488        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ; 486        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B26      ; 464        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 460        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B28      ; 419        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B29      ; 417        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 634        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 562        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 560        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C9       ; 548        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 542        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ; 528        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ; 522        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C14      ; 510        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 529        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 527        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 511        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C19      ; 481        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 473        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 471        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 474        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 484        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 470        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ; 458        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C27      ; 456        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C28      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C29      ; 415        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 409        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 594        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 592        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 586        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ; 540        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 561        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 520        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 553        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ; 508        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 521        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 497        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ; 495        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 479        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D22      ; 478        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ; 472        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D24      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D25      ; 468        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 429        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 423        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D29      ; 425        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 407        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 636        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 598        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 596        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 584        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ; 538        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 559        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 551        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 566        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 545        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 519        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 489        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 485        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 465        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 463        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E23      ; 476        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E25      ; 454        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E26      ; 452        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E27      ; 427        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 413        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E30      ; 401        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 606        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F8       ; 582        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F13      ; 564        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 569        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 543        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 505        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 487        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 483        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F23      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F24      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 398        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 400        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 411        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 405        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 399        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 632        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 604        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ; 610        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 608        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ; 580        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G10      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G12      ; 585        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G14      ; 567        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G17      ; 517        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 503        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G21      ; 453        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 455        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 457        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G24      ; 434        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G26      ; 397        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 383        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 385        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ; 403        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G30      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 631        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 574        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 578        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 583        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H14      ; 573        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 557        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 515        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 499        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 469        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 451        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ; 431        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 422        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ; 424        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H27      ; 395        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H29      ; 391        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 393        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 572        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J9       ; 576        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 602        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J12      ; 601        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 589        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 571        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 555        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ; 525        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 501        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 477        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ; 467        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ; 430        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J23      ; 432        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J25      ; 433        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J27      ; 392        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 387        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J29      ; 389        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 381        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K7       ; 630        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 600        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K11      ; 577        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ; 599        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ; 587        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K16      ; 507        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 523        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ; 493        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ; 475        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 414        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 416        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K25      ; 371        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 373        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 390        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 365        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K30      ; 379        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 628        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 565        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 563        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ; 575        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ; 549        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L14      ; 547        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L15      ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L16      ; 509        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ; 491        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L19      ; 461        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L20      ; 459        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L21      ; 420        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L22      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L23      ; 406        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 408        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 382        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 384        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 363        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 375        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 377        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ; 635        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ; 541        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 539        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ; 609        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 607        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ; 418        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 412        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 396        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M26      ;            ; 6A       ; VREFB6AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; M27      ; 367        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 369        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ; 359        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ; 605        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ; 603        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N11      ; 593        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N12      ; 581        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 428        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 410        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ; 394        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N24      ; 378        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 380        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 374        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 376        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N29      ; 357        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 361        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ; 633        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ; 629        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 591        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P12      ; 579        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ; 426        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P21      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ; 372        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P24      ;            ; 6A       ; VCCPD6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ; 362        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P27      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; P28      ; 355        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P29      ; 358        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 360        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 597        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 595        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R20      ; 402        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 386        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 388        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ; 356        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ;            ; 6A       ; VCCIO6A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R25      ; 364        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 348        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 368        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R30      ; 352        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ; 64         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T8       ; 627        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ; 88         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 96         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 404        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T23      ; 354        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 340        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 346        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T27      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T28      ; 342        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 344        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 350        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 62         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ; 86         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ; 94         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U11      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U21      ; 322        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U22      ; 324        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U23      ; 338        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U24      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U26      ; 316        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 330        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 332        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ; 351        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U30      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ; 58         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 80         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V17      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V19      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V21      ; 298        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V22      ; 300        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 306        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 308        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ; 314        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V27      ; 326        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V29      ; 347        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 353        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ; 56         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W22      ; 259        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 269        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W26      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W27      ; 304        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ; 328        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W29      ; 349        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 345        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y10      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ; 136        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y13      ; 152        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 160        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y20      ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 261        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ; 271        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y23      ; 267        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ; 263        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y26      ; 265        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 302        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 312        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y30      ; 343        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |quartus_compile                                                                                                                                                          ; 1909.5 (195.5)       ; 2177.5 (116.0)                   ; 448.5 (88.5)                                      ; 180.5 (168.0)                    ; 30.0 (0.0)           ; 2013 (4)            ; 3540 (268)                ; 0 (0)         ; 23354             ; 24    ; 0          ; 0    ; 336          ; |quartus_compile                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; quartus_compile                                                  ; work         ;
;    |count:count_inst|                                                                                                                                                     ; 1714.0 (0.0)         ; 2061.5 (0.0)                     ; 360.0 (0.0)                                       ; 12.5 (0.0)                       ; 30.0 (0.0)           ; 2009 (0)            ; 3272 (0)                  ; 0 (0)         ; 23354             ; 24    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; count                                                            ; count        ;
;       |count_internal:count_internal_inst|                                                                                                                                ; 1714.0 (0.0)         ; 2061.5 (0.0)                     ; 360.0 (0.0)                                       ; 12.5 (0.0)                       ; 30.0 (0.0)           ; 2009 (0)            ; 3272 (0)                  ; 0 (0)         ; 23354             ; 24    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; count_internal                                                   ; count        ;
;          |acl_ic_to_avm:avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                                                            ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|acl_ic_to_avm:avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_to_avm                                                    ; count        ;
;          |count_function_wrapper:count_internal|                                                                                                                          ; 1353.9 (0.3)         ; 1631.8 (0.3)                     ; 288.3 (0.0)                                       ; 10.5 (0.0)                       ; 30.0 (0.0)           ; 1763 (1)            ; 2528 (0)                  ; 0 (0)         ; 23168             ; 22    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; count_function_wrapper                                           ; count        ;
;             |count_function:thecount_function|                                                                                                                            ; 1353.6 (0.0)         ; 1631.4 (0.0)                     ; 288.3 (0.0)                                       ; 10.5 (0.0)                       ; 30.0 (0.0)           ; 1762 (0)            ; 2528 (0)                  ; 0 (0)         ; 23168             ; 22    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; count_function                                                   ; count        ;
;                |bb_count_B1_start:thebb_count_B1_start|                                                                                                                   ; 955.3 (0.0)          ; 1078.7 (0.0)                     ; 125.4 (0.0)                                       ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 1213 (0)            ; 1690 (0)                  ; 0 (0)         ; 18048             ; 18    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; bb_count_B1_start                                                ; count        ;
;                   |bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|                                                                                      ; 955.3 (104.6)        ; 1078.7 (105.8)                   ; 125.4 (1.2)                                       ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 1213 (271)          ; 1690 (9)                  ; 0 (0)         ; 18048             ; 18    ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; bb_count_B1_start_stall_region                                   ; count        ;
;                      |acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|                                                                         ; 7.5 (7.5)            ; 8.2 (8.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_valid_fifo_counter                                           ; count        ;
;                      |acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg|                                                        ; 7.0 (7.0)            ; 7.2 (7.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_count_c0_enter_count_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_valid_fifo_counter                                           ; count        ;
;                      |count_B1_start_merge_reg:thecount_B1_start_merge_reg|                                                                                               ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|count_B1_start_merge_reg:thecount_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; count_B1_start_merge_reg                                         ; count        ;
;                      |i_acl_pop_i1_throttle_pop_count12:thei_acl_pop_i1_throttle_pop_count|                                                                               ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_throttle_pop_count12:thei_acl_pop_i1_throttle_pop_count                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_acl_pop_i1_throttle_pop_count12                                ; count        ;
;                         |i_acl_pop_i1_throttle_pop_count_reg:thei_acl_pop_i1_throttle_pop_count_reg|                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_acl_pop_i1_throttle_pop_count12:thei_acl_pop_i1_throttle_pop_count|i_acl_pop_i1_throttle_pop_count_reg:thei_acl_pop_i1_throttle_pop_count_reg                                                                                                                                                                                                                                                                                                                                                                                    ; i_acl_pop_i1_throttle_pop_count_reg                              ; count        ;
;                      |i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|                                                                             ; 7.5 (0.0)            ; 15.3 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i_ffwd_src_unnamed_count12_count39                               ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40|                                                                                               ; 7.5 (7.5)            ; 15.3 (15.3)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count12_count39:thei_ffwd_src_unnamed_count12_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count12_count40                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count13_count41:thei_ffwd_src_unnamed_count13_count|                                                                             ; 5.0 (0.0)            ; 15.3 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count13_count41:thei_ffwd_src_unnamed_count13_count                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i_ffwd_src_unnamed_count13_count41                               ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count13_count42|                                                                                               ; 5.0 (5.0)            ; 15.3 (15.3)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count13_count41:thei_ffwd_src_unnamed_count13_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count13_count42                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count14_count43:thei_ffwd_src_unnamed_count14_count|                                                                             ; 9.0 (0.0)            ; 12.8 (0.0)                       ; 4.8 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count14_count43:thei_ffwd_src_unnamed_count14_count                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i_ffwd_src_unnamed_count14_count43                               ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count14_count44|                                                                                               ; 9.0 (9.0)            ; 12.8 (12.8)                      ; 4.8 (4.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count14_count43:thei_ffwd_src_unnamed_count14_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count14_count44                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count15_count45:thei_ffwd_src_unnamed_count15_count|                                                                             ; 3.4 (0.0)            ; 13.0 (0.0)                       ; 10.0 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count15_count45:thei_ffwd_src_unnamed_count15_count                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; i_ffwd_src_unnamed_count15_count45                               ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count15_count46|                                                                                               ; 3.4 (3.4)            ; 13.0 (13.0)                      ; 10.0 (10.0)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count15_count45:thei_ffwd_src_unnamed_count15_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count15_count46                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count3_count18:thei_ffwd_src_unnamed_count3_count|                                                                               ; 0.8 (0.0)            ; 26.8 (0.0)                       ; 26.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count3_count18:thei_ffwd_src_unnamed_count3_count                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_ffwd_src_unnamed_count3_count18                                ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count3_count19|                                                                                                ; 0.8 (0.8)            ; 26.8 (26.8)                      ; 26.0 (26.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count3_count18:thei_ffwd_src_unnamed_count3_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count3_count19                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count5_count25:thei_ffwd_src_unnamed_count5_count|                                                                               ; 5.0 (0.0)            ; 16.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count5_count25:thei_ffwd_src_unnamed_count5_count                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_ffwd_src_unnamed_count5_count25                                ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count5_count26|                                                                                                ; 5.0 (5.0)            ; 16.0 (16.0)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count5_count25:thei_ffwd_src_unnamed_count5_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count5_count26                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count7_count29:thei_ffwd_src_unnamed_count7_count|                                                                               ; 15.5 (0.0)           ; 15.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count7_count29:thei_ffwd_src_unnamed_count7_count                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_ffwd_src_unnamed_count7_count29                                ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count7_count30|                                                                                                ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count7_count29:thei_ffwd_src_unnamed_count7_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count7_count30                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwdsrc                                                      ; count        ;
;                      |i_ffwd_src_unnamed_count8_count31:thei_ffwd_src_unnamed_count8_count|                                                                               ; 6.7 (0.0)            ; 14.3 (0.0)                       ; 7.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count8_count31:thei_ffwd_src_unnamed_count8_count                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; i_ffwd_src_unnamed_count8_count31                                ; count        ;
;                         |acl_ffwdsrc:thei_ffwd_src_unnamed_count8_count32|                                                                                                ; 6.7 (6.7)            ; 14.3 (14.3)                      ; 7.8 (7.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count8_count31:thei_ffwd_src_unnamed_count8_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count8_count32                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwdsrc                                                      ; count        ;
;                      |i_iord_bl_do_unnamed_count1_count14:thei_iord_bl_do_unnamed_count1_count_aunroll_x|                                                                 ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_iord_bl_do_unnamed_count1_count14:thei_iord_bl_do_unnamed_count1_count_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; i_iord_bl_do_unnamed_count1_count14                              ; count        ;
;                         |st_read:theiord|                                                                                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_iord_bl_do_unnamed_count1_count14:thei_iord_bl_do_unnamed_count1_count_aunroll_x|st_read:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                 ; st_read                                                          ; count        ;
;                      |i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|                                                                                     ; 133.2 (0.0)          ; 136.9 (0.0)                      ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 220 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; i_load_unnamed_count10_count35                                   ; count        ;
;                         |lsu_top:thei_load_unnamed_count10_count36|                                                                                                       ; 125.3 (1.7)          ; 126.6 (1.8)                      ; 1.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 187 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36                                                                                                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.5 (18.5)          ; 18.5 (18.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 105.2 (17.5)         ; 106.2 (17.7)                     ; 1.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 153 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                         ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 22.3 (0.0)           ; 22.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 22.3 (0.0)           ; 22.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                   ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 22.3 (0.0)           ; 22.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                           ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 22.3 (0.0)           ; 22.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 22.3 (15.3)          ; 22.3 (15.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 30 (15)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                           ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                   ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                       ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                           ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                    ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 16.3 (0.0)           ; 17.3 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 16.3 (0.0)           ; 17.3 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                             ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 16.3 (0.0)           ; 17.3 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                  ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 16.3 (9.3)           ; 17.3 (10.3)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 27 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                             ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                     ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                         ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                             ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                      ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.0 (49.0)          ; 49.0 (49.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count10_count4:thereaddata_reg_unnamed_count10_count4|                                                                      ; 7.8 (7.8)            ; 10.3 (10.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|readdata_reg_unnamed_count10_count4:thereaddata_reg_unnamed_count10_count4                                                                                                                                                                                                                                                                                                                                                                                          ; readdata_reg_unnamed_count10_count4                              ; count        ;
;                      |i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|                                                                                     ; 132.7 (0.0)          ; 138.2 (0.0)                      ; 5.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 221 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; i_load_unnamed_count11_count37                                   ; count        ;
;                         |lsu_top:thei_load_unnamed_count11_count38|                                                                                                       ; 125.1 (1.7)          ; 127.5 (1.7)                      ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 188 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38                                                                                                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.0 (18.0)          ; 18.1 (18.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 105.4 (18.7)         ; 107.7 (18.7)                     ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 155 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                         ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 20.5 (0.0)           ; 22.6 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 20.5 (0.0)           ; 22.6 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                   ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 20.5 (0.0)           ; 22.6 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                           ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 20.5 (0.0)           ; 22.6 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 20.5 (13.5)          ; 22.6 (15.6)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 27 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                           ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                   ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                       ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                           ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                    ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 17.3 (0.0)           ; 17.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 17.3 (0.0)           ; 17.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                             ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 17.3 (0.0)           ; 17.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                  ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 17.3 (10.3)          ; 17.5 (10.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 27 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                             ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                     ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                         ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                             ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                      ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.0 (49.0)          ; 49.0 (49.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count11_count5:thereaddata_reg_unnamed_count11_count5|                                                                      ; 7.7 (7.7)            ; 10.7 (10.7)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|readdata_reg_unnamed_count11_count5:thereaddata_reg_unnamed_count11_count5                                                                                                                                                                                                                                                                                                                                                                                          ; readdata_reg_unnamed_count11_count5                              ; count        ;
;                      |i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|                                                                                       ; 133.3 (0.0)          ; 139.2 (0.0)                      ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 220 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_load_unnamed_count2_count15                                    ; count        ;
;                         |lsu_top:thei_load_unnamed_count2_count16|                                                                                                        ; 125.7 (1.3)          ; 127.2 (1.8)                      ; 1.4 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 187 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16                                                                                                                                                                                                                                                                                                                                                                                                                              ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.3 (18.3)          ; 19.0 (19.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 106.2 (17.8)         ; 106.3 (17.8)                     ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 152 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                            ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 22.2 (0.0)           ; 22.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 22.2 (0.0)           ; 22.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 22.2 (0.0)           ; 22.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                              ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 22.2 (0.0)           ; 22.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 27 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                   ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 22.2 (15.2)          ; 22.2 (15.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 27 (13)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                              ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                      ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                          ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                              ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                       ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 16.5 (0.0)           ; 16.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 16.5 (0.0)           ; 16.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 16.5 (0.0)           ; 16.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                     ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 16.5 (9.5)           ; 16.8 (9.8)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 28 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                                ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                        ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                            ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                         ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count2_count0:thereaddata_reg_unnamed_count2_count0|                                                                        ; 7.6 (7.6)            ; 12.0 (12.0)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count0:thereaddata_reg_unnamed_count2_count0                                                                                                                                                                                                                                                                                                                                                                                              ; readdata_reg_unnamed_count2_count0                               ; count        ;
;                      |i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|                                                                                       ; 125.7 (0.0)          ; 139.7 (0.0)                      ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 224 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_load_unnamed_count4_count20                                    ; count        ;
;                         |lsu_top:thei_load_unnamed_count4_count21|                                                                                                        ; 120.3 (1.7)          ; 122.8 (1.8)                      ; 2.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 191 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21                                                                                                                                                                                                                                                                                                                                                                                                                              ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.3 (18.3)          ; 19.0 (19.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 100.3 (13.4)         ; 102.0 (14.3)                     ; 1.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 155 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                            ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 22.3 (0.0)           ; 22.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 22.3 (0.0)           ; 22.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 22.3 (0.0)           ; 22.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                              ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 22.3 (0.0)           ; 22.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                   ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 22.3 (15.3)          ; 22.7 (15.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 29 (15)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                              ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                      ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                          ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                              ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                       ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 15.6 (0.0)           ; 16.1 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 29 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 15.6 (0.0)           ; 16.1 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 29 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 15.6 (0.0)           ; 16.1 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 29 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                     ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 15.6 (8.6)           ; 16.1 (9.1)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 29 (15)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                                ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                        ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                            ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                         ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.0 (49.0)          ; 49.0 (49.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count4_count1:thereaddata_reg_unnamed_count4_count1|                                                                        ; 5.3 (5.3)            ; 16.8 (16.8)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|readdata_reg_unnamed_count4_count1:thereaddata_reg_unnamed_count4_count1                                                                                                                                                                                                                                                                                                                                                                                              ; readdata_reg_unnamed_count4_count1                               ; count        ;
;                      |i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|                                                                                       ; 128.8 (0.0)          ; 141.4 (0.0)                      ; 12.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 216 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_load_unnamed_count6_count27                                    ; count        ;
;                         |lsu_top:thei_load_unnamed_count6_count28|                                                                                                        ; 124.0 (1.2)          ; 126.1 (1.5)                      ; 2.1 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 183 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28                                                                                                                                                                                                                                                                                                                                                                                                                              ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.7 (18.7)          ; 18.7 (18.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 104.2 (16.5)         ; 105.9 (17.1)                     ; 1.8 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 150 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                            ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 22.0 (0.0)           ; 23.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 22.0 (0.0)           ; 23.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 22.0 (0.0)           ; 23.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                              ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 22.0 (0.0)           ; 23.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 29 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                   ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 22.0 (15.0)          ; 23.2 (16.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 29 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                              ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                      ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                          ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                              ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                       ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 16.2 (0.0)           ; 16.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 16.2 (0.0)           ; 16.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 16.2 (0.0)           ; 16.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                     ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 16.2 (9.2)           ; 16.2 (9.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 28 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                                ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                        ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                            ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                         ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.5 (49.5)          ; 49.5 (49.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count6_count2:thereaddata_reg_unnamed_count6_count2|                                                                        ; 4.8 (4.8)            ; 15.3 (15.3)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|readdata_reg_unnamed_count6_count2:thereaddata_reg_unnamed_count6_count2                                                                                                                                                                                                                                                                                                                                                                                              ; readdata_reg_unnamed_count6_count2                               ; count        ;
;                      |i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|                                                                                       ; 128.4 (0.0)          ; 131.3 (0.0)                      ; 3.4 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 219 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; i_load_unnamed_count9_count33                                    ; count        ;
;                         |lsu_top:thei_load_unnamed_count9_count34|                                                                                                        ; 120.5 (1.3)          ; 121.4 (1.3)                      ; 1.4 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 151 (3)             ; 186 (0)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34                                                                                                                                                                                                                                                                                                                                                                                                                              ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 18.2 (18.2)          ; 18.2 (18.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_read:pipelined_read|                                                                                                            ; 101.1 (13.1)         ; 102.0 (13.5)                     ; 1.4 (0.4)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 144 (39)            ; 151 (6)                   ; 0 (0)         ; 3008              ; 3     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                                                                                                                                                            ; lsu_pipelined_read                                               ; count        ;
;                               |acl_data_fifo:data_fifo|                                                                                                                   ; 21.7 (0.0)           ; 21.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 21.7 (0.0)           ; 21.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 21.7 (0.0)           ; 21.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                              ; scfifo                                                           ; work         ;
;                                        |scfifo_v4d1:auto_generated|                                                                                                       ; 21.7 (0.0)           ; 21.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated                                                                                                                                                                                                                                                                                                   ; scfifo_v4d1                                                      ; work         ;
;                                           |a_dpfifo_p7a1:dpfifo|                                                                                                          ; 21.7 (14.7)          ; 21.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (23)             ; 30 (16)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo                                                                                                                                                                                                                                                                              ; a_dpfifo_p7a1                                                    ; work         ;
;                                              |altsyncram_rgn1:FIFOram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram                                                                                                                                                                                                                                                      ; altsyncram_rgn1                                                  ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                          ; cntr_hgb                                                         ; work         ;
;                                              |cntr_igb:wr_ptr|                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                              ; cntr_igb                                                         ; work         ;
;                                              |cntr_ug7:usedw_counter|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                       ; cntr_ug7                                                         ; work         ;
;                               |acl_fifo:input_fifo|                                                                                                                       ; 17.3 (0.0)           ; 17.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 17.3 (0.0)           ; 17.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                ; scfifo                                                           ; work         ;
;                                     |scfifo_15d1:auto_generated|                                                                                                          ; 17.3 (0.0)           ; 17.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 27 (0)                    ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated                                                                                                                                                                                                                                                                                                                     ; scfifo_15d1                                                      ; work         ;
;                                        |a_dpfifo_r7a1:dpfifo|                                                                                                             ; 17.3 (9.9)           ; 17.8 (10.8)                      ; 1.0 (1.0)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 32 (18)             ; 27 (13)                   ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo                                                                                                                                                                                                                                                                                                ; a_dpfifo_r7a1                                                    ; work         ;
;                                           |altsyncram_vgn1:FIFOram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                        ; altsyncram_vgn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.4 (2.4)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                            ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                         ; cntr_ug7                                                         ; work         ;
;                               |acl_ll_fifo:req_fifo|                                                                                                                      ; 49.0 (49.0)          ; 49.0 (49.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_ll_fifo                                                      ; count        ;
;                         |readdata_reg_unnamed_count9_count3:thereaddata_reg_unnamed_count9_count3|                                                                        ; 7.9 (7.9)            ; 9.9 (9.9)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|readdata_reg_unnamed_count9_count3:thereaddata_reg_unnamed_count9_count3                                                                                                                                                                                                                                                                                                                                                                                              ; readdata_reg_unnamed_count9_count3                               ; count        ;
;                |bb_count_B2:thebb_count_B2|                                                                                                                               ; 234.1 (0.0)          ; 268.1 (0.0)                      ; 42.5 (0.0)                                        ; 8.4 (0.0)                        ; 10.0 (0.0)           ; 416 (0)             ; 277 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; bb_count_B2                                                      ; count        ;
;                   |bb_count_B2_stall_region:thebb_count_B2_stall_region|                                                                                                  ; 233.1 (0.0)          ; 267.1 (0.0)                      ; 42.4 (0.0)                                        ; 8.4 (0.0)                        ; 10.0 (0.0)           ; 413 (0)             ; 275 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; bb_count_B2_stall_region                                         ; count        ;
;                      |count_B2_merge_reg:thecount_B2_merge_reg_aunroll_x|                                                                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|count_B2_merge_reg:thecount_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; count_B2_merge_reg                                               ; count        ;
;                      |i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|                                                 ; 232.4 (0.3)          ; 266.5 (0.5)                      ; 42.5 (0.2)                                        ; 8.4 (0.0)                        ; 10.0 (0.0)           ; 413 (1)             ; 273 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; i_sfc_c0_while_body_count_c0_enter12_count                       ; count        ;
;                         |i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|                           ; 25.0 (0.0)           ; 25.9 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x                                                                                                                                                                                                                                                                                                                                   ; i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106            ; count        ;
;                            |i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x| ; 22.2 (0.0)           ; 23.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x                                                                                                                                                                                      ; i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo  ; count        ;
;                               |acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|                                                                    ; 22.2 (0.0)           ; 23.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123                                                                                                               ; acl_data_fifo                                                    ; count        ;
;                                  |acl_fifo:fifo|                                                                                                                          ; 22.2 (0.0)           ; 23.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo                                                                                                 ; acl_fifo                                                         ; count        ;
;                                     |scfifo:scfifo_component|                                                                                                             ; 22.2 (0.0)           ; 23.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component                                                                         ; scfifo                                                           ; work         ;
;                                        |scfifo_h3d1:auto_generated|                                                                                                       ; 22.2 (0.0)           ; 23.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated                                              ; scfifo_h3d1                                                      ; work         ;
;                                           |a_dpfifo_b6a1:dpfifo|                                                                                                          ; 22.2 (7.8)           ; 23.5 (8.2)                       ; 1.3 (0.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 22 (14)             ; 22 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo                         ; a_dpfifo_b6a1                                                    ; work         ;
;                                              |altsyncram_vdn1:FIFOram|                                                                                                    ; 10.3 (10.3)          ; 11.3 (11.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram ; altsyncram_vdn1                                                  ; work         ;
;                                              |cntr_fgb:rd_ptr_msb|                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|cntr_fgb:rd_ptr_msb     ; cntr_fgb                                                         ; work         ;
;                                              |cntr_ggb:wr_ptr|                                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|cntr_ggb:wr_ptr         ; cntr_ggb                                                         ; work         ;
;                                              |cntr_sg7:usedw_counter|                                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|cntr_sg7:usedw_counter  ; cntr_sg7                                                         ; work         ;
;                            |i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|         ; 2.4 (0.0)            ; 2.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector                                                                                                                                                                                              ; i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector ; count        ;
;                               |acl_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|                                                     ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_full_detector                                                                                                        ; acl_full_detector                                                ; count        ;
;                         |i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|                              ; 207.1 (147.3)        ; 240.1 (141.6)                    ; 41.5 (0.0)                                        ; 8.4 (5.7)                        ; 0.0 (0.0)            ; 385 (351)           ; 246 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x                                                                                                                                                                                                                                                                                                                                      ; i_sfc_logic_c0_while_body_count_c0_enter12_count47               ; count        ;
;                            |dspba_delay:redist0_i_acl_pipeline_keep_going_count_out_data_out_1|                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist0_i_acl_pipeline_keep_going_count_out_data_out_1                                                                                                                                                                                                                                                                   ; dspba_delay                                                      ; count        ;
;                            |dspba_delay:redist1_sync_in_aunroll_x_in_c0_eni2_1_1|                                                                                         ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist1_sync_in_aunroll_x_in_c0_eni2_1_1                                                                                                                                                                                                                                                                                 ; dspba_delay                                                      ; count        ;
;                            |dspba_delay:redist2_sync_in_aunroll_x_in_i_valid_1|                                                                                           ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist2_sync_in_aunroll_x_in_i_valid_1                                                                                                                                                                                                                                                                                   ; dspba_delay                                                      ; count        ;
;                            |dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1|                                                                                            ; 7.8 (7.8)            ; 9.8 (9.8)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|dspba_delay:redist3_bgTrunc_i_add_count_sel_x_b_1                                                                                                                                                                                                                                                                                    ; dspba_delay                                                      ; count        ;
;                            |i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|                                                                         ; 5.1 (0.0)            ; 5.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count                                                                                                                                                                                                                                                                 ; i_acl_pipeline_keep_going_count53                                ; count        ;
;                               |acl_pipeline:thei_acl_pipeline_keep_going_count54|                                                                                         ; 5.1 (0.0)            ; 5.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54                                                                                                                                                                                                               ; acl_pipeline                                                     ; count        ;
;                                  |acl_pop:pop1|                                                                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54|acl_pop:pop1                                                                                                                                                                                                  ; acl_pop                                                          ; count        ;
;                                  |acl_pop:pop2|                                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54|acl_pop:pop2                                                                                                                                                                                                  ; acl_pop                                                          ; count        ;
;                                  |acl_push:push|                                                                                                                          ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54|acl_push:push                                                                                                                                                                                                 ; acl_push                                                         ; count        ;
;                                     |acl_staging_reg:staging_reg|                                                                                                         ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54|acl_push:push|acl_staging_reg:staging_reg                                                                                                                                                                     ; acl_staging_reg                                                  ; count        ;
;                            |i_acl_pop_i32_sum_03_pop7_count72:thei_acl_pop_i32_sum_03_pop7_count|                                                                         ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pop_i32_sum_03_pop7_count72:thei_acl_pop_i32_sum_03_pop7_count                                                                                                                                                                                                                                                                 ; i_acl_pop_i32_sum_03_pop7_count72                                ; count        ;
;                               |acl_pop:thei_acl_pop_i32_sum_03_pop7_count73|                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pop_i32_sum_03_pop7_count72:thei_acl_pop_i32_sum_03_pop7_count|acl_pop:thei_acl_pop_i32_sum_03_pop7_count73                                                                                                                                                                                                                    ; acl_pop                                                          ; count        ;
;                            |i_acl_pop_i6_fpgaindvars_iv_pop6_count92:thei_acl_pop_i6_fpgaindvars_iv_pop6_count|                                                           ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pop_i6_fpgaindvars_iv_pop6_count92:thei_acl_pop_i6_fpgaindvars_iv_pop6_count                                                                                                                                                                                                                                                   ; i_acl_pop_i6_fpgaindvars_iv_pop6_count92                         ; count        ;
;                               |acl_pop:thei_acl_pop_i6_fpgaindvars_iv_pop6_count93|                                                                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pop_i6_fpgaindvars_iv_pop6_count92:thei_acl_pop_i6_fpgaindvars_iv_pop6_count|acl_pop:thei_acl_pop_i6_fpgaindvars_iv_pop6_count93                                                                                                                                                                                               ; acl_pop                                                          ; count        ;
;                            |i_acl_push_i1_lastiniteration_count62:thei_acl_push_i1_lastiniteration_count|                                                                 ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_lastiniteration_count62:thei_acl_push_i1_lastiniteration_count                                                                                                                                                                                                                                                         ; i_acl_push_i1_lastiniteration_count62                            ; count        ;
;                               |acl_push:thei_acl_push_i1_lastiniteration_count63|                                                                                         ; 1.7 (0.3)            ; 2.0 (0.3)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_lastiniteration_count62:thei_acl_push_i1_lastiniteration_count|acl_push:thei_acl_push_i1_lastiniteration_count63                                                                                                                                                                                                       ; acl_push                                                         ; count        ;
;                                  |acl_staging_reg:staging_reg|                                                                                                            ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_lastiniteration_count62:thei_acl_push_i1_lastiniteration_count|acl_push:thei_acl_push_i1_lastiniteration_count63|acl_staging_reg:staging_reg                                                                                                                                                                           ; acl_staging_reg                                                  ; count        ;
;                            |i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|                                                                         ; 9.0 (0.0)            ; 9.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count                                                                                                                                                                                                                                                                 ; i_acl_push_i1_notexitcond_count95                                ; count        ;
;                               |acl_push:thei_acl_push_i1_notexitcond_count96|                                                                                             ; 9.0 (0.3)            ; 9.2 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (1)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96                                                                                                                                                                                                                   ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 8.7 (1.0)            ; 8.7 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; count        ;
;                                     |acl_ll_fifo:fifo|                                                                                                                    ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                               ; acl_ll_fifo                                                      ; count        ;
;                            |i_acl_push_i32_sum_03_push7_count74:thei_acl_push_i32_sum_03_push7_count|                                                                     ; 3.9 (0.0)            ; 16.1 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_sum_03_push7_count74:thei_acl_push_i32_sum_03_push7_count                                                                                                                                                                                                                                                             ; i_acl_push_i32_sum_03_push7_count74                              ; count        ;
;                               |acl_push:thei_acl_push_i32_sum_03_push7_count75|                                                                                           ; 3.9 (0.0)            ; 16.1 (0.0)                       ; 12.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_sum_03_push7_count74:thei_acl_push_i32_sum_03_push7_count|acl_push:thei_acl_push_i32_sum_03_push7_count75                                                                                                                                                                                                             ; acl_push                                                         ; count        ;
;                                  |acl_staging_reg:staging_reg|                                                                                                            ; 3.9 (3.9)            ; 16.1 (16.1)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_sum_03_push7_count74:thei_acl_push_i32_sum_03_push7_count|acl_push:thei_acl_push_i32_sum_03_push7_count75|acl_staging_reg:staging_reg                                                                                                                                                                                 ; acl_staging_reg                                                  ; count        ;
;                            |i_acl_push_i32_y_02_push8_count82:thei_acl_push_i32_y_02_push8_count|                                                                         ; 9.7 (0.0)            ; 10.3 (0.0)                       ; 2.0 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_y_02_push8_count82:thei_acl_push_i32_y_02_push8_count                                                                                                                                                                                                                                                                 ; i_acl_push_i32_y_02_push8_count82                                ; count        ;
;                               |acl_push:thei_acl_push_i32_y_02_push8_count83|                                                                                             ; 9.7 (0.0)            ; 10.3 (0.0)                       ; 2.0 (0.0)                                         ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_y_02_push8_count82:thei_acl_push_i32_y_02_push8_count|acl_push:thei_acl_push_i32_y_02_push8_count83                                                                                                                                                                                                                   ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 9.7 (9.7)            ; 10.3 (10.3)                      ; 2.0 (2.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_y_02_push8_count82:thei_acl_push_i32_y_02_push8_count|acl_push:thei_acl_push_i32_y_02_push8_count83|acl_data_fifo:fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; count        ;
;                            |i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|                                                                         ; 9.1 (0.0)            ; 10.0 (0.0)                       ; 2.0 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count                                                                                                                                                                                                                                                                 ; i_acl_push_i32_z_01_push9_count90                                ; count        ;
;                               |acl_push:thei_acl_push_i32_z_01_push9_count91|                                                                                             ; 9.1 (0.0)            ; 10.0 (0.0)                       ; 2.0 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91                                                                                                                                                                                                                   ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 9.1 (9.1)            ; 10.0 (10.0)                      ; 2.0 (2.0)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_z_01_push9_count90:thei_acl_push_i32_z_01_push9_count|acl_push:thei_acl_push_i32_z_01_push9_count91|acl_data_fifo:fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; count        ;
;                            |i_acl_push_i4_cleanups_push11_count98:thei_acl_push_i4_cleanups_push11_count|                                                                 ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_cleanups_push11_count98:thei_acl_push_i4_cleanups_push11_count                                                                                                                                                                                                                                                         ; i_acl_push_i4_cleanups_push11_count98                            ; count        ;
;                               |acl_push:thei_acl_push_i4_cleanups_push11_count99|                                                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_cleanups_push11_count98:thei_acl_push_i4_cleanups_push11_count|acl_push:thei_acl_push_i4_cleanups_push11_count99                                                                                                                                                                                                       ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_cleanups_push11_count98:thei_acl_push_i4_cleanups_push11_count|acl_push:thei_acl_push_i4_cleanups_push11_count99|acl_data_fifo:fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                            |i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count|                                                         ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count                                                                                                                                                                                                                                                 ; i_acl_push_i4_initerations_push10_count58                        ; count        ;
;                               |acl_push:thei_acl_push_i4_initerations_push10_count59|                                                                                     ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count|acl_push:thei_acl_push_i4_initerations_push10_count59                                                                                                                                                                                           ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count|acl_push:thei_acl_push_i4_initerations_push10_count59|acl_data_fifo:fifo                                                                                                                                                                        ; acl_data_fifo                                                    ; count        ;
;                            |i_acl_push_i6_fpgaindvars_iv_push6_count100:thei_acl_push_i6_fpgaindvars_iv_push6_count|                                                      ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i6_fpgaindvars_iv_push6_count100:thei_acl_push_i6_fpgaindvars_iv_push6_count                                                                                                                                                                                                                                              ; i_acl_push_i6_fpgaindvars_iv_push6_count100                      ; count        ;
;                               |acl_push:thei_acl_push_i6_fpgaindvars_iv_push6_count101|                                                                                   ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i6_fpgaindvars_iv_push6_count100:thei_acl_push_i6_fpgaindvars_iv_push6_count|acl_push:thei_acl_push_i6_fpgaindvars_iv_push6_count101                                                                                                                                                                                      ; acl_push                                                         ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i6_fpgaindvars_iv_push6_count100:thei_acl_push_i6_fpgaindvars_iv_push6_count|acl_push:thei_acl_push_i6_fpgaindvars_iv_push6_count101|acl_data_fifo:fifo                                                                                                                                                                   ; acl_data_fifo                                                    ; count        ;
;                            |i_ffwd_src_unnamed_count22_count102:thei_ffwd_src_unnamed_count22_count|                                                                      ; 0.3 (0.0)            ; 15.7 (0.0)                       ; 15.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count22_count102:thei_ffwd_src_unnamed_count22_count                                                                                                                                                                                                                                                              ; i_ffwd_src_unnamed_count22_count102                              ; count        ;
;                               |acl_ffwdsrc:thei_ffwd_src_unnamed_count22_count103|                                                                                        ; 0.3 (0.3)            ; 15.7 (15.7)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count22_count102:thei_ffwd_src_unnamed_count22_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count22_count103                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                            |i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|                                                                      ; 7.2 (0.0)            ; 14.6 (0.0)                       ; 7.6 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count                                                                                                                                                                                                                                                              ; i_ffwd_src_unnamed_count23_count104                              ; count        ;
;                               |acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105|                                                                                        ; 7.2 (7.2)            ; 14.6 (14.6)                      ; 7.6 (7.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; count        ;
;                   |count_B2_branch:thecount_B2_branch|                                                                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|count_B2_branch:thecount_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; count_B2_branch                                                  ; count        ;
;                   |count_B2_merge:thecount_B2_merge|                                                                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|count_B2_merge:thecount_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; count_B2_merge                                                   ; count        ;
;                |bb_count_B2_sr_1:thebb_count_B2_sr_1_aunroll_x|                                                                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2_sr_1:thebb_count_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bb_count_B2_sr_1                                                 ; count        ;
;                |bb_count_B3:thebb_count_B3|                                                                                                                               ; 158.5 (0.0)          ; 278.7 (0.0)                      ; 120.2 (0.0)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 122 (0)             ; 555 (0)                   ; 0 (0)         ; 5120              ; 4     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; bb_count_B3                                                      ; count        ;
;                   |bb_count_B3_stall_region:thebb_count_B3_stall_region|                                                                                                  ; 158.5 (1.2)          ; 278.7 (1.2)                      ; 120.2 (0.0)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 122 (2)             ; 555 (2)                   ; 0 (0)         ; 5120              ; 4     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; bb_count_B3_stall_region                                         ; count        ;
;                      |i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|                                                                          ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; i_acl_push_i1_throttle_push_count120                             ; count        ;
;                         |acl_push:thei_acl_push_i1_throttle_push_count121|                                                                                                ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_push                                                         ; count        ;
;                            |acl_token_fifo_counter:fifo|                                                                                                                  ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_acl_push_i1_throttle_push_count120:thei_acl_push_i1_throttle_push_count|acl_push:thei_acl_push_i1_throttle_push_count121|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_token_fifo_counter                                           ; count        ;
;                      |i_iowr_bl_return_unnamed_count24_count119:thei_iowr_bl_return_unnamed_count24_count|                                                                ; 1.3 (0.0)            ; 1.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_iowr_bl_return_unnamed_count24_count119:thei_iowr_bl_return_unnamed_count24_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; i_iowr_bl_return_unnamed_count24_count119                        ; count        ;
;                         |st_write:theiowr|                                                                                                                                ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_iowr_bl_return_unnamed_count24_count119:thei_iowr_bl_return_unnamed_count24_count|st_write:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; st_write                                                         ; count        ;
;                      |i_store_memdep_1_count117:thei_store_memdep_1_count|                                                                                                ; 84.7 (0.0)           ; 134.7 (0.0)                      ; 50.0 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 59 (0)              ; 270 (0)                   ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; i_store_memdep_1_count117                                        ; count        ;
;                         |lsu_top:thei_store_memdep_1_count118|                                                                                                            ; 84.7 (1.4)           ; 134.7 (2.2)                      ; 50.0 (0.8)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 59 (3)              ; 270 (0)                   ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_write:pipelined_write|                                                                                                          ; 66.7 (8.0)           ; 116.0 (8.3)                      ; 49.3 (0.3)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 52 (15)             ; 235 (12)                  ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write                                                                                                                                                                                                                                                                                                                                                                                                                               ; lsu_pipelined_write                                              ; count        ;
;                               |acl_data_fifo:input_buf|                                                                                                                   ; 30.7 (0.0)           ; 76.9 (0.0)                       ; 46.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 191 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 11.0 (11.0)          ; 45.1 (45.1)                      ; 34.1 (34.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; count        ;
;                                  |acl_staging_reg:staging_reg|                                                                                                            ; 19.7 (19.7)          ; 31.8 (31.8)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                           ; acl_staging_reg                                                  ; count        ;
;                               |acl_fifo:data_fifo|                                                                                                                        ; 28.0 (0.0)           ; 30.8 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (0)              ; 32 (0)                    ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 28.0 (0.0)           ; 30.8 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (0)              ; 32 (0)                    ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                    ; scfifo                                                           ; work         ;
;                                     |scfifo_95d1:auto_generated|                                                                                                          ; 28.0 (0.0)           ; 30.8 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (0)              ; 32 (0)                    ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; scfifo_95d1                                                      ; work         ;
;                                        |a_dpfifo_38a1:dpfifo|                                                                                                             ; 28.0 (9.0)           ; 30.8 (10.6)                      ; 2.8 (1.6)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (18)             ; 32 (13)                   ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo                                                                                                                                                                                                                                                                                                                                    ; a_dpfifo_38a1                                                    ; work         ;
;                                           |altsyncram_fhn1:FIFOram|                                                                                                       ; 12.0 (12.0)          ; 13.2 (13.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram                                                                                                                                                                                                                                                                                                            ; altsyncram_fhn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                                                    ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                                                             ; cntr_ug7                                                         ; work         ;
;                      |i_store_memdep_count111:thei_store_memdep_count|                                                                                                    ; 68.6 (0.0)           ; 138.3 (0.0)                      ; 69.7 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 57 (0)              ; 273 (0)                   ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; i_store_memdep_count111                                          ; count        ;
;                         |lsu_top:thei_store_memdep_count112|                                                                                                              ; 68.6 (0.3)           ; 138.3 (0.3)                      ; 69.7 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 57 (1)              ; 273 (0)                   ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lsu_top                                                          ; count        ;
;                            |acl_ll_fifo:nop_fifo|                                                                                                                         ; 17.4 (17.4)          ; 17.6 (17.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; count        ;
;                            |lsu_pipelined_write:pipelined_write|                                                                                                          ; 50.8 (7.7)           ; 120.3 (7.7)                      ; 69.5 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 52 (15)             ; 236 (12)                  ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write                                                                                                                                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_write                                              ; count        ;
;                               |acl_data_fifo:input_buf|                                                                                                                   ; 14.3 (0.0)           ; 83.0 (0.0)                       ; 68.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 192 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; count        ;
;                                  |acl_data_fifo:fifo|                                                                                                                     ; 7.5 (7.5)            ; 41.2 (41.2)                      ; 33.7 (33.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; count        ;
;                                  |acl_staging_reg:staging_reg|                                                                                                            ; 6.8 (6.8)            ; 41.8 (41.8)                      ; 35.0 (35.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg                                                                                                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; count        ;
;                               |acl_fifo:data_fifo|                                                                                                                        ; 28.8 (0.0)           ; 29.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (0)              ; 32 (0)                    ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_fifo                                                         ; count        ;
;                                  |scfifo:scfifo_component|                                                                                                                ; 28.8 (0.0)           ; 29.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (0)              ; 32 (0)                    ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                           ; work         ;
;                                     |scfifo_95d1:auto_generated|                                                                                                          ; 28.8 (0.0)           ; 29.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (0)              ; 32 (0)                    ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated                                                                                                                                                                                                                                                                                                                                                               ; scfifo_95d1                                                      ; work         ;
;                                        |a_dpfifo_38a1:dpfifo|                                                                                                             ; 28.8 (9.2)           ; 29.7 (9.7)                       ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (18)             ; 32 (13)                   ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo                                                                                                                                                                                                                                                                                                                                          ; a_dpfifo_38a1                                                    ; work         ;
;                                           |altsyncram_fhn1:FIFOram|                                                                                                       ; 12.7 (12.7)          ; 13.0 (13.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 2560              ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram                                                                                                                                                                                                                                                                                                                  ; altsyncram_fhn1                                                  ; work         ;
;                                           |cntr_hgb:rd_ptr_msb|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                      ; cntr_hgb                                                         ; work         ;
;                                           |cntr_igb:wr_ptr|                                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_igb:wr_ptr                                                                                                                                                                                                                                                                                                                          ; cntr_igb                                                         ; work         ;
;                                           |cntr_ug7:usedw_counter|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                                                                                                                                                                                                                   ; cntr_ug7                                                         ; work         ;
;                |bb_count_B3_sr_0:thebb_count_B3_sr_0_aunroll_x|                                                                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3_sr_0:thebb_count_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; bb_count_B3_sr_0                                                 ; count        ;
;                |i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr|                                                                                 ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; i_acl_pipeline_keep_going_count_sr                               ; count        ;
;                |loop_limiter_count0:theloop_limiter_count0|                                                                                                               ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|loop_limiter_count0:theloop_limiter_count0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; loop_limiter_count0                                              ; count        ;
;                   |acl_loop_limiter:thelimiter|                                                                                                                           ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|loop_limiter_count0:theloop_limiter_count0|acl_loop_limiter:thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_loop_limiter                                                 ; count        ;
;          |count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|                                                                                                       ; 359.8 (0.9)          ; 429.3 (0.9)                      ; 71.4 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 246 (0)             ; 743 (3)                   ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; count_internal_interconnect_0                                    ; count        ;
;             |acl_arb2:a[0].a|                                                                                                                                             ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[1].a|                                                                                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[2].a|                                                                                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[2].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[3].a|                                                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[3].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[4].a|                                                                                                                                             ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[4].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[5].a|                                                                                                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[5].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb2:a[6].a|                                                                                                                                             ; 112.6 (112.6)        ; 112.6 (112.6)                    ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 195 (195)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[6].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_arb2                                                         ; count        ;
;             |acl_arb_pipeline_reg:dp[0].dp|                                                                                                                               ; 3.4 (3.4)            ; 15.8 (15.8)                      ; 12.4 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[1].dp|                                                                                                                               ; 21.4 (17.8)          ; 21.9 (18.1)                      ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 45 (40)                   ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;                |altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|                                                                                                         ; 3.7 (0.0)            ; 3.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altshift_taps                                                    ; work         ;
;                   |shift_taps_uuu:auto_generated|                                                                                                                         ; 3.7 (1.3)            ; 3.8 (1.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; shift_taps_uuu                                                   ; work         ;
;                      |altsyncram_lr91:altsyncram4|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 186               ; 2     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_lr91                                                  ; work         ;
;                      |cntr_ohf:cntr1|                                                                                                                                     ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; cntr_ohf                                                         ; work         ;
;             |acl_arb_pipeline_reg:dp[2].dp|                                                                                                                               ; 47.7 (47.7)          ; 47.7 (47.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[3].dp|                                                                                                                               ; 48.3 (48.3)          ; 48.3 (48.3)                      ; 0.7 (0.7)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 1 (1)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[4].dp|                                                                                                                               ; 11.0 (11.0)          ; 26.8 (26.8)                      ; 15.8 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[4].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[5].dp|                                                                                                                               ; 21.6 (21.6)          ; 21.3 (21.3)                      ; 0.3 (0.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 1 (1)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[5].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[6].dp|                                                                                                                               ; 7.5 (7.5)            ; 26.2 (26.2)                      ; 18.7 (18.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[6].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[7].dp|                                                                                                                               ; 21.8 (21.8)          ; 21.2 (21.2)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[7].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[8].dp|                                                                                                                               ; 14.8 (14.8)          ; 23.7 (23.7)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[8].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_arb_pipeline_reg:dp[9].dp|                                                                                                                               ; 12.5 (12.5)          ; 22.8 (22.8)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[9].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; count        ;
;             |acl_ic_master_endpoint:m[0].m_endp|                                                                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_master_endpoint                                           ; count        ;
;             |acl_ic_master_endpoint:m[1].m_endp|                                                                                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_master_endpoint                                           ; count        ;
;             |acl_ic_master_endpoint:m[2].m_endp|                                                                                                                          ; 1.9 (1.9)            ; 2.4 (2.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_master_endpoint                                           ; count        ;
;             |acl_ic_slave_endpoint:s.s_endp|                                                                                                                              ; 29.1 (0.0)           ; 31.9 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ic_slave_endpoint                                            ; count        ;
;                |acl_ic_slave_rrp:rrp|                                                                                                                                     ; 29.1 (21.9)          ; 31.9 (24.0)                      ; 2.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (2)              ; 88 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ic_slave_rrp                                                 ; count        ;
;                   |acl_ll_fifo:read_fifo|                                                                                                                                 ; 7.2 (7.2)            ; 7.9 (7.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; count        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X1_Y58_N3    ; 3593    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|SE_out_i_iord_bl_do_unnamed_count1_count_aunroll_x_V0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y59_N54  ; 128     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X4_Y47_N30   ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|comb~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X4_Y47_N27   ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                  ; MLABCELL_X13_Y51_N42 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                  ; LABCELL_X14_Y51_N42  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                   ; LABCELL_X14_Y51_N48  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                           ; LABCELL_X16_Y53_N33  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y58_N21  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y58_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y58_N57  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                           ; MLABCELL_X18_Y58_N9  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X26_Y54_N48  ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|readdata_reg_unnamed_count10_count4:thereaddata_reg_unnamed_count10_count4|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X4_Y47_N51   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|readdata_reg_unnamed_count10_count4:thereaddata_reg_unnamed_count10_count4|readdata_reg_unnamed_count10_count4_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                  ; FF_X4_Y47_N2         ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y54_N48  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|comb~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y52_N6   ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                  ; LABCELL_X19_Y52_N54  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y52_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                   ; MLABCELL_X18_Y52_N48 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                           ; LABCELL_X17_Y52_N48  ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                    ; LABCELL_X26_Y62_N39  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                    ; LABCELL_X21_Y59_N48  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y59_N27  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                           ; LABCELL_X14_Y58_N18  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X23_Y63_N36 ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|readdata_reg_unnamed_count11_count5:thereaddata_reg_unnamed_count11_count5|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y52_N15  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|readdata_reg_unnamed_count11_count5:thereaddata_reg_unnamed_count11_count5|readdata_reg_unnamed_count11_count5_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                  ; FF_X18_Y52_N53       ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X15_Y53_N36  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X15_Y53_N0   ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y55_N48  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y55_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                      ; MLABCELL_X8_Y55_N24  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                              ; LABCELL_X9_Y55_N9    ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                       ; LABCELL_X14_Y59_N48  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                       ; LABCELL_X14_Y59_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                        ; LABCELL_X14_Y59_N21  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                              ; LABCELL_X14_Y59_N33  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X13_Y57_N54 ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count0:thereaddata_reg_unnamed_count2_count0|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X6_Y51_N0   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|readdata_reg_unnamed_count2_count0:thereaddata_reg_unnamed_count2_count0|readdata_reg_unnamed_count2_count0_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                       ; FF_X13_Y54_N14       ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y56_N48   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X9_Y56_N45   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                     ; LABCELL_X14_Y54_N0   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                     ; MLABCELL_X8_Y56_N48  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                      ; LABCELL_X14_Y54_N6   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                              ; MLABCELL_X13_Y56_N15 ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                       ; LABCELL_X21_Y59_N18  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                       ; LABCELL_X14_Y60_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                        ; LABCELL_X14_Y60_N24  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                              ; LABCELL_X14_Y60_N30  ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X23_Y60_N24 ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|readdata_reg_unnamed_count4_count1:thereaddata_reg_unnamed_count4_count1|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X13_Y56_N9  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|readdata_reg_unnamed_count4_count1:thereaddata_reg_unnamed_count4_count1|readdata_reg_unnamed_count4_count1_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                       ; FF_X14_Y55_N8        ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y47_N30  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y47_N54  ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y50_N30  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                     ; LABCELL_X15_Y49_N48  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                      ; LABCELL_X17_Y50_N6   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                              ; LABCELL_X17_Y51_N6   ; 17      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                       ; MLABCELL_X13_Y58_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                       ; LABCELL_X15_Y58_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                        ; LABCELL_X15_Y58_N0   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                              ; LABCELL_X15_Y58_N6   ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X6_Y59_N24  ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|readdata_reg_unnamed_count6_count2:thereaddata_reg_unnamed_count6_count2|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y47_N21  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|readdata_reg_unnamed_count6_count2:thereaddata_reg_unnamed_count6_count2|readdata_reg_unnamed_count6_count2_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                       ; FF_X11_Y47_N8        ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X14_Y52_N24  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y52_N3   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~6                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y52_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|_~7                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y52_N54  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                                                      ; LABCELL_X16_Y52_N12  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|valid_wreq                                                                                                                                                                                                                                                              ; LABCELL_X16_Y54_N15  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~5                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y63_N48  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|_~6                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y63_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                        ; LABCELL_X16_Y63_N54  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|valid_wreq~0                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y59_N57  ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X10_Y62_N18  ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|readdata_reg_unnamed_count9_count3:thereaddata_reg_unnamed_count9_count3|out_stall_out[0]                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X14_Y52_N57  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|readdata_reg_unnamed_count9_count3:thereaddata_reg_unnamed_count9_count3|readdata_reg_unnamed_count9_count3_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                       ; FF_X14_Y52_N44       ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|_~4                ; LABCELL_X19_Y48_N21  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|_~5                ; LABCELL_X19_Y48_N24  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|pulse_ram_output~0 ; LABCELL_X19_Y48_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|valid_wreq         ; LABCELL_X19_Y48_N51  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                              ; MLABCELL_X13_Y48_N24 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i1_notexitcond_count95:thei_acl_push_i1_notexitcond_count|acl_push:thei_acl_push_i1_notexitcond_count96|data_upstream~0                                                                                                                                                                                              ; LABCELL_X14_Y50_N21  ; 66      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i32_sum_03_push7_count74:thei_acl_push_i32_sum_03_push7_count|acl_push:thei_acl_push_i32_sum_03_push7_count75|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                    ; FF_X4_Y48_N50        ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_push_i4_initerations_push10_count58:thei_acl_push_i4_initerations_push10_count|acl_push:thei_acl_push_i4_initerations_push10_count59|acl_data_fifo:fifo|stall_out~0                                                                                                                                                       ; LABCELL_X14_Y50_N54  ; 77      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y55_N39  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y53_N12  ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|comb~2                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y55_N30  ; 94      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X21_Y54_N21  ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y54_N32       ; 192     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y53_N36  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y53_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                                                               ; LABCELL_X19_Y53_N21  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X21_Y54_N54  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|acl_ll_fifo:nop_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y55_N36  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y53_N48  ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|stall_out                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y53_N24  ; 97      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y53_N32       ; 192     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~5                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X23_Y53_N45 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|_~6                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X23_Y53_N51 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ram_block1a18~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                                                                     ; LABCELL_X26_Y53_N15  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|pulse_ram_output~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X23_Y53_N24 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr|stall_and_valid_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X15_Y48_N39  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y56_N36  ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb2:a[6].a|req~186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y56_N51  ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[2].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y56_N12  ; 96      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[3].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y56_N42  ; 97      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[4].dp|stall~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X21_Y56_N3   ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[5].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X21_Y56_N54  ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[6].dp|stall~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X15_Y59_N51  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[7].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X15_Y59_N27  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[8].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X15_Y58_N15  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[9].dp|stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y63_N45  ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y58_N51  ; 81      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y58_N15  ; 78      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y58_N39  ; 82      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y58_N54  ; 82      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y58_N0   ; 81      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_master_endpoint:m[2].m_endp|Equal1~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y58_N27  ; 82      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X18_Y58_N51 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X18_Y58_N3  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X18_Y58_N39 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y58_N6   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X29_Y53_N51 ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X29_Y58_N38       ; 1672    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                               ;
+-------+-------------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+-------------------+---------+----------------------+------------------+---------------------------+
; clock ; LABCELL_X1_Y58_N3 ; 3593    ; Global Clock         ; GCLK2            ; --                        ;
+-------+-------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+----------------+----------------+
; Name           ; Fan-Out        ;
+----------------+----------------+
; sync_resetn[2] ; 1672           ;
+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X5_Y51_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X25_Y59_N0, M10K_X25_Y57_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X12_Y50_N0                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X25_Y60_N0, M10K_X25_Y58_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X5_Y53_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X12_Y59_N0, M10K_X12_Y60_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X5_Y52_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X25_Y61_N0, M10K_X25_Y62_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X12_Y49_N0                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X12_Y58_N0, M10K_X12_Y56_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|altsyncram_rgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X12_Y52_N0                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 70           ; 32           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 2240 ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 2           ; 0     ; None ; M10K_X25_Y64_N0, M10K_X25_Y63_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|altsyncram_vdn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 24           ; 8            ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 192  ; 8                           ; 1                           ; 8                           ; 1                           ; 8                   ; 0           ; 1     ; None ; LAB_X18_Y48_N0                                   ;                      ;                 ;                 ;          ;                        ;               ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 3072 ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 2           ; 1     ; None ; M10K_X12_Y57_N0, M10K_X12_Y55_N0, LAB_X18_Y51_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 3072 ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 2           ; 1     ; None ; M10K_X25_Y55_N0, M10K_X25_Y52_N0, LAB_X23_Y50_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[1].dp|altshift_taps:pipe_r.pipe_r.req.byteenable_rtl_0|shift_taps_uuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 62           ; 3            ; 62           ; yes                    ; no                      ; yes                    ; yes                     ; 186  ; 3                           ; 62                          ; 3                           ; 62                          ; 186                 ; 2           ; 0     ; None ; M10K_X25_Y56_N0, M10K_X12_Y61_N0                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 6,263 / 721,028 ( < 1 % ) ;
; C12 interconnects            ; 14 / 30,780 ( < 1 % )     ;
; C2 interconnects             ; 2,225 / 303,248 ( < 1 % ) ;
; C4 interconnects             ; 1,092 / 140,620 ( < 1 % ) ;
; DQS bus muxes                ; 0 / 35 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 35 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 35 ( 0 % )            ;
; Direct links                 ; 728 / 721,028 ( < 1 % )   ;
; Global clocks                ; 1 / 16 ( 6 % )            ;
; Horizontal periphery clocks  ; 0 / 96 ( 0 % )            ;
; Local interconnects          ; 1,687 / 227,120 ( < 1 % ) ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 39 / 30,168 ( < 1 % )     ;
; R14/C12 interconnect drivers ; 50 / 53,952 ( < 1 % )     ;
; R3 interconnects             ; 2,745 / 331,920 ( < 1 % ) ;
; R6 interconnects             ; 3,800 / 622,512 ( < 1 % ) ;
; Spine clocks                 ; 4 / 480 ( < 1 % )         ;
; Wire stub REs                ; 0 / 40,996 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 349.6             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; count:count_inst|count_internal:count_internal_inst|count_internal_interconnect_0:avmm_0_.global_icavmm_0_rw|acl_arb_pipeline_reg:dp[6].dp|pipe_r.pipe_r.req.request                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                                                        ; 1.028             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|readdata_reg_unnamed_count11_count5:thereaddata_reg_unnamed_count11_count5|readdata_reg_unnamed_count11_count5_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                        ; 0.698             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                        ; 0.616             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[31][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.577             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3_sr_0:thebb_count_B3_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|q_b[31]~FITTER_CREATED_MLAB_CELL0virtual_reg0                                                                                                                                                                                                                                                           ; 0.558             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                        ; 0.527             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|full_dff                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                     ; 0.523             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|SE_stall_entry_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|q_b[31]~FITTER_CREATED_MLAB_CELL0virtual_reg0                                                                                                                                                                                                                                                           ; 0.522             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|count_B2_branch:thecount_B2_branch|valid_0_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|q_b[31]~FITTER_CREATED_MLAB_CELL0virtual_reg0                                                                                                                                                                                                                                                           ; 0.516             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_acl_pipeline_keep_going_count53:thei_acl_pipeline_keep_going_count|acl_pipeline:thei_acl_pipeline_keep_going_count54|acl_push:push|acl_staging_reg:staging_reg|r_valid                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|i_acl_pipeline_keep_going_count_sr:thei_acl_pipeline_keep_going_count_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0.509             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count8_count31:thei_ffwd_src_unnamed_count8_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count8_count32|source_NO_SHIFT_REG[2]                                                                                                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105|source_NO_SHIFT_REG[31]                                                                                                                                                                          ; 0.507             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                               ; 0.500             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                               ; 0.500             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                              ; 0.499             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                              ; 0.499             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                               ; 0.499             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                               ; 0.499             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                               ; 0.495             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                               ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                               ; 0.494             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                              ; 0.493             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                              ; 0.493             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                               ; 0.493             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                               ; 0.493             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                              ; 0.492             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                              ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                               ; 0.492             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count8_count31:thei_ffwd_src_unnamed_count8_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count8_count32|source_NO_SHIFT_REG[1]                                                                                                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105|source_NO_SHIFT_REG[31]                                                                                                                                                                          ; 0.477             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count13_count41:thei_ffwd_src_unnamed_count13_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count13_count42|source_NO_SHIFT_REG[6]                                                                                                                                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105|source_NO_SHIFT_REG[31]                                                                                                                                                                          ; 0.472             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|full_dff ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count106:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count_aunroll_x|i_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count122_data_fifo_aunroll_x|acl_data_fifo:thei_acl_sfc_exit_c0_while_body_count_c0_exit14_count123|acl_fifo:fifo|scfifo:scfifo_component|scfifo_h3d1:auto_generated|a_dpfifo_b6a1:dpfifo|usedw_is_2_dff ; 0.454             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count13_count41:thei_ffwd_src_unnamed_count13_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count13_count42|source_NO_SHIFT_REG[8]                                                                                                                                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105|source_NO_SHIFT_REG[31]                                                                                                                                                                          ; 0.453             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|acl_ll_fifo:nop_fifo|wptr_copy[30]                                                                                                                                                                                                                                                                                                                                                                                  ; 0.452             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|counter[5]                                                                                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[31][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.452             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                        ; 0.451             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                           ; 0.448             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count8_count31:thei_ffwd_src_unnamed_count8_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count8_count32|source_NO_SHIFT_REG[3]                                                                                                                                                                                                                                                                                                                                                                        ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105|source_NO_SHIFT_REG[31]                                                                                                                                                                          ; 0.444             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb|counter_reg_bit[3]                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~portb_address_reg0                                                                                                                                                                                                                               ; 0.437             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                           ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|q_b[31]                                                                                                                                                                                                                                                                                           ; 0.435             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb|counter_reg_bit[1]                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~portb_address_reg0                                                                                                                                                                                                                               ; 0.430             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                           ; 0.427             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                           ; 0.422             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                           ; 0.422             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|usedw_is_2_dff                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a8~portb_address_reg0                                                                                                                                                                                                                            ; 0.415             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb|counter_reg_bit[0]                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~portb_address_reg0                                                                                                                                                                                                                               ; 0.400             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                        ; 0.397             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                                   ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_count111:thei_store_memdep_count|lsu_top:thei_store_memdep_count112|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|q_b[31]                                                                                                                                                                                                                                                                                                 ; 0.396             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                                       ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[31][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.395             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_data_fifo:input_buf|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_store_memdep_1_count117:thei_store_memdep_1_count|lsu_top:thei_store_memdep_1_count118|lsu_pipelined_write:pipelined_write|acl_fifo:data_fifo|scfifo:scfifo_component|scfifo_95d1:auto_generated|a_dpfifo_38a1:dpfifo|altsyncram_fhn1:FIFOram|q_b[31]                                                                                                                                                                                                                                                                                           ; 0.393             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count14_count43:thei_ffwd_src_unnamed_count14_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count14_count44|source_NO_SHIFT_REG[10]                                                                                                                                                                                                                                                                                                                                                                    ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105|source_NO_SHIFT_REG[31]                                                                                                                                                                          ; 0.392             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|SE_stall_entry_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|SE_stall_entry_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.388             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                                               ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a8~portb_address_reg0                                                                                                                                                                                                                            ; 0.383             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_ffwd_src_unnamed_count13_count41:thei_ffwd_src_unnamed_count13_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count13_count42|source_NO_SHIFT_REG[5]                                                                                                                                                                                                                                                                                                                                                                     ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B2:thebb_count_B2|bb_count_B2_stall_region:thebb_count_B2_stall_region|i_sfc_c0_while_body_count_c0_enter12_count:thei_sfc_c0_while_body_count_c0_enter12_count_aunroll_x|i_sfc_logic_c0_while_body_count_c0_enter12_count47:thei_sfc_logic_c0_while_body_count_c0_enter12_count47_aunroll_x|i_ffwd_src_unnamed_count23_count104:thei_ffwd_src_unnamed_count23_count|acl_ffwdsrc:thei_ffwd_src_unnamed_count23_count105|source_NO_SHIFT_REG[31]                                                                                                                                                                          ; 0.375             ;
; count_k_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~porta_datain_reg0                                                                                                                                                                                                                                ; 0.375             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[7][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[16][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[15][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[14][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[2][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.flip_aux                                                                                                                                                                                                                                                                                                                                                                                                                 ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_count3_count_1_reg|gen_depth_large.cnt_at_target                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.373             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|cntr_hgb:rd_ptr_msb|counter_reg_bit[0]                                                                                                                                                                                                                                          ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_fifo:input_fifo|scfifo:scfifo_component|scfifo_15d1:auto_generated|a_dpfifo_r7a1:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9~portb_address_reg0                                                                                                                                                                                                                               ; 0.372             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.371             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.371             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.371             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[13][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]                                                                                                                                                                                                                                                                                                                                               ; 0.371             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]                                                                                                                                                                                                                                                                                                                                               ; 0.371             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[31][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[30][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.370             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.370             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.370             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.370             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.370             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.370             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.370             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.370             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count2_count15:thei_load_unnamed_count2_count|lsu_top:thei_load_unnamed_count2_count16|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[8][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.370             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B3:thebb_count_B3|bb_count_B3_stall_region:thebb_count_B3_stall_region|i_iowr_bl_return_unnamed_count24_count119:thei_iowr_bl_return_unnamed_count24_count|st_write:theiowr|consumed_sidepath                                                                                                                                                                                                                                                                                                                                                                                                                      ; count_done[0]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[31][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[30][0]                                                                                                                                                                                                                                                                                                                                               ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[30][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]                                                                                                                                                                                                                                                                                                                                               ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]                                                                                                                                                                                                                                                                                                                                               ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]                                                                                                                                                                                                                                                                                                                                               ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]                                                                                                                                                                                                                                                                                                                                               ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[12][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[11][0]                                                                                                                                                                                                                                                                                                                                               ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[10][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count11_count37:thei_load_unnamed_count11_count|lsu_top:thei_load_unnamed_count11_count38|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[9][0]                                                                                                                                                                                                                                                                                                                                                ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                                                                                                                                                                                                               ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                               ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[24][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[23][0]                                                                                                                                                                                                                                                                                                                                               ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[22][0]                                                                                                                                                                                                                                                                                                                                         ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[21][0]                                                                                                                                                                                                                                                                                                                                               ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count10_count35:thei_load_unnamed_count10_count|lsu_top:thei_load_unnamed_count10_count36|lsu_pipelined_read:pipelined_read|acl_data_fifo:data_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_v4d1:auto_generated|a_dpfifo_p7a1:dpfifo|empty_dff                                                                                                                                                                                                                                                        ; 0.369             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[6][0]                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[5][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.368             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.368             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count9_count33:thei_load_unnamed_count9_count|lsu_top:thei_load_unnamed_count9_count34|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[2][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.368             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[4][0]                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[3][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.368             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[2][0]                                                                                                                                                                                                                                                                                                                                             ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count4_count20:thei_load_unnamed_count4_count|lsu_top:thei_load_unnamed_count4_count21|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[1][0]                                                                                                                                                                                                                                                                                                                                                   ; 0.368             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[29][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[28][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.368             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[27][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.368             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[26][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[25][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.368             ;
; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[17][0]                                                                                                                                                                                                                                                                                                                                            ; count:count_inst|count_internal:count_internal_inst|count_function_wrapper:count_internal|count_function:thecount_function|bb_count_B1_start:thebb_count_B1_start|bb_count_B1_start_stall_region:thebb_count_B1_start_stall_region|i_load_unnamed_count6_count27:thei_load_unnamed_count6_count|lsu_top:thei_load_unnamed_count6_count28|lsu_pipelined_read:pipelined_read|acl_ll_fifo:req_fifo|data[16][0]                                                                                                                                                                                                                                                                                                                                                  ; 0.368             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                       ;
+------------------------------------------------+-----------------------------------------------------------------------+
; Option                                         ; Usage                                                                 ;
+------------------------------------------------+-----------------------------------------------------------------------+
; Initialization file:                           ; D:/intelFPGA/19.1/hls/examples/Proj/test-fpga.prj/quartus/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                   ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                   ;
; fsv_skip_power_down                            ; on                                                                    ;
+------------------------------------------------+-----------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CEBA9F31C7 for design "quartus_compile"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clock~CLKENA0 with 4921 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   17.000        clock
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:16
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 29 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 29 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:22
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X12_Y46 to location X23_Y57
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 15.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:11
Info (144001): Generated suppressed messages file D:/intelFPGA/19.1/hls/examples/Proj/test-fpga.prj/quartus/quartus_compile.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 7643 megabytes
    Info: Processing ended: Mon Jun 28 22:04:03 2021
    Info: Elapsed time: 00:02:03
    Info: Total CPU time (on all processors): 00:05:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/intelFPGA/19.1/hls/examples/Proj/test-fpga.prj/quartus/quartus_compile.fit.smsg.


