// Seed: 666541955
module module_0 #(
    parameter id_5 = 32'd61
) (
    input  wire id_0,
    output tri1 id_1,
    output wire id_2,
    output wire id_3
);
  wire _id_5;
  wire [-1 : -1  ==  id_5] id_6;
  real id_7 = id_7;
endmodule
module module_1 #(
    parameter id_20 = 32'd36
) (
    input  uwire id_0,
    input  wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    output logic id_4,
    input  uwire id_5,
    input  uwire id_6,
    output uwire id_7
);
  assign id_7 = -1;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  always @(-1 != id_15 or posedge 1) id_4 <= id_2 & 1;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7,
      id_7
  );
  assign modCall_1.id_0 = 0;
  wire id_17;
  parameter id_18 = -1;
  wire id_19;
  wire _id_20;
  wire id_21;
  localparam id_22 = 1;
  logic [-1  ==  id_20 : 1] id_23;
  wire id_24;
  wire id_25;
endmodule
