$date
	Thu Nov 20 18:52:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 8 ! alu_result [7:0] $end
$var wire 4 " alu_flags [3:0] $end
$var reg 8 # alu_in_one [7:0] $end
$var reg 8 $ alu_in_two [7:0] $end
$var reg 1 % c12 $end
$var reg 1 & c13 $end
$scope module dut $end
$var wire 8 ' alu_in_one [7:0] $end
$var wire 8 ( alu_in_two [7:0] $end
$var wire 1 % c12 $end
$var wire 1 & c13 $end
$var reg 4 ) alu_flags [3:0] $end
$var reg 8 * alu_result [7:0] $end
$var reg 9 + catch_flags [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b10110100 *
b10 )
b0 (
b1011010 '
0&
0%
b0 $
b1011010 #
b10 "
b10110100 !
$end
#10000
b10000010 +
b11 "
b11 )
b10000010 !
b10000010 *
b1010 $
b1010 (
b1111000 #
b1111000 '
1%
#20000
b0 +
b1000 "
b1000 )
b1000000 !
b1000000 *
b0 $
b0 (
b10000001 #
b10000001 '
0%
1&
#30000
b111100010 +
b1010 "
b1010 )
b11100010 !
b11100010 *
b110010 $
b110010 (
b10100 #
b10100 '
1%
#60000
