Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/interface_test_bench_isim_beh.exe" -prj "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/interface_test_bench_beh.prj" "work.interface_test_bench" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/ipcore_dir/clk_wiz_v3_6.vhd" into library work
Parsing VHDL file "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fifo_512x8.vhd" into library work
Parsing VHDL file "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" into library work
WARNING:HDLCompiler:946 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" Line 117: Actual for formal port c1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/fx2lp_interface_top.vhd" Line 143: Actual for formal port reset_al is neither a static name nor a globally static expression
Parsing VHDL file "/home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/interface_test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 117560 KB
Fuse CPU Usage: 1420 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling package numeric_std
Compiling architecture oddr2_v of entity ODDR2 [\ODDR2("NONE",'0',"SYNC")(1,4,1,...]
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity clk_wiz_v3_6 [clk_wiz_v3_6_default]
Compiling architecture fifo_arch of entity fifo_512x8 [fifo_512x8_default]
Compiling architecture fx2lp_interface_arq of entity fx2lp_interface_top [\fx2lp_interface_top(('0','0'),(...]
Compiling architecture behavior of entity interface_test_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 33 VHDL Units
Built simulation executable /home/lechuzin/Facultad/Trabajo Final/lechuzing/Cyclon6/interface_test_bench_isim_beh.exe
Fuse Memory Usage: 708048 KB
Fuse CPU Usage: 1740 ms
GCC CPU Usage: 240 ms
