+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[24]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[19]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[33]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[21]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[28]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[22]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[9]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[36]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[15]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[30]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[27]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[34]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[28]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/D|
|               clk_fpga_0 |clk_out1_DD_TEST_OV_clk_wiz_0_2 |DD_TEST_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
