<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="stencil_2d" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="orig" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="900">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="orig" hw_bitwidth="32" hw_size_or_depth="900" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="sol" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="900">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="sol" hw_bitwidth="32" hw_size_or_depth="900" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="filter" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="10">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="filter" hw_bitwidth="32" hw_size_or_depth="10" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="int" src_bitwidth="32" offset="0x0">
      <hw hw_usage="data" hw_interface="Register" hw_name="return" hw_bitwidth="32" hw_kernel_support="false"/>
    </return>
  </kernel>
</root>
