INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../merge_sort.cpp in debug mode
   Generating csim.exe
Input array:
58 24 153 192 191 222 151 75 35 51 7 211 213 176 13 170 148 132 168 221 153 199 183 241 88 198 132 204 195 227 133 227 
WARNING [HLS SIM]: hls::stream 'hls::stream<ap_uint<8>, 0>4' contains leftover data, which may result in RTL simulation hanging.
Sorted array:
3 7 7 13 13 24 24 33 35 35 51 51 51 58 58 67 75 75 88 96 132 132 133 143 148 151 151 153 153 153 168 170 
The array is sorted correctly.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 64
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
