// Seed: 1616751832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_6 = 0;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_10;
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd37,
    parameter id_10 = 32'd89,
    parameter id_11 = 32'd83,
    parameter id_2  = 32'd7,
    parameter id_3  = 32'd78,
    parameter id_4  = 32'd57,
    parameter id_6  = 32'd14,
    parameter id_7  = 32'd71,
    parameter id_8  = 32'd29,
    parameter id_9  = 32'd0
) (
    output tri id_0
    , id_13,
    input supply1 _id_1,
    output tri0 _id_2,
    input tri1 _id_3,
    input tri1 _id_4,
    input tri0 id_5,
    input tri _id_6,
    input tri _id_7,
    output wire _id_8,
    input wire _id_9,
    input wand _id_10,
    output wand _id_11
);
  struct packed {
    logic [id_3 : id_3  #  (
        .  id_6 (  -1  ),
        .  id_9 (  1  <  1  ),
        .  id_1 (  -1  ),
        .  id_6 (  1  ),
        .  id_11(  1  ),
        .  id_2 (  id_4  ),
        .  id_10(  -1  ),
        .  id_8 (  -1  ==  -1 'b0 ),
        .  id_10(  -1  ),
        .  id_3 (  id_7  )
)] id_14;
    id_15 id_16;
  } [id_2 : id_4] id_17;
  module_0 modCall_1 (
      id_15,
      id_17,
      id_17,
      id_14,
      id_17,
      id_15,
      id_13,
      id_13,
      id_14
  );
endmodule
