<stg><name>load_vec.8</name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:18 %store_ln13 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
entry:19 %br_ln13 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2:0 %i_4 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_15_2:1 %icmp_ln13 = icmp_ult  i10 %i_4, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_15_2:2 %br_ln13 = br i1 %icmp_ln13, void %for.end9, void %VITIS_LOOP_15_2.split

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:0 %specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:1 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:2 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_81

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:3 %br_ln15 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
for.end9:0 %ret_ln20 = ret

]]></Node>
<StgValue><ssdm name="ret_ln20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc:1 %add4_in = phi i10 %i_4, void %VITIS_LOOP_15_2.split, i10 %add_ln15_1, void %for.inc

]]></Node>
<StgValue><ssdm name="add4_in"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="10">
<![CDATA[
for.inc:3 %trunc_ln15 = trunc i10 %add4_in

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:5 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add4_in, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="6">
<![CDATA[
for.inc:6 %zext_ln15 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:7 %vec_0_addr = getelementptr i32 %vec_0, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_0_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:8 %vec_1_addr = getelementptr i32 %vec_1, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:9 %vec_2_addr = getelementptr i32 %vec_2, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_2_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:10 %vec_3_addr = getelementptr i32 %vec_3, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_3_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:11 %vec_4_addr = getelementptr i32 %vec_4, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_4_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:12 %vec_5_addr = getelementptr i32 %vec_5, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_5_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:13 %vec_6_addr = getelementptr i32 %vec_6, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_6_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:14 %vec_7_addr = getelementptr i32 %vec_7, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_7_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:15 %vec_8_addr = getelementptr i32 %vec_8, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_8_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:16 %vec_9_addr = getelementptr i32 %vec_9, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_9_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:17 %vec_10_addr = getelementptr i32 %vec_10, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_10_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:18 %vec_11_addr = getelementptr i32 %vec_11, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_11_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:19 %vec_12_addr = getelementptr i32 %vec_12, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_12_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:20 %vec_13_addr = getelementptr i32 %vec_13, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_13_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:21 %vec_14_addr = getelementptr i32 %vec_14, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_14_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:22 %vec_15_addr = getelementptr i32 %vec_15, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="vec_15_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="6">
<![CDATA[
for.inc:23 %muxLogicRAMAddr_to_vec_0_load = muxlogic i6 %vec_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_0_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
for.inc:24 %vec_0_load = load i6 %vec_0_addr

]]></Node>
<StgValue><ssdm name="vec_0_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
for.inc:25 %muxLogicRAMAddr_to_vec_1_load = muxlogic i6 %vec_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_1_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="6">
<![CDATA[
for.inc:26 %vec_1_load = load i6 %vec_1_addr

]]></Node>
<StgValue><ssdm name="vec_1_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
for.inc:27 %muxLogicRAMAddr_to_vec_2_load = muxlogic i6 %vec_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_2_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
for.inc:28 %vec_2_load = load i6 %vec_2_addr

]]></Node>
<StgValue><ssdm name="vec_2_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
for.inc:29 %muxLogicRAMAddr_to_vec_3_load = muxlogic i6 %vec_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_3_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
for.inc:30 %vec_3_load = load i6 %vec_3_addr

]]></Node>
<StgValue><ssdm name="vec_3_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="6">
<![CDATA[
for.inc:31 %muxLogicRAMAddr_to_vec_4_load = muxlogic i6 %vec_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_4_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
for.inc:32 %vec_4_load = load i6 %vec_4_addr

]]></Node>
<StgValue><ssdm name="vec_4_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="6">
<![CDATA[
for.inc:33 %muxLogicRAMAddr_to_vec_5_load = muxlogic i6 %vec_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_5_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
for.inc:34 %vec_5_load = load i6 %vec_5_addr

]]></Node>
<StgValue><ssdm name="vec_5_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
for.inc:35 %muxLogicRAMAddr_to_vec_6_load = muxlogic i6 %vec_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_6_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6">
<![CDATA[
for.inc:36 %vec_6_load = load i6 %vec_6_addr

]]></Node>
<StgValue><ssdm name="vec_6_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
for.inc:37 %muxLogicRAMAddr_to_vec_7_load = muxlogic i6 %vec_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_7_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
for.inc:38 %vec_7_load = load i6 %vec_7_addr

]]></Node>
<StgValue><ssdm name="vec_7_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
for.inc:39 %muxLogicRAMAddr_to_vec_8_load = muxlogic i6 %vec_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_8_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
for.inc:40 %vec_8_load = load i6 %vec_8_addr

]]></Node>
<StgValue><ssdm name="vec_8_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
for.inc:41 %muxLogicRAMAddr_to_vec_9_load = muxlogic i6 %vec_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_9_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
for.inc:42 %vec_9_load = load i6 %vec_9_addr

]]></Node>
<StgValue><ssdm name="vec_9_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="6">
<![CDATA[
for.inc:43 %muxLogicRAMAddr_to_vec_10_load = muxlogic i6 %vec_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_10_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
for.inc:44 %vec_10_load = load i6 %vec_10_addr

]]></Node>
<StgValue><ssdm name="vec_10_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
for.inc:45 %muxLogicRAMAddr_to_vec_11_load = muxlogic i6 %vec_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_11_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
for.inc:46 %vec_11_load = load i6 %vec_11_addr

]]></Node>
<StgValue><ssdm name="vec_11_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
for.inc:47 %muxLogicRAMAddr_to_vec_12_load = muxlogic i6 %vec_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_12_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
for.inc:48 %vec_12_load = load i6 %vec_12_addr

]]></Node>
<StgValue><ssdm name="vec_12_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
for.inc:49 %muxLogicRAMAddr_to_vec_13_load = muxlogic i6 %vec_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_13_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
for.inc:50 %vec_13_load = load i6 %vec_13_addr

]]></Node>
<StgValue><ssdm name="vec_13_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="6">
<![CDATA[
for.inc:51 %muxLogicRAMAddr_to_vec_14_load = muxlogic i6 %vec_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_14_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
for.inc:52 %vec_14_load = load i6 %vec_14_addr

]]></Node>
<StgValue><ssdm name="vec_14_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
for.inc:53 %muxLogicRAMAddr_to_vec_15_load = muxlogic i6 %vec_15_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_vec_15_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
for.inc:54 %vec_15_load = load i6 %vec_15_addr

]]></Node>
<StgValue><ssdm name="vec_15_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc:0 %j = phi i4 0, void %VITIS_LOOP_15_2.split, i4 %trunc_ln15_1, void %for.inc

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="4">
<![CDATA[
for.inc:2 %zext_ln15_1 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc:4 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="6">
<![CDATA[
for.inc:24 %vec_0_load = load i6 %vec_0_addr

]]></Node>
<StgValue><ssdm name="vec_0_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="6">
<![CDATA[
for.inc:26 %vec_1_load = load i6 %vec_1_addr

]]></Node>
<StgValue><ssdm name="vec_1_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
for.inc:28 %vec_2_load = load i6 %vec_2_addr

]]></Node>
<StgValue><ssdm name="vec_2_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
for.inc:30 %vec_3_load = load i6 %vec_3_addr

]]></Node>
<StgValue><ssdm name="vec_3_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="6">
<![CDATA[
for.inc:32 %vec_4_load = load i6 %vec_4_addr

]]></Node>
<StgValue><ssdm name="vec_4_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
for.inc:34 %vec_5_load = load i6 %vec_5_addr

]]></Node>
<StgValue><ssdm name="vec_5_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="6">
<![CDATA[
for.inc:36 %vec_6_load = load i6 %vec_6_addr

]]></Node>
<StgValue><ssdm name="vec_6_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
for.inc:38 %vec_7_load = load i6 %vec_7_addr

]]></Node>
<StgValue><ssdm name="vec_7_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
for.inc:40 %vec_8_load = load i6 %vec_8_addr

]]></Node>
<StgValue><ssdm name="vec_8_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="6">
<![CDATA[
for.inc:42 %vec_9_load = load i6 %vec_9_addr

]]></Node>
<StgValue><ssdm name="vec_9_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="6">
<![CDATA[
for.inc:44 %vec_10_load = load i6 %vec_10_addr

]]></Node>
<StgValue><ssdm name="vec_10_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="6">
<![CDATA[
for.inc:46 %vec_11_load = load i6 %vec_11_addr

]]></Node>
<StgValue><ssdm name="vec_11_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="6">
<![CDATA[
for.inc:48 %vec_12_load = load i6 %vec_12_addr

]]></Node>
<StgValue><ssdm name="vec_12_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="6">
<![CDATA[
for.inc:50 %vec_13_load = load i6 %vec_13_addr

]]></Node>
<StgValue><ssdm name="vec_13_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="6">
<![CDATA[
for.inc:52 %vec_14_load = load i6 %vec_14_addr

]]></Node>
<StgValue><ssdm name="vec_14_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="6">
<![CDATA[
for.inc:54 %vec_15_load = load i6 %vec_15_addr

]]></Node>
<StgValue><ssdm name="vec_15_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="4" op_32_bw="32" op_33_bw="32" op_34_bw="4">
<![CDATA[
for.inc:55 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %vec_0_load, i4 1, i32 %vec_1_load, i4 2, i32 %vec_2_load, i4 3, i32 %vec_3_load, i4 4, i32 %vec_4_load, i4 5, i32 %vec_5_load, i4 6, i32 %vec_6_load, i4 7, i32 %vec_7_load, i4 8, i32 %vec_8_load, i4 9, i32 %vec_9_load, i4 10, i32 %vec_10_load, i4 11, i32 %vec_11_load, i4 12, i32 %vec_12_load, i4 13, i32 %vec_13_load, i4 14, i32 %vec_14_load, i4 15, i32 %vec_15_load, i32 <undef>, i4 %trunc_ln15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
for.inc:56 %bitcast_ln17 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32">
<![CDATA[
for.inc:57 %muxLogicFIFOData_to_write_ln17 = muxlogic i32 %bitcast_ln17

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln17"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc:58 %write_ln17 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vec_stream, i32 %bitcast_ln17

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:59 %add_ln15 = add i5 %zext_ln15_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="5">
<![CDATA[
for.inc:60 %trunc_ln15_1 = trunc i5 %add_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="5">
<![CDATA[
for.inc:61 %zext_ln15_2 = zext i5 %add_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:62 %add_ln15_1 = add i10 %i_4, i10 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:63 %icmp_ln15 = icmp_eq  i5 %add_ln15, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:64 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:65 %br_ln15 = br i1 %icmp_ln15, void %for.inc, void %for.inc7

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc7:0 %add_ln13 = add i10 %i_4, i10 16

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7:1 %store_ln13 = store i10 %add_ln13, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
for.inc7:2 %br_ln13 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="123" name="vec_0" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="vec_1" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="vec_2" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="vec_3" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="vec_4" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="vec_5" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="vec_6" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="vec_7" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="vec_8" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="vec_9" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="vec_10" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="vec_11" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="vec_12" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="vec_13" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="vec_14" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="vec_15" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="vec_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="vec_stream" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="vec_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="141" from="StgValue_140" to="i" fromId="140" toId="5">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="6">
</dataflow>
<dataflow id="144" from="vec_15" to="specmemcore_ln0" fromId="138" toId="6">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="6">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="6">
</dataflow>
<dataflow id="150" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="6">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="7">
</dataflow>
<dataflow id="152" from="vec_14" to="specmemcore_ln0" fromId="137" toId="7">
</dataflow>
<dataflow id="153" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="7">
</dataflow>
<dataflow id="154" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="7">
</dataflow>
<dataflow id="155" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="7">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="8">
</dataflow>
<dataflow id="157" from="vec_13" to="specmemcore_ln0" fromId="136" toId="8">
</dataflow>
<dataflow id="158" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="8">
</dataflow>
<dataflow id="159" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="8">
</dataflow>
<dataflow id="160" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="8">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="9">
</dataflow>
<dataflow id="162" from="vec_12" to="specmemcore_ln0" fromId="135" toId="9">
</dataflow>
<dataflow id="163" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="9">
</dataflow>
<dataflow id="164" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="9">
</dataflow>
<dataflow id="165" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="9">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="10">
</dataflow>
<dataflow id="167" from="vec_11" to="specmemcore_ln0" fromId="134" toId="10">
</dataflow>
<dataflow id="168" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="10">
</dataflow>
<dataflow id="169" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="10">
</dataflow>
<dataflow id="170" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="10">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="11">
</dataflow>
<dataflow id="172" from="vec_10" to="specmemcore_ln0" fromId="133" toId="11">
</dataflow>
<dataflow id="173" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="11">
</dataflow>
<dataflow id="174" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="11">
</dataflow>
<dataflow id="175" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="11">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="12">
</dataflow>
<dataflow id="177" from="vec_9" to="specmemcore_ln0" fromId="132" toId="12">
</dataflow>
<dataflow id="178" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="12">
</dataflow>
<dataflow id="179" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="12">
</dataflow>
<dataflow id="180" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="12">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="13">
</dataflow>
<dataflow id="182" from="vec_8" to="specmemcore_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="183" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="13">
</dataflow>
<dataflow id="184" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="13">
</dataflow>
<dataflow id="185" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="13">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="14">
</dataflow>
<dataflow id="187" from="vec_7" to="specmemcore_ln0" fromId="130" toId="14">
</dataflow>
<dataflow id="188" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="14">
</dataflow>
<dataflow id="189" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="14">
</dataflow>
<dataflow id="190" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="14">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="15">
</dataflow>
<dataflow id="192" from="vec_6" to="specmemcore_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="193" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="15">
</dataflow>
<dataflow id="194" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="15">
</dataflow>
<dataflow id="195" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="15">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="16">
</dataflow>
<dataflow id="197" from="vec_5" to="specmemcore_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="198" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="16">
</dataflow>
<dataflow id="199" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="16">
</dataflow>
<dataflow id="200" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="16">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="17">
</dataflow>
<dataflow id="202" from="vec_4" to="specmemcore_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="203" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="17">
</dataflow>
<dataflow id="204" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="17">
</dataflow>
<dataflow id="205" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="17">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="18">
</dataflow>
<dataflow id="207" from="vec_3" to="specmemcore_ln0" fromId="126" toId="18">
</dataflow>
<dataflow id="208" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="18">
</dataflow>
<dataflow id="209" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="18">
</dataflow>
<dataflow id="210" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="18">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="19">
</dataflow>
<dataflow id="212" from="vec_2" to="specmemcore_ln0" fromId="125" toId="19">
</dataflow>
<dataflow id="213" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="19">
</dataflow>
<dataflow id="214" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="19">
</dataflow>
<dataflow id="215" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="19">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="20">
</dataflow>
<dataflow id="217" from="vec_1" to="specmemcore_ln0" fromId="124" toId="20">
</dataflow>
<dataflow id="218" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="20">
</dataflow>
<dataflow id="219" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="20">
</dataflow>
<dataflow id="220" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="21">
</dataflow>
<dataflow id="222" from="vec_0" to="specmemcore_ln0" fromId="123" toId="21">
</dataflow>
<dataflow id="223" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="21">
</dataflow>
<dataflow id="224" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="21">
</dataflow>
<dataflow id="225" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="21">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="226" toId="22">
</dataflow>
<dataflow id="228" from="vec_stream" to="specinterface_ln0" fromId="139" toId="22">
</dataflow>
<dataflow id="230" from="empty_73" to="specinterface_ln0" fromId="229" toId="22">
</dataflow>
<dataflow id="232" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="233" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="235" from="empty_99" to="specinterface_ln0" fromId="234" toId="22">
</dataflow>
<dataflow id="236" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="237" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="238" from="empty_99" to="specinterface_ln0" fromId="234" toId="22">
</dataflow>
<dataflow id="239" from="empty_99" to="specinterface_ln0" fromId="234" toId="22">
</dataflow>
<dataflow id="240" from="empty_99" to="specinterface_ln0" fromId="234" toId="22">
</dataflow>
<dataflow id="241" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="242" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="243" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="244" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="245" from="empty_99" to="specinterface_ln0" fromId="234" toId="22">
</dataflow>
<dataflow id="246" from="empty_99" to="specinterface_ln0" fromId="234" toId="22">
</dataflow>
<dataflow id="248" from="StgValue_247" to="specinterface_ln0" fromId="247" toId="22">
</dataflow>
<dataflow id="249" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="250" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="22">
</dataflow>
<dataflow id="252" from="StgValue_251" to="store_ln13" fromId="251" toId="23">
</dataflow>
<dataflow id="253" from="i" to="store_ln13" fromId="5" toId="23">
</dataflow>
<dataflow id="254" from="i" to="i_4" fromId="5" toId="25">
</dataflow>
<dataflow id="255" from="i_4" to="icmp_ln13" fromId="25" toId="26">
</dataflow>
<dataflow id="257" from="StgValue_256" to="icmp_ln13" fromId="256" toId="26">
</dataflow>
<dataflow id="258" from="icmp_ln13" to="br_ln13" fromId="26" toId="27">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecPipeline" to="specpipeline_ln14" fromId="259" toId="28">
</dataflow>
<dataflow id="261" from="StgValue_140" to="specpipeline_ln14" fromId="140" toId="28">
</dataflow>
<dataflow id="262" from="StgValue_231" to="specpipeline_ln14" fromId="231" toId="28">
</dataflow>
<dataflow id="263" from="StgValue_231" to="specpipeline_ln14" fromId="231" toId="28">
</dataflow>
<dataflow id="264" from="StgValue_231" to="specpipeline_ln14" fromId="231" toId="28">
</dataflow>
<dataflow id="265" from="empty_99" to="specpipeline_ln14" fromId="234" toId="28">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln13" fromId="266" toId="29">
</dataflow>
<dataflow id="269" from="StgValue_268" to="speclooptripcount_ln13" fromId="268" toId="29">
</dataflow>
<dataflow id="270" from="StgValue_268" to="speclooptripcount_ln13" fromId="268" toId="29">
</dataflow>
<dataflow id="271" from="StgValue_268" to="speclooptripcount_ln13" fromId="268" toId="29">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopName" to="specloopname_ln13" fromId="272" toId="30">
</dataflow>
<dataflow id="275" from="empty_81" to="specloopname_ln13" fromId="274" toId="30">
</dataflow>
<dataflow id="276" from="i_4" to="add4_in" fromId="25" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="277" from="br_ln15" to="add4_in" fromId="31" toId="33">
</dataflow>
<dataflow id="278" from="add_ln15_1" to="add4_in" fromId="111" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="279" from="br_ln15" to="add4_in" fromId="114" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="280" from="add4_in" to="trunc_ln15" fromId="33" toId="34">
</dataflow>
<dataflow id="282" from="_ssdm_op_PartSelect.i6.i10.i32.i32" to="lshr_ln" fromId="281" toId="35">
</dataflow>
<dataflow id="283" from="add4_in" to="lshr_ln" fromId="33" toId="35">
</dataflow>
<dataflow id="285" from="StgValue_284" to="lshr_ln" fromId="284" toId="35">
</dataflow>
<dataflow id="287" from="StgValue_286" to="lshr_ln" fromId="286" toId="35">
</dataflow>
<dataflow id="288" from="lshr_ln" to="zext_ln15" fromId="35" toId="36">
</dataflow>
<dataflow id="289" from="vec_0" to="vec_0_addr" fromId="123" toId="37">
</dataflow>
<dataflow id="291" from="StgValue_290" to="vec_0_addr" fromId="290" toId="37">
</dataflow>
<dataflow id="292" from="zext_ln15" to="vec_0_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="293" from="vec_1" to="vec_1_addr" fromId="124" toId="38">
</dataflow>
<dataflow id="294" from="StgValue_290" to="vec_1_addr" fromId="290" toId="38">
</dataflow>
<dataflow id="295" from="zext_ln15" to="vec_1_addr" fromId="36" toId="38">
</dataflow>
<dataflow id="296" from="vec_2" to="vec_2_addr" fromId="125" toId="39">
</dataflow>
<dataflow id="297" from="StgValue_290" to="vec_2_addr" fromId="290" toId="39">
</dataflow>
<dataflow id="298" from="zext_ln15" to="vec_2_addr" fromId="36" toId="39">
</dataflow>
<dataflow id="299" from="vec_3" to="vec_3_addr" fromId="126" toId="40">
</dataflow>
<dataflow id="300" from="StgValue_290" to="vec_3_addr" fromId="290" toId="40">
</dataflow>
<dataflow id="301" from="zext_ln15" to="vec_3_addr" fromId="36" toId="40">
</dataflow>
<dataflow id="302" from="vec_4" to="vec_4_addr" fromId="127" toId="41">
</dataflow>
<dataflow id="303" from="StgValue_290" to="vec_4_addr" fromId="290" toId="41">
</dataflow>
<dataflow id="304" from="zext_ln15" to="vec_4_addr" fromId="36" toId="41">
</dataflow>
<dataflow id="305" from="vec_5" to="vec_5_addr" fromId="128" toId="42">
</dataflow>
<dataflow id="306" from="StgValue_290" to="vec_5_addr" fromId="290" toId="42">
</dataflow>
<dataflow id="307" from="zext_ln15" to="vec_5_addr" fromId="36" toId="42">
</dataflow>
<dataflow id="308" from="vec_6" to="vec_6_addr" fromId="129" toId="43">
</dataflow>
<dataflow id="309" from="StgValue_290" to="vec_6_addr" fromId="290" toId="43">
</dataflow>
<dataflow id="310" from="zext_ln15" to="vec_6_addr" fromId="36" toId="43">
</dataflow>
<dataflow id="311" from="vec_7" to="vec_7_addr" fromId="130" toId="44">
</dataflow>
<dataflow id="312" from="StgValue_290" to="vec_7_addr" fromId="290" toId="44">
</dataflow>
<dataflow id="313" from="zext_ln15" to="vec_7_addr" fromId="36" toId="44">
</dataflow>
<dataflow id="314" from="vec_8" to="vec_8_addr" fromId="131" toId="45">
</dataflow>
<dataflow id="315" from="StgValue_290" to="vec_8_addr" fromId="290" toId="45">
</dataflow>
<dataflow id="316" from="zext_ln15" to="vec_8_addr" fromId="36" toId="45">
</dataflow>
<dataflow id="317" from="vec_9" to="vec_9_addr" fromId="132" toId="46">
</dataflow>
<dataflow id="318" from="StgValue_290" to="vec_9_addr" fromId="290" toId="46">
</dataflow>
<dataflow id="319" from="zext_ln15" to="vec_9_addr" fromId="36" toId="46">
</dataflow>
<dataflow id="320" from="vec_10" to="vec_10_addr" fromId="133" toId="47">
</dataflow>
<dataflow id="321" from="StgValue_290" to="vec_10_addr" fromId="290" toId="47">
</dataflow>
<dataflow id="322" from="zext_ln15" to="vec_10_addr" fromId="36" toId="47">
</dataflow>
<dataflow id="323" from="vec_11" to="vec_11_addr" fromId="134" toId="48">
</dataflow>
<dataflow id="324" from="StgValue_290" to="vec_11_addr" fromId="290" toId="48">
</dataflow>
<dataflow id="325" from="zext_ln15" to="vec_11_addr" fromId="36" toId="48">
</dataflow>
<dataflow id="326" from="vec_12" to="vec_12_addr" fromId="135" toId="49">
</dataflow>
<dataflow id="327" from="StgValue_290" to="vec_12_addr" fromId="290" toId="49">
</dataflow>
<dataflow id="328" from="zext_ln15" to="vec_12_addr" fromId="36" toId="49">
</dataflow>
<dataflow id="329" from="vec_13" to="vec_13_addr" fromId="136" toId="50">
</dataflow>
<dataflow id="330" from="StgValue_290" to="vec_13_addr" fromId="290" toId="50">
</dataflow>
<dataflow id="331" from="zext_ln15" to="vec_13_addr" fromId="36" toId="50">
</dataflow>
<dataflow id="332" from="vec_14" to="vec_14_addr" fromId="137" toId="51">
</dataflow>
<dataflow id="333" from="StgValue_290" to="vec_14_addr" fromId="290" toId="51">
</dataflow>
<dataflow id="334" from="zext_ln15" to="vec_14_addr" fromId="36" toId="51">
</dataflow>
<dataflow id="335" from="vec_15" to="vec_15_addr" fromId="138" toId="52">
</dataflow>
<dataflow id="336" from="StgValue_290" to="vec_15_addr" fromId="290" toId="52">
</dataflow>
<dataflow id="337" from="zext_ln15" to="vec_15_addr" fromId="36" toId="52">
</dataflow>
<dataflow id="338" from="vec_0_addr" to="muxLogicRAMAddr_to_vec_0_load" fromId="37" toId="53">
</dataflow>
<dataflow id="339" from="vec_0_addr" to="vec_0_load" fromId="37" toId="54">
</dataflow>
<dataflow id="340" from="vec_1_addr" to="muxLogicRAMAddr_to_vec_1_load" fromId="38" toId="55">
</dataflow>
<dataflow id="341" from="vec_1_addr" to="vec_1_load" fromId="38" toId="56">
</dataflow>
<dataflow id="342" from="vec_2_addr" to="muxLogicRAMAddr_to_vec_2_load" fromId="39" toId="57">
</dataflow>
<dataflow id="343" from="vec_2_addr" to="vec_2_load" fromId="39" toId="58">
</dataflow>
<dataflow id="344" from="vec_3_addr" to="muxLogicRAMAddr_to_vec_3_load" fromId="40" toId="59">
</dataflow>
<dataflow id="345" from="vec_3_addr" to="vec_3_load" fromId="40" toId="60">
</dataflow>
<dataflow id="346" from="vec_4_addr" to="muxLogicRAMAddr_to_vec_4_load" fromId="41" toId="61">
</dataflow>
<dataflow id="347" from="vec_4_addr" to="vec_4_load" fromId="41" toId="62">
</dataflow>
<dataflow id="348" from="vec_5_addr" to="muxLogicRAMAddr_to_vec_5_load" fromId="42" toId="63">
</dataflow>
<dataflow id="349" from="vec_5_addr" to="vec_5_load" fromId="42" toId="64">
</dataflow>
<dataflow id="350" from="vec_6_addr" to="muxLogicRAMAddr_to_vec_6_load" fromId="43" toId="65">
</dataflow>
<dataflow id="351" from="vec_6_addr" to="vec_6_load" fromId="43" toId="66">
</dataflow>
<dataflow id="352" from="vec_7_addr" to="muxLogicRAMAddr_to_vec_7_load" fromId="44" toId="67">
</dataflow>
<dataflow id="353" from="vec_7_addr" to="vec_7_load" fromId="44" toId="68">
</dataflow>
<dataflow id="354" from="vec_8_addr" to="muxLogicRAMAddr_to_vec_8_load" fromId="45" toId="69">
</dataflow>
<dataflow id="355" from="vec_8_addr" to="vec_8_load" fromId="45" toId="70">
</dataflow>
<dataflow id="356" from="vec_9_addr" to="muxLogicRAMAddr_to_vec_9_load" fromId="46" toId="71">
</dataflow>
<dataflow id="357" from="vec_9_addr" to="vec_9_load" fromId="46" toId="72">
</dataflow>
<dataflow id="358" from="vec_10_addr" to="muxLogicRAMAddr_to_vec_10_load" fromId="47" toId="73">
</dataflow>
<dataflow id="359" from="vec_10_addr" to="vec_10_load" fromId="47" toId="74">
</dataflow>
<dataflow id="360" from="vec_11_addr" to="muxLogicRAMAddr_to_vec_11_load" fromId="48" toId="75">
</dataflow>
<dataflow id="361" from="vec_11_addr" to="vec_11_load" fromId="48" toId="76">
</dataflow>
<dataflow id="362" from="vec_12_addr" to="muxLogicRAMAddr_to_vec_12_load" fromId="49" toId="77">
</dataflow>
<dataflow id="363" from="vec_12_addr" to="vec_12_load" fromId="49" toId="78">
</dataflow>
<dataflow id="364" from="vec_13_addr" to="muxLogicRAMAddr_to_vec_13_load" fromId="50" toId="79">
</dataflow>
<dataflow id="365" from="vec_13_addr" to="vec_13_load" fromId="50" toId="80">
</dataflow>
<dataflow id="366" from="vec_14_addr" to="muxLogicRAMAddr_to_vec_14_load" fromId="51" toId="81">
</dataflow>
<dataflow id="367" from="vec_14_addr" to="vec_14_load" fromId="51" toId="82">
</dataflow>
<dataflow id="368" from="vec_15_addr" to="muxLogicRAMAddr_to_vec_15_load" fromId="52" toId="83">
</dataflow>
<dataflow id="369" from="vec_15_addr" to="vec_15_load" fromId="52" toId="84">
</dataflow>
<dataflow id="371" from="StgValue_370" to="j" fromId="370" toId="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="372" from="br_ln15" to="j" fromId="31" toId="85">
</dataflow>
<dataflow id="373" from="trunc_ln15_1" to="j" fromId="109" toId="85">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="374" from="br_ln15" to="j" fromId="114" toId="85">
<BackEdge/>
</dataflow>
<dataflow id="375" from="j" to="zext_ln15_1" fromId="85" toId="86">
</dataflow>
<dataflow id="376" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="272" toId="87">
</dataflow>
<dataflow id="378" from="empty_80" to="specloopname_ln15" fromId="377" toId="87">
</dataflow>
<dataflow id="379" from="vec_0_addr" to="vec_0_load" fromId="37" toId="88">
</dataflow>
<dataflow id="380" from="vec_1_addr" to="vec_1_load" fromId="38" toId="89">
</dataflow>
<dataflow id="381" from="vec_2_addr" to="vec_2_load" fromId="39" toId="90">
</dataflow>
<dataflow id="382" from="vec_3_addr" to="vec_3_load" fromId="40" toId="91">
</dataflow>
<dataflow id="383" from="vec_4_addr" to="vec_4_load" fromId="41" toId="92">
</dataflow>
<dataflow id="384" from="vec_5_addr" to="vec_5_load" fromId="42" toId="93">
</dataflow>
<dataflow id="385" from="vec_6_addr" to="vec_6_load" fromId="43" toId="94">
</dataflow>
<dataflow id="386" from="vec_7_addr" to="vec_7_load" fromId="44" toId="95">
</dataflow>
<dataflow id="387" from="vec_8_addr" to="vec_8_load" fromId="45" toId="96">
</dataflow>
<dataflow id="388" from="vec_9_addr" to="vec_9_load" fromId="46" toId="97">
</dataflow>
<dataflow id="389" from="vec_10_addr" to="vec_10_load" fromId="47" toId="98">
</dataflow>
<dataflow id="390" from="vec_11_addr" to="vec_11_load" fromId="48" toId="99">
</dataflow>
<dataflow id="391" from="vec_12_addr" to="vec_12_load" fromId="49" toId="100">
</dataflow>
<dataflow id="392" from="vec_13_addr" to="vec_13_load" fromId="50" toId="101">
</dataflow>
<dataflow id="393" from="vec_14_addr" to="vec_14_load" fromId="51" toId="102">
</dataflow>
<dataflow id="394" from="vec_15_addr" to="vec_15_load" fromId="52" toId="103">
</dataflow>
<dataflow id="396" from="_ssdm_op_SparseMux.ap_auto.16float.float.i4" to="tmp" fromId="395" toId="104">
</dataflow>
<dataflow id="397" from="StgValue_370" to="tmp" fromId="370" toId="104">
</dataflow>
<dataflow id="398" from="vec_0_load" to="tmp" fromId="88" toId="104">
</dataflow>
<dataflow id="400" from="StgValue_399" to="tmp" fromId="399" toId="104">
</dataflow>
<dataflow id="401" from="vec_1_load" to="tmp" fromId="89" toId="104">
</dataflow>
<dataflow id="403" from="StgValue_402" to="tmp" fromId="402" toId="104">
</dataflow>
<dataflow id="404" from="vec_2_load" to="tmp" fromId="90" toId="104">
</dataflow>
<dataflow id="406" from="StgValue_405" to="tmp" fromId="405" toId="104">
</dataflow>
<dataflow id="407" from="vec_3_load" to="tmp" fromId="91" toId="104">
</dataflow>
<dataflow id="409" from="StgValue_408" to="tmp" fromId="408" toId="104">
</dataflow>
<dataflow id="410" from="vec_4_load" to="tmp" fromId="92" toId="104">
</dataflow>
<dataflow id="412" from="StgValue_411" to="tmp" fromId="411" toId="104">
</dataflow>
<dataflow id="413" from="vec_5_load" to="tmp" fromId="93" toId="104">
</dataflow>
<dataflow id="415" from="StgValue_414" to="tmp" fromId="414" toId="104">
</dataflow>
<dataflow id="416" from="vec_6_load" to="tmp" fromId="94" toId="104">
</dataflow>
<dataflow id="418" from="StgValue_417" to="tmp" fromId="417" toId="104">
</dataflow>
<dataflow id="419" from="vec_7_load" to="tmp" fromId="95" toId="104">
</dataflow>
<dataflow id="421" from="StgValue_420" to="tmp" fromId="420" toId="104">
</dataflow>
<dataflow id="422" from="vec_8_load" to="tmp" fromId="96" toId="104">
</dataflow>
<dataflow id="424" from="StgValue_423" to="tmp" fromId="423" toId="104">
</dataflow>
<dataflow id="425" from="vec_9_load" to="tmp" fromId="97" toId="104">
</dataflow>
<dataflow id="427" from="StgValue_426" to="tmp" fromId="426" toId="104">
</dataflow>
<dataflow id="428" from="vec_10_load" to="tmp" fromId="98" toId="104">
</dataflow>
<dataflow id="430" from="StgValue_429" to="tmp" fromId="429" toId="104">
</dataflow>
<dataflow id="431" from="vec_11_load" to="tmp" fromId="99" toId="104">
</dataflow>
<dataflow id="433" from="StgValue_432" to="tmp" fromId="432" toId="104">
</dataflow>
<dataflow id="434" from="vec_12_load" to="tmp" fromId="100" toId="104">
</dataflow>
<dataflow id="436" from="StgValue_435" to="tmp" fromId="435" toId="104">
</dataflow>
<dataflow id="437" from="vec_13_load" to="tmp" fromId="101" toId="104">
</dataflow>
<dataflow id="439" from="StgValue_438" to="tmp" fromId="438" toId="104">
</dataflow>
<dataflow id="440" from="vec_14_load" to="tmp" fromId="102" toId="104">
</dataflow>
<dataflow id="442" from="StgValue_441" to="tmp" fromId="441" toId="104">
</dataflow>
<dataflow id="443" from="vec_15_load" to="tmp" fromId="103" toId="104">
</dataflow>
<dataflow id="445" from="StgValue_444" to="tmp" fromId="444" toId="104">
</dataflow>
<dataflow id="446" from="trunc_ln15" to="tmp" fromId="34" toId="104">
</dataflow>
<dataflow id="447" from="tmp" to="bitcast_ln17" fromId="104" toId="105">
</dataflow>
<dataflow id="448" from="bitcast_ln17" to="muxLogicFIFOData_to_write_ln17" fromId="105" toId="106">
</dataflow>
<dataflow id="450" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln17" fromId="449" toId="107">
</dataflow>
<dataflow id="451" from="vec_stream" to="write_ln17" fromId="139" toId="107">
</dataflow>
<dataflow id="452" from="bitcast_ln17" to="write_ln17" fromId="105" toId="107">
</dataflow>
<dataflow id="453" from="zext_ln15_1" to="add_ln15" fromId="86" toId="108">
</dataflow>
<dataflow id="455" from="StgValue_454" to="add_ln15" fromId="454" toId="108">
</dataflow>
<dataflow id="456" from="add_ln15" to="trunc_ln15_1" fromId="108" toId="109">
</dataflow>
<dataflow id="457" from="add_ln15" to="zext_ln15_2" fromId="108" toId="110">
</dataflow>
<dataflow id="458" from="i_4" to="add_ln15_1" fromId="25" toId="111">
</dataflow>
<dataflow id="459" from="zext_ln15_2" to="add_ln15_1" fromId="110" toId="111">
</dataflow>
<dataflow id="460" from="add_ln15" to="icmp_ln15" fromId="108" toId="112">
</dataflow>
<dataflow id="462" from="StgValue_461" to="icmp_ln15" fromId="461" toId="112">
</dataflow>
<dataflow id="463" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="266" toId="113">
</dataflow>
<dataflow id="465" from="StgValue_464" to="speclooptripcount_ln0" fromId="464" toId="113">
</dataflow>
<dataflow id="466" from="StgValue_464" to="speclooptripcount_ln0" fromId="464" toId="113">
</dataflow>
<dataflow id="467" from="StgValue_464" to="speclooptripcount_ln0" fromId="464" toId="113">
</dataflow>
<dataflow id="468" from="icmp_ln15" to="br_ln15" fromId="112" toId="114">
</dataflow>
<dataflow id="469" from="i_4" to="add_ln13" fromId="25" toId="115">
</dataflow>
<dataflow id="471" from="StgValue_470" to="add_ln13" fromId="470" toId="115">
</dataflow>
<dataflow id="472" from="add_ln13" to="store_ln13" fromId="115" toId="116">
</dataflow>
<dataflow id="473" from="i" to="store_ln13" fromId="5" toId="116">
</dataflow>
<dataflow id="474" from="icmp_ln13" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="475" from="icmp_ln15" to="StgValue_4" fromId="112" toId="4">
</dataflow>
</dataflows>


</stg>
