# 3.5-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
BE             Backend_Bound:                                                       57.83 +-     0.00 % Slots            <==
BE/Mem         Backend_Bound.Memory_Bound:                                          26.78 +-     0.00 % Slots           
BE/Core        Backend_Bound.Core_Bound:                                            31.05 +-     0.00 % Slots           
BE/Mem         Backend_Bound.Memory_Bound.L1_Bound:                                 10.45 +-     0.00 % Stalls          
BE/Mem         Backend_Bound.Memory_Bound.L1_Bound.DTLB_Load:                       10.23 +-     0.00 % Clocks_Estimated
	This metric roughly estimates the fraction of cycles where
	the TLB was missed by load accesses...
	Sampling events:  mem_uops_retired.stlb_miss_loads:pp
BE/Core        Backend_Bound.Core_Bound.Ports_Utilization:                          30.30 +-     0.00 % Clocks          
BE/Core        Backend_Bound.Core_Bound.Ports_Utilization.0_Ports_Utilized:         26.78 +-     0.00 % CoreClocks      
	This metric represents Core fraction of cycles CPU executed
	no uops on any execution port...
BE/Core        Backend_Bound.Core_Bound.Ports_Utilization.1_Port_Utilized:          25.11 +-     0.00 % CoreClocks      
	This metric represents Core fraction of cycles where the CPU
	executed total of 1 uop per cycle on all execution ports...
BE/Core        Backend_Bound.Core_Bound.Ports_Utilization.2_Ports_Utilized:         23.25 +-     0.00 % CoreClocks      
	This metric represents Core fraction of cycles CPU executed
	total of 2 uops per cycle on all execution ports...
               MUX:                                                                  2.44 +-     0.00 %                 
	PerfMon Event Multiplexing accuracy indicator
