/*
 * light weight WS2812 lib - ARM Cortex M0/M0+ version
 *
 * Created: 07.07.2013
 *  Author: Tim (cpldcpu@gmail.com)
 *  https://github.com/cpldcpu/light_ws2812 (Accessed 30/12/2018)
 */

#include "ws2812.h"
#include "ch.h"
#include "hal.h"
/*
* The total length of each bit is 1.25탎 (25 cycles @ 20Mhz)
* At 0탎 the dataline is pulled high.
* To send a zero the dataline is pulled low after 0.375탎
* To send a one the dataline is pulled low after 0.625탎
*/

#define ws2812_ctot (((ws2812_cpuclk/1000)*1250)/1000000)
#define ws2812_t1   (((ws2812_cpuclk/1000)*375 )/1000000)       // floor
#define ws2812_t2   (((ws2812_cpuclk/1000)*625+500000)/1000000) // ceil

#define w1 (ws2812_t1-2)
#define w2 (ws2812_t2-ws2812_t1-2)
#define w3 (ws2812_ctot-ws2812_t2-5)

#define ws2812_DEL1 "   nop     \n\t"
#define ws2812_DEL2 "   b   .+2 \n\t"
#define ws2812_DEL4 ws2812_DEL2 ws2812_DEL2
#define ws2812_DEL8 ws2812_DEL4 ws2812_DEL4
#define ws2812_DEL16 ws2812_DEL8 ws2812_DEL8


void ws2812_sendarray(uint8_t *data,int datlen)
{
    uint32_t maskhi = ws2812_mask_set;
    uint32_t masklo = ws2812_mask_clr;
    volatile uint32_t *set = ws2812_port_set;
    volatile uint32_t *clr = ws2812_port_clr;
    uint32_t i;
    uint32_t curbyte;

    while (datlen--) {
        curbyte=*data++;

    asm volatile(
            "       lsl %[dat],#24              \n\t"
            "       movs %[ctr],#8              \n\t"
            "ilop%=:                            \n\t"
            "       lsl %[dat], #1              \n\t"
            "       str %[maskhi], [%[set]]     \n\t"
#if (w1&1)
            ws2812_DEL1
#endif
#if (w1&2)
            ws2812_DEL2
#endif
#if (w1&4)
            ws2812_DEL4
#endif
#if (w1&8)
            ws2812_DEL8
#endif
#if (w1&16)
            ws2812_DEL16
#endif
            "       bcs one%=                   \n\t"
            "       str %[masklo], [%[clr]]     \n\t"
            "one%=:                             \n\t"
#if (w2&1)
            ws2812_DEL1
#endif
#if (w2&2)
            ws2812_DEL2
#endif
#if (w2&4)
            ws2812_DEL4
#endif
#if (w2&8)
            ws2812_DEL8
#endif
#if (w2&16)
            ws2812_DEL16
#endif
            "       sub %[ctr], #1              \n\t"
            "       str %[masklo], [%[clr]]     \n\t"
            "       beq end%=                   \n\t"
#if (w3&1)
            ws2812_DEL1
#endif
#if (w3&2)
            ws2812_DEL2
#endif
#if (w3&4)
            ws2812_DEL4
#endif
#if (w3&8)
            ws2812_DEL8
#endif
#if (w3&16)
            ws2812_DEL16
#endif

            "       b   ilop%=                  \n\t"
            "end%=:                             \n\t"
            :   [ctr] "+r" (i)
            :   [dat] "r" (curbyte), [set] "r" (set), [clr] "r" (clr), [masklo] "r" (masklo), [maskhi] "r" (maskhi)
            );
    }
}
