Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'HMB_DC_QBTOP'

Design Information
------------------
Command Line   : map -filter
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/ise
config/filter.filter -intstyle ise -p xc6slx9-csg225-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o HMB_DC_QBTOP_map.ncd HMB_DC_QBTOP.ngd
HMB_DC_QBTOP.pcf 
Target Device  : xc6slx9
Target Package : csg225
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Jan 24 12:13:43 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:    9
Slice Logic Utilization:
  Number of Slice Registers:                   575 out of  11,440    5%
    Number used as Flip Flops:                 525
    Number used as Latches:                     50
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        411 out of   5,720    7%
    Number used as logic:                      335 out of   5,720    5%
      Number using O6 output only:             188
      Number using O5 output only:              18
      Number using O5 and O6:                  129
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,440    0%
    Number used exclusively as route-thrus:     76
      Number with same-slice register load:     74
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   188 out of   1,430   13%
  Number of MUXCYs used:                        60 out of   2,860    2%
  Number of LUT Flip Flop pairs used:          557
    Number with an unused Flip Flop:           117 out of     557   21%
    Number with an unused LUT:                 146 out of     557   26%
    Number of fully used LUT-FF pairs:         294 out of     557   52%
    Number of unique control sets:              54
    Number of slice register sites lost
      to control set restrictions:             209 out of  11,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                         8 out of     160    5%
    Number of LOCed IOBs:                        2 out of       8   25%
    IOB Flip Flops:                              2
    IOB Master Pads:                             1
    IOB Slave Pads:                              1

Specific Feature Utilization:
  Number of RAMB16BWERs:                         3 out of      32    9%
  Number of RAMB8BWERs:                          2 out of      64    3%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   1 out of     200    1%
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.87

Peak Memory Usage:  4583 MB
Total REAL time to MAP completion:  10 secs 
Total CPU time to MAP completion:   8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:680 - LOC constraint P124 on SYSCLK_P is invalid: No such site on
   the device. Ignoring...
WARNING:MapLib:680 - LOC constraint P123 on SYSCLK_N is invalid: No such site on
   the device. Ignoring...
WARNING:MapLib:680 - LOC constraint P127 on TX_P is invalid: No such site on the
   device. Ignoring...
WARNING:MapLib:680 - LOC constraint P126 on TX_N is invalid: No such site on the
   device. Ignoring...
WARNING:MapLib:680 - LOC constraint P142 on RX_P is invalid: No such site on the
   device. Ignoring...
WARNING:MapLib:680 - LOC constraint P141 on RX_N is invalid: No such site on the
   device. Ignoring...
WARNING:PhysDesignRules:372 - Gated clock. Clock net state_FSM_FFd2 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net state[1]_PWR_29_o_Mux_14_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network
   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i has no load.
INFO:LIT:395 - The above info message is repeated 10 more times for the
   following (max. 5 shown):
   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i,
   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>,
   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>,
   comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i,
   comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:564 - The following environment variables are currently set:
INFO:MapLib:591 - XIL_MAP_LOCWARN 	Value: XIL_MAP_LOCWARN
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 8 IOs, 2 are locked and
   6 are not locked. If you would like to print the names of these IOs, please
   set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   comm_process/U_ClockGenByteLink/dcm_sp_inst, consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
  25 block(s) removed
  11 block(s) optimized away
  25 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_o" is sourceless and has been
removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF) removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR_64_o" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF) removed.
  The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>" is sourceless and has
been removed.
   Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
    The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>" is sourceless and has
been removed.
     Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
      The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and
has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_65_o" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
  The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
    The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
  The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>" is sourceless and has
been removed.
   Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
    The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and
has been removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_5_o" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF) removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_6_o" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and
has been removed.
The signal
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is sourceless
and has been removed.
The signal
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i" is sourceless and
has been removed.
 Sourceless block
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gco
nvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless
and has been removed.
Unused block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_6_o_xo<0>1" (ROM)
removed.
Unused block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_5_o_xo<0>1" (ROM)
removed.
Unused block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_65_o_xo<0>1" (ROM)
removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_64_o_xo<0>1" (ROM)
removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_o1" (ROM) removed.
Unused block
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i1" (ROM) removed.
Unused block
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gco
nvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND
		comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
GND 		comm_process/QBlink_RX_FIFO_W8R32/XST_GND
GND
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
GND 		comm_process/QBlink_TX_FIFO_W32R8/XST_GND
VCC 		comm_process/QBlink_TX_FIFO_W32R8/XST_VCC
GND
		comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gco
nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
e_blk_mem_gen/valid.cstr/XST_GND
GND 		comm_process/U_SerialInterfaceIn/U_SerializationFifo/XST_GND
GND
		comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gc
onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nati
ve_blk_mem_gen/valid.cstr/XST_GND
GND 		comm_process/U_SerialInterfaceOut/U_SerializationFifo/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| RX_N                               | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| RX_P                               | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| SYNC_N                             | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| SYNC_P                             | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| SYSCLK_N                           | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| SYSCLK_P                           | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| TX_N                               | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| TX_P                               | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
