                                 enable  prepare  protect                                duty  hardware
   clock                          count    count    count        rate   accuracy phase  cycle    enable
-------------------------------------------------------------------------------------------------------
 gcc_mss_q6_bimc_axi_clk              1        1        0           0          0     0  50000         Y
 sleep_clk                            0        0        0       32768          0     0  50000         Y
    sleep_clk_src                     0        0        0       32768          0     0  50000         Y
       gcc_usb_hsic_io_cal_sleep_clk       0        0        0       32768          0     0  50000         N
       gcc_usb30_sleep_clk            0        0        0       32768          0     0  50000         N
       gcc_usb2b_phy_sleep_clk        0        0        0       32768          0     0  50000         N
       gcc_usb2a_phy_sleep_clk        0        0        0       32768          0     0  50000         N
 xo_board                            11       11        0    19200000          0     0  50000         Y
    cxo_a2_a_pin                      0        0        0    19200000          0     0  50000         Y
    cxo_a2_pin                        0        0        0    19200000          0     0  50000         Y
    cxo_a1_a_pin                      0        0        0    19200000          0     0  50000         Y
    cxo_a1_pin                        0        0        0    19200000          0     0  50000         Y
    cxo_a0_a_pin                      0        0        0    19200000          0     0  50000         Y
    cxo_a0_pin                        0        0        0    19200000          0     0  50000         Y
    cxo_d1_a_pin                      0        0        0    19200000          0     0  50000         Y
    cxo_d1_pin                        0        0        0    19200000          0     0  50000         Y
    cxo_d0_a_pin                      0        0        0    19200000          0     0  50000         Y
    cxo_d0_pin                        0        0        0    19200000          0     0  50000         Y
    diff_a_clk                        0        0        0    19200000          0     0  50000         Y
    diff_clk                          0        0        0    19200000          0     0  50000         Y
    div_a_clk2                        0        0        0    19200000          0     0  50000         Y
    div_clk2                          0        0        0    19200000          0     0  50000         Y
    div_a_clk1                        0        0        0    19200000          0     0  50000         Y
    div_clk1                          0        0        0    19200000          0     0  50000         Y
    cxo_a2_a                          0        0        0    19200000          0     0  50000         Y
    cxo_a2                            0        0        0    19200000          0     0  50000         Y
    cxo_a1_a                          0        0        0    19200000          0     0  50000         Y
    cxo_a1                            0        0        0    19200000          0     0  50000         Y
    cxo_a0_a                          0        0        0    19200000          0     0  50000         Y
    cxo_a0                            0        0        0    19200000          0     0  50000         Y
    cxo_d1_a                          0        0        0    19200000          0     0  50000         Y
    cxo_d1                            0        0        0    19200000          0     0  50000         Y
    cxo_d0_a                          0        0        0    19200000          0     0  50000         Y
    cxo_d0                            0        0        0    19200000          0     0  50000         Y
    ocmemgx_a_clk                     1        1        0   160000000          0     0  50000         Y
    ocmemgx_clk                       2        2        0   160000000          0     0  50000         Y
    gfx3d_a_clk_src                   0        0        0  2147483647          0     0  50000         Y
    gfx3d_clk_src                     0        0        0  2147483647          0     0  50000         Y
       oxili_ocmemgx_clk              0        0        0  2147483647          0     0  50000         Y
       oxili_gfx3d_clk                0        0        0  2147483647          0     0  50000         N
    mmssnoc_ahb_a_clk                 0        0        0  2147483647          0     0  50000         Y
    mmssnoc_ahb_clk                   0        0        0  2147483647          0     0  50000         Y
    cnoc_a_clk                        1        1        0  2147483647          0     0  50000         Y
    cnoc_clk                          1        1        0  2147483647          0     0  50000         Y
    pnoc_a_clk                        1        1        0  2147483647          0     0  50000         Y
    pnoc_clk                          1        1        0  2147483647          0     0  50000         Y
    qdss_a_clk                        0        0        0  2147483647          0     0  50000         Y
    qdss_clk                          0        0        0  2147483647          0     0  50000         Y
    bimc_a_clk                        1        1        0   800000000          0     0  50000         Y
    bimc_clk                          1        1        0   800000000          0     0  50000         Y
    snoc_a_clk                        1        1        0  2147483647          0     0  50000         Y
    snoc_clk                          1        1        0  2147483647          0     0  50000         Y
    xo                                7        7        0    19200000          0     0  50000         Y
       dsi0vco_clk                    2        2        0   449970703          0     0  50000         Y
          dsi0byte_mux                1        1        0   449970703          0     0  50000         Y
             dsi0pllbyte              1        1        0   112492675          0     0  50000         Y
                byte0_clk_src         1        1        0   112492675          0     0    -22         Y
                   mdss_byte0_clk       1        1        0   112492675          0     0  50000         Y
          dsi0pll                     1        1        0   149990235          0     0  50000         Y
             pclk0_clk_src            1        1        0   149990235          0     0  50000         Y
                mdss_pclk0_clk        1        1        0   149990235          0     0  50000         Y
          dsi0analog_postdiv_clk       0        0        0    44997071          0     0  50000         Y
             dsi0indirect_path_div2_clk       0        0        0    22498535          0     0  50000         Y
       ocmemnoc_clk_src               1        1        0    19200000          0     0    -22         Y
          camss_jpeg_jpeg_ocmemnoc_clk       0        0        0    19200000          0     0  50000         N
          camss_vfe_vfe_ocmemnoc_clk       0        0        0    19200000          0     0  50000         N
          ocmemcx_ocmemnoc_clk        1        1        0    19200000          0     0  50000         Y
          ocmemnoc_clk                0        0        0    19200000          0     0  50000         N
          venus0_ocmemnoc_clk         0        0        0    19200000          0     0  50000         N
       vsync_clk_src                  1        1        0    19200000          0     0    -22         Y
          mdss_vsync_clk              2        2        0    19200000          0     0  50000         Y
       hdmi_clk_src                   0        0        0    19200000          0     0    -22         N
          mdss_hdmi_clk               0        0        0    19200000          0     0  50000         N
       extpclk_clk_src                0        0        0    19200000          0     0    -22         N
          mdss_extpclk_clk            0        0        0    19200000          0     0  50000         N
       esc1_clk_src                   0        0        0    19200000          0     0    -22         N
          mdss_esc1_clk               0        0        0    19200000          0     0  50000         N
       esc0_clk_src                   1        1        0    19200000          0     0    -22         Y
          mdss_esc0_clk               1        1        0    19200000          0     0  50000         Y
       edppixel_clk_src               0        0        0    19200000          0     0    -22         N
          mdss_edppixel_clk           0        0        0    19200000          0     0  50000         N
       edplink_clk_src                0        0        0    19200000          0     0    -22         N
          mdss_edplink_clk            0        0        0    19200000          0     0  50000         N
       edpaux_clk_src                 0        0        0    19200000          0     0    -22         N
          mdss_edpaux_clk             0        0        0    19200000          0     0  50000         N
       byte1_clk_src                  0        0        0    19200000          0     0    -22         N
          mdss_byte1_clk              0        0        0    19200000          0     0  50000         N
       cpp_clk_src                    0        0        0    19200000          0     0    -22         N
          camss_vfe_cpp_clk           0        0        0    19200000          0     0  50000         N
       csi2phytimer_clk_src           0        0        0    19200000          0     0    -22         N
          camss_phy2_csi2phytimer_clk       0        0        0    19200000          0     0  50000         N
       csi1phytimer_clk_src           0        0        0    19200000          0     0    -22         N
          camss_phy1_csi1phytimer_clk       0        0        0    19200000          0     0  50000         N
       csi0phytimer_clk_src           0        0        0    19200000          0     0    -22         N
          camss_phy0_csi0phytimer_clk       0        0        0    19200000          0     0  50000         N
       mclk3_clk_src                  0        0        0    19200000          0     0    -22         N
          camss_mclk3_clk             0        0        0    19200000          0     0  50000         N
       mclk2_clk_src                  0        0        0    19200000          0     0    -22         N
          camss_mclk2_clk             0        0        0    19200000          0     0  50000         N
       mclk1_clk_src                  0        0        0    19200000          0     0    -22         N
          camss_mclk1_clk             0        0        0    19200000          0     0  50000         N
       mclk0_clk_src                  0        0        0    19200000          0     0    -22         N
          camss_mclk0_clk             0        0        0    19200000          0     0  50000         N
       camss_gp1_clk_src              0        0        0       37795          0     0    -22         N
          camss_gp1_clk               0        0        0       37795          0     0  50000         N
       camss_gp0_clk_src              0        0        0    19200000          0     0    -22         N
          camss_gp0_clk               0        0        0    19200000          0     0  50000         N
       cci_clk_src                    0        0        0    19200000          0     0    -22         N
          camss_cci_cci_clk           0        0        0    19200000          0     0  50000         N
       vcodec0_clk_src                0        0        0    19200000          0     0    -22         N
          venus0_vcodec0_clk          0        0        0    19200000          0     0  50000         N
       pclk1_clk_src                  0        0        0    19200000          0     0    -22         N
          mdss_pclk1_clk              0        0        0    19200000          0     0  50000         N
       jpeg2_clk_src                  0        0        0    19200000          0     0    -22         N
          camss_jpeg_jpeg2_clk        0        0        0    19200000          0     0  50000         N
       jpeg1_clk_src                  0        0        0    19200000          0     0    -22         N
          camss_jpeg_jpeg1_clk        0        0        0    19200000          0     0  50000         N
       jpeg0_clk_src                  0        0        0    19200000          0     0    -22         N
          camss_jpeg_jpeg0_clk        0        0        0    19200000          0     0  50000         N
       vfe1_clk_src                   0        0        0    19200000          0     0    -22         N
          camss_vfe_vfe1_clk          0        0        0    19200000          0     0  50000         N
          camss_csi_vfe1_clk          0        0        0    19200000          0     0  50000         N
       vfe0_clk_src                   0        0        0    19200000          0     0    -22         N
          camss_vfe_vfe0_clk          0        0        0    19200000          0     0  50000         N
          camss_csi_vfe0_clk          0        0        0    19200000          0     0  50000         N
       csi3_clk_src                   0        0        0    19200000          0     0    -22         N
          camss_csi3rdi_clk           0        0        0    19200000          0     0  50000         N
          camss_csi3pix_clk           0        0        0    19200000          0     0  50000         N
          camss_csi3phy_clk           0        0        0    19200000          0     0  50000         N
          camss_csi3_clk              0        0        0    19200000          0     0  50000         N
       csi2_clk_src                   0        0        0    19200000          0     0    -22         N
          camss_csi2rdi_clk           0        0        0    19200000          0     0  50000         N
          camss_csi2pix_clk           0        0        0    19200000          0     0  50000         N
          camss_csi2phy_clk           0        0        0    19200000          0     0  50000         N
          camss_csi2_clk              0        0        0    19200000          0     0  50000         N
       csi1_clk_src                   0        0        0    19200000          0     0    -22         N
          camss_csi1rdi_clk           0        0        0    19200000          0     0  50000         N
          camss_csi1pix_clk           0        0        0    19200000          0     0  50000         N
          camss_csi1phy_clk           0        0        0    19200000          0     0  50000         N
          camss_csi1_clk              0        0        0    19200000          0     0  50000         N
       csi0_clk_src                   0        0        0    19200000          0     0    -22         N
          camss_csi0rdi_clk           0        0        0    19200000          0     0  50000         N
          camss_csi0pix_clk           0        0        0    19200000          0     0  50000         N
          camss_csi0phy_clk           0        0        0    19200000          0     0  50000         N
          camss_csi0_clk              0        0        0    19200000          0     0  50000         N
       mmpll3                         0        0        0   930000000          0     0  50000         ?
       mmpll2                         0        0        0   900000000          0     0  50000         ?
       mmpll1                         0        0        0  1167000000          0     0  50000         ?
          mmpll1_vote                 0        0        0  1167000000          0     0  50000         ?
       mmpll0                         1        1        0   800000000          0     0  50000         ?
          mmpll0_vote                 1        1        0   800000000          0     0  50000         ?
             mdp_clk_src              1        1        0   320000000          0     0    -22         Y
                mdss_mdp_lut_clk       0        0        0   320000000          0     0  50000         N
                mdss_mdp_clk          2        2        0   320000000          0     0  50000         Y
       mmss_ahb_clk_src               2        2        0    19200000          0     0    -22         Y
          venus0_ahb_clk              0        0        0    19200000          0     0  50000         N
          oxilicx_ahb_clk             0        0        0    19200000          0     0  50000         N
          ocmemcx_ahb_clk             0        0        0    19200000          0     0  50000         Y
          mmss_mmssnoc_bto_ahb_clk       0        0        0    19200000          0     0  50000         N
          mmss_mmssnoc_ahb_clk        0        0        0    19200000          0     0  50000         Y
          mmss_misc_ahb_clk           1        1        0    19200000          0     0  50000         Y
          mdss_hdmi_ahb_clk           0        0        0    19200000          0     0  50000         N
          mdss_ahb_clk                4        4        0    19200000          0     0  50000         Y
          camss_vfe_vfe_ahb_clk       0        0        0    19200000          0     0  50000         N
          camss_vfe_cpp_ahb_clk       0        0        0    19200000          0     0  50000         N
          camss_top_ahb_clk           0        0        0    19200000          0     0  50000         N
          camss_micro_ahb_clk         0        0        0    19200000          0     0  50000         N
          camss_jpeg_jpeg_ahb_clk       0        0        0    19200000          0     0  50000         N
          camss_ispif_ahb_clk         0        0        0    19200000          0     0  50000         N
          camss_csi3_ahb_clk          0        0        0    19200000          0     0  50000         N
          camss_csi2_ahb_clk          0        0        0    19200000          0     0  50000         N
          camss_csi1_ahb_clk          0        0        0    19200000          0     0  50000         N
          camss_csi0_ahb_clk          0        0        0    19200000          0     0  50000         N
          camss_cci_cci_ahb_clk       0        0        0    19200000          0     0  50000         N
       usb_hsic_system_clk_src        0        0        0    19200000          0     0    -22         N
          gcc_usb_hsic_system_clk       0        0        0    19200000          0     0  50000         N
       usb_hsic_io_cal_clk_src        0        0        0    19200000          0     0    -22         N
          gcc_usb_hsic_io_cal_clk       0        0        0    19200000          0     0  50000         N
       usb_hsic_clk_src               0        0        0    19200000          0     0    -22         N
          gcc_usb_hsic_clk            0        0        0    19200000          0     0  50000         N
       usb30_mock_utmi_clk_src        0        0        0    19200000          0     0    -22         N
          gcc_usb30_mock_utmi_clk       0        0        0    19200000          0     0  50000         N
       tsif_ref_clk_src               0        0        0    19200000          0     0    -22         N
          gcc_tsif_ref_clk            0        0        0    19200000          0     0  50000         N
       sdcc4_apps_clk_src             0        0        0    19200000          0     0    -22         N
          gcc_sdcc4_apps_clk          0        0        0    19200000          0     0  50000         N
       sdcc3_apps_clk_src             0        0        0    19200000          0     0    -22         N
          gcc_sdcc3_apps_clk          0        0        0    19200000          0     0  50000         N
       pdm2_clk_src                   0        0        0    19200000          0     0    -22         N
          gcc_pdm2_clk                0        0        0    19200000          0     0  50000         N
       gp3_clk_src                    0        0        0    19200000          0     0    -22         N
          gcc_gp3_clk                 0        0        0    19200000          0     0  50000         N
       gp2_clk_src                    0        0        0    19200000          0     0    -22         N
          gcc_gp2_clk                 0        0        0    19200000          0     0  50000         N
       gp1_clk_src                    0        0        0    19200000          0     0    -22         N
          gcc_gp1_clk                 0        0        0    19200000          0     0  50000         N
       ce2_clk_src                    0        0        0    19200000          0     0    -22         N
          gcc_ce2_clk                 0        0        0    19200000          0     0  50000         N
       blsp2_uart6_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_uart6_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_uart5_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_uart5_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_uart3_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_uart3_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_uart2_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_uart2_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_uart1_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_uart1_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup6_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup6_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup6_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup6_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup5_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup5_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup5_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup5_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup4_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup4_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup4_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup4_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup3_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup3_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup3_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup3_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup2_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup2_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup2_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup2_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup1_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup1_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp2_qup1_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp2_qup1_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_uart6_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_uart6_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_uart5_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_uart5_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_uart4_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_uart4_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_uart3_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_uart3_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup6_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup6_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup6_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup6_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup5_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup5_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup5_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup5_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup4_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup4_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup4_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup4_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup3_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup3_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup3_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup3_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup2_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup2_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup2_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup2_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup1_spi_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup1_spi_apps_clk       0        0        0    19200000          0     0  50000         N
       blsp1_qup1_i2c_apps_clk_src       0        0        0    19200000          0     0    -22         N
          gcc_blsp1_qup1_i2c_apps_clk       0        0        0    19200000          0     0  50000         N
       usb30_master_clk_src           0        0        0    19200000          0     0    -22         N
          gcc_usb30_master_clk        0        0        0    19200000          0     0  50000         N
          gcc_sys_noc_usb3_axi_clk       0        0        0    19200000          0     0  50000         N
       gpll1                          0        0        0   480000000          0     0  50000         ?
          gpll1_vote                  0        0        0   480000000          0     0  50000         ?
       gpll0                          1        1        0   600000000          0     0  50000         ?
          gpll0_vote                  7        7        0   600000000          0     0  50000         ?
             blsp2_uart4_apps_clk_src       1        1        0    48000000          0     0  50000         Y
                gcc_blsp2_uart4_apps_clk       2        2        0    48000000          0     0  50000         Y
             sdcc1_apps_clk_src       0        0        0   200000000          0     0  50000         N
                gcc_sdcc1_apps_clk       0        0        0   200000000          0     0  50000         N
             sdcc2_apps_clk_src       1        1        0   100000000          0     0  50000         Y
                gcc_sdcc2_apps_clk       1        1        0   100000000          0     0  50000         Y
             mmss_gpll0_vote          1        1        0   600000000          0     0  50000         Y
                mmss_axi_clk_src       2        2        0   100000000          0     0    -22         Y
                   venus0_axi_clk       0        0        0   100000000          0     0  50000         N
                   oxilicx_axi_clk       0        0        0   100000000          0     0  50000         N
                   mmss_s0_axi_clk       2        2        0   100000000          0     0  50000         Y
                   mmss_mmssnoc_axi_clk       0        0        0   100000000          0     0  50000         Y
                   mdss_axi_clk       3        3        0   100000000          0     0  50000         Y
                   camss_vfe_vfe_axi_clk       0        0        0   100000000          0     0  50000         N
                   camss_jpeg_jpeg_axi_clk       0        0        0   100000000          0     0  50000         N
             usb_hs_system_clk_src       1        1        0    75000000          0     0    -22         Y
                gcc_usb_hs_system_clk       1        1        0    75000000          0     0  50000         Y
             ce1_clk_src              0        0        0   150000000          0     0    -22         N
                gcc_ce1_clk           0        0        0   150000000          0     0  50000         N
             blsp1_uart2_apps_clk_src       0        0        0     7372800          0     0    -22         N
                gcc_blsp1_uart2_apps_clk       0        0        0     7372800          0     0  50000         N
             blsp1_uart1_apps_clk_src       1        1        0     3686400          0     0  50000         Y
                gcc_blsp1_uart1_apps_clk       3        3        0     3686400          0     0  50000         Y
             system_noc_clk_src       0        0        0   240000000          0     0    -22         Y
                gcc_lpass_q6_axi_clk       0        0        0   240000000          0     0  50000         Y
                gcc_ce2_axi_clk       0        0        0   240000000          0     0  50000         N
                gcc_ce1_axi_clk       0        0        0   240000000          0     0  50000         N
             periph_noc_clk_src       4        4        0    85714285          0     0    -22         Y
                gcc_usb_hsic_ahb_clk       0        0        0    85714285          0     0  50000         N
                gcc_usb_hs_ahb_clk       1        1        0    85714285          0     0  50000         Y
                gcc_tsif_ahb_clk       0        0        0    85714285          0     0  50000         N
                gcc_sdcc4_ahb_clk       0        0        0    85714285          0     0  50000         N
                gcc_sdcc3_ahb_clk       0        0        0    85714285          0     0  50000         N
                gcc_sdcc2_ahb_clk       1        1        0    85714285          0     0  50000         Y
                gcc_sdcc1_ahb_clk       0        0        0    85714285          0     0  50000         N
                gcc_prng_ahb_clk       0        0        0    85714285          0     0  50000         N
                gcc_pdm_ahb_clk       0        0        0    85714285          0     0  50000         N
                gcc_blsp2_ahb_clk       2        3        0    85714285          0     0  50000         Y
                gcc_blsp1_ahb_clk       3        3        0    85714285          0     0  50000         Y
                gcc_bam_dma_ahb_clk       0        0        0    85714285          0     0  50000         N
             config_noc_clk_src       2        2        0    75000000          0     0    -22         Y
                gcc_mss_cfg_ahb_clk       1        1        0    75000000          0     0  50000         Y
                gcc_ocmem_noc_cfg_ahb_clk       0        0        0    75000000          0     0  50000         N
                gcc_mmss_noc_cfg_ahb_clk       0        0        0    75000000          0     0  50000         Y
                gcc_ce2_ahb_clk       0        0        0    75000000          0     0  50000         N
                gcc_ce1_ahb_clk       0        0        0    75000000          0     0  50000         N
                gcc_boot_rom_ahb_clk       1        1        0    75000000          0     0  50000         Y
