<stg><name>pointwise_conv2d_fix.2</name>


<trans_list>

<trans id="399" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="11" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="16" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="17" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str3, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln11"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i9 [ 0, %0 ], [ %add_ln16, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:2  %zext_ln16 = zext i9 %phi_mul to i10

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:3  %add_ln16 = add i9 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %icmp_ln16 = icmp eq i4 %out_d_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:6  %out_d = add i4 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %icmp_ln16, label %6, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
.preheader4.preheader:0  %zext_ln19 = zext i4 %out_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %SeparableConv2D_2_b_2 = getelementptr [8 x i13]* @SeparableConv2D_2_b_s, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_b_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="4">
<![CDATA[
.preheader4.preheader:2  %trunc_ln23 = trunc i4 %out_d_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:5  %buffer = load i13* %SeparableConv2D_2_b_2, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader4.preheader:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln23, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="6">
<![CDATA[
.preheader4.preheader:4  %zext_ln23 = zext i6 %shl_ln to i17

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:5  %buffer = load i13* %SeparableConv2D_2_b_2, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="13">
<![CDATA[
.preheader4.preheader:6  %sext_ln19 = sext i13 %buffer to i16

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:7  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader4:0  %out_h_0 = phi i3 [ 0, %.preheader4.preheader ], [ %out_h, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1  %icmp_ln17 = icmp eq i3 %out_h_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3  %out_h = add i3 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln17, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %zext_ln23_115 = zext i3 %out_h_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln23_115"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:1  %shl_ln23_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln23_4"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %zext_ln23_116 = zext i6 %shl_ln23_4 to i7

]]></Node>
<StgValue><ssdm name="zext_ln23_116"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3  %sub_ln23 = sub i7 %zext_ln23_116, %zext_ln23_115

]]></Node>
<StgValue><ssdm name="sub_ln23"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %out_w_0 = phi i3 [ %out_w, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln18 = icmp eq i3 %out_w_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %out_w = add i3 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln18, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="3">
<![CDATA[
:0  %zext_ln23_117 = zext i3 %out_w_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln23_117"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %add_ln23 = add i7 %sub_ln23, %zext_ln23_117

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="23" op_0_bw="7">
<![CDATA[
:2  %sext_ln23 = sext i7 %add_ln23 to i23

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %buffer_0_0 = phi i16 [ %sext_ln19, %1 ], [ %add_ln23_128, %4 ]

]]></Node>
<StgValue><ssdm name="buffer_0_0"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %in_d_0_0 = phi i16 [ 0, %1 ], [ %add_ln20, %4 ]

]]></Node>
<StgValue><ssdm name="in_d_0_0"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln20 = icmp eq i16 %in_d_0_0, 8

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln20, label %5, label %3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="23" op_0_bw="16">
<![CDATA[
:1  %zext_ln23_119 = zext i16 %in_d_0_0 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_119"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %mul_ln23 = mul i23 %zext_ln23_119, 49

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3  %add_ln23_81 = add i23 %mul_ln23, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_81"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="23">
<![CDATA[
:4  %sext_ln23_68 = sext i23 %add_ln23_81 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_68"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln23_83 = zext i32 %sext_ln23_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_83"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_83

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %or_ln20 = or i16 %in_d_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="16">
<![CDATA[
:17  %zext_ln23_120 = zext i16 %or_ln20 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_120"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="16">
<![CDATA[
:18  %zext_ln23_121 = zext i16 %or_ln20 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_121"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %mul_ln23_48 = mul i23 %zext_ln23_121, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_48"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:20  %add_ln23_83 = add i23 %mul_ln23_48, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_83"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="23">
<![CDATA[
:21  %sext_ln23_71 = sext i23 %add_ln23_83 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_71"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
:22  %zext_ln23_85 = zext i32 %sext_ln23_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_85"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_addr_79 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_85

]]></Node>
<StgValue><ssdm name="input_addr_79"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_1 = load i16* %input_addr_79, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26  %add_ln23_84 = add i17 %zext_ln23, %zext_ln23_120

]]></Node>
<StgValue><ssdm name="add_ln23_84"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="17">
<![CDATA[
:27  %zext_ln23_86 = zext i17 %add_ln23_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_86"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %SeparableConv2D_2_w_4 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_86

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_4"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="6">
<![CDATA[
:29  %SeparableConv2D_2_w_5 = load i15* %SeparableConv2D_2_w_4, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_1 = load i16* %input_addr_79, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="16">
<![CDATA[
:25  %sext_ln23_72 = sext i16 %input_load_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_72"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="6">
<![CDATA[
:29  %SeparableConv2D_2_w_5 = load i15* %SeparableConv2D_2_w_4, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_5"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="15">
<![CDATA[
:30  %sext_ln23_73 = sext i15 %SeparableConv2D_2_w_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_73"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:31  %mul_ln23_49 = mul i30 %sext_ln23_72, %sext_ln23_73

]]></Node>
<StgValue><ssdm name="mul_ln23_49"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %trunc_ln23_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_49, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %or_ln20_15 = or i16 %in_d_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln20_15"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="16">
<![CDATA[
:34  %zext_ln23_122 = zext i16 %or_ln20_15 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_122"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="16">
<![CDATA[
:35  %zext_ln23_123 = zext i16 %or_ln20_15 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_123"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %mul_ln23_50 = mul i23 %zext_ln23_123, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_50"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:37  %add_ln23_85 = add i23 %mul_ln23_50, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_85"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="23">
<![CDATA[
:38  %sext_ln23_74 = sext i23 %add_ln23_85 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_74"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="32">
<![CDATA[
:39  %zext_ln23_87 = zext i32 %sext_ln23_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_87"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_addr_80 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_87

]]></Node>
<StgValue><ssdm name="input_addr_80"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_2 = load i16* %input_addr_80, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:43  %add_ln23_86 = add i17 %zext_ln23, %zext_ln23_122

]]></Node>
<StgValue><ssdm name="add_ln23_86"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="17">
<![CDATA[
:44  %zext_ln23_88 = zext i17 %add_ln23_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_88"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %SeparableConv2D_2_w_6 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_88

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_6"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="6">
<![CDATA[
:46  %SeparableConv2D_2_w_7 = load i15* %SeparableConv2D_2_w_6, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_7"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %or_ln20_16 = or i16 %in_d_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln20_16"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="16">
<![CDATA[
:51  %zext_ln23_124 = zext i16 %or_ln20_16 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_124"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="23" op_0_bw="16">
<![CDATA[
:52  %zext_ln23_125 = zext i16 %or_ln20_16 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_125"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:53  %mul_ln23_52 = mul i23 %zext_ln23_125, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_52"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:54  %add_ln23_87 = add i23 %mul_ln23_52, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_87"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="23">
<![CDATA[
:55  %sext_ln23_77 = sext i23 %add_ln23_87 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_77"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
:56  %zext_ln23_89 = zext i32 %sext_ln23_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_89"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %input_addr_81 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_89

]]></Node>
<StgValue><ssdm name="input_addr_81"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="14">
<![CDATA[
:58  %input_load_3 = load i16* %input_addr_81, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:60  %add_ln23_88 = add i17 %zext_ln23, %zext_ln23_124

]]></Node>
<StgValue><ssdm name="add_ln23_88"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="17">
<![CDATA[
:61  %zext_ln23_90 = zext i17 %add_ln23_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_90"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %SeparableConv2D_2_w_8 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_90

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_8"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="6">
<![CDATA[
:63  %SeparableConv2D_2_w_9 = load i15* %SeparableConv2D_2_w_8, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_2 = load i16* %input_addr_80, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="30" op_0_bw="16">
<![CDATA[
:42  %sext_ln23_75 = sext i16 %input_load_2 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_75"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="6">
<![CDATA[
:46  %SeparableConv2D_2_w_7 = load i15* %SeparableConv2D_2_w_6, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_7"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="15">
<![CDATA[
:47  %sext_ln23_76 = sext i15 %SeparableConv2D_2_w_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_76"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %mul_ln23_51 = mul i30 %sext_ln23_75, %sext_ln23_76

]]></Node>
<StgValue><ssdm name="mul_ln23_51"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %trunc_ln23_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_51, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_2"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="14">
<![CDATA[
:58  %input_load_3 = load i16* %input_addr_81, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="16">
<![CDATA[
:59  %sext_ln23_78 = sext i16 %input_load_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_78"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="6">
<![CDATA[
:63  %SeparableConv2D_2_w_9 = load i15* %SeparableConv2D_2_w_8, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_9"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="30" op_0_bw="15">
<![CDATA[
:64  %sext_ln23_79 = sext i15 %SeparableConv2D_2_w_9 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_79"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:65  %mul_ln23_53 = mul i30 %sext_ln23_78, %sext_ln23_79

]]></Node>
<StgValue><ssdm name="mul_ln23_53"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66  %trunc_ln23_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_53, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_3"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %or_ln20_17 = or i16 %in_d_0_0, 4

]]></Node>
<StgValue><ssdm name="or_ln20_17"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="16">
<![CDATA[
:68  %zext_ln23_126 = zext i16 %or_ln20_17 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_126"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="16">
<![CDATA[
:69  %zext_ln23_127 = zext i16 %or_ln20_17 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_127"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:70  %mul_ln23_54 = mul i23 %zext_ln23_127, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_54"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:71  %add_ln23_89 = add i23 %mul_ln23_54, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_89"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="23">
<![CDATA[
:72  %sext_ln23_80 = sext i23 %add_ln23_89 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_80"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
:73  %zext_ln23_91 = zext i32 %sext_ln23_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_91"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %input_addr_82 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_91

]]></Node>
<StgValue><ssdm name="input_addr_82"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
:75  %input_load_4 = load i16* %input_addr_82, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:77  %add_ln23_90 = add i17 %zext_ln23, %zext_ln23_126

]]></Node>
<StgValue><ssdm name="add_ln23_90"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="17">
<![CDATA[
:78  %zext_ln23_92 = zext i17 %add_ln23_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_92"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %SeparableConv2D_2_w_10 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_92

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_10"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="6">
<![CDATA[
:80  %SeparableConv2D_2_w_11 = load i15* %SeparableConv2D_2_w_10, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_11"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %or_ln20_18 = or i16 %in_d_0_0, 5

]]></Node>
<StgValue><ssdm name="or_ln20_18"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="16">
<![CDATA[
:85  %zext_ln23_128 = zext i16 %or_ln20_18 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_128"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="23" op_0_bw="16">
<![CDATA[
:86  %zext_ln23_129 = zext i16 %or_ln20_18 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_129"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:87  %mul_ln23_56 = mul i23 %zext_ln23_129, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_56"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:88  %add_ln23_91 = add i23 %mul_ln23_56, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_91"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="23">
<![CDATA[
:89  %sext_ln23_83 = sext i23 %add_ln23_91 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_83"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="32">
<![CDATA[
:90  %zext_ln23_93 = zext i32 %sext_ln23_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_93"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %input_addr_83 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_93

]]></Node>
<StgValue><ssdm name="input_addr_83"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="14">
<![CDATA[
:92  %input_load_5 = load i16* %input_addr_83, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:94  %add_ln23_92 = add i17 %zext_ln23, %zext_ln23_128

]]></Node>
<StgValue><ssdm name="add_ln23_92"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="17">
<![CDATA[
:95  %zext_ln23_94 = zext i17 %add_ln23_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_94"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %SeparableConv2D_2_w_12 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_94

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_12"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="6">
<![CDATA[
:97  %SeparableConv2D_2_w_13 = load i15* %SeparableConv2D_2_w_12, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="16">
<![CDATA[
:0  %zext_ln23_118 = zext i16 %in_d_0_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_118"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %add_ln23_82 = add i17 %zext_ln23, %zext_ln23_118

]]></Node>
<StgValue><ssdm name="add_ln23_82"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="17">
<![CDATA[
:10  %zext_ln23_84 = zext i17 %add_ln23_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_84"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %SeparableConv2D_2_w_2 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_84

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_2"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="6">
<![CDATA[
:12  %SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_3"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
:75  %input_load_4 = load i16* %input_addr_82, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="16">
<![CDATA[
:76  %sext_ln23_81 = sext i16 %input_load_4 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_81"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="6">
<![CDATA[
:80  %SeparableConv2D_2_w_11 = load i15* %SeparableConv2D_2_w_10, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_11"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="30" op_0_bw="15">
<![CDATA[
:81  %sext_ln23_82 = sext i15 %SeparableConv2D_2_w_11 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_82"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:82  %mul_ln23_55 = mul i30 %sext_ln23_81, %sext_ln23_82

]]></Node>
<StgValue><ssdm name="mul_ln23_55"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %trunc_ln23_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_55, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_4"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="14">
<![CDATA[
:92  %input_load_5 = load i16* %input_addr_83, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="30" op_0_bw="16">
<![CDATA[
:93  %sext_ln23_84 = sext i16 %input_load_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_84"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="6">
<![CDATA[
:97  %SeparableConv2D_2_w_13 = load i15* %SeparableConv2D_2_w_12, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_13"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="30" op_0_bw="15">
<![CDATA[
:98  %sext_ln23_85 = sext i15 %SeparableConv2D_2_w_13 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_85"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:99  %mul_ln23_57 = mul i30 %sext_ln23_84, %sext_ln23_85

]]></Node>
<StgValue><ssdm name="mul_ln23_57"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:100  %trunc_ln23_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_57, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_5"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %or_ln20_19 = or i16 %in_d_0_0, 6

]]></Node>
<StgValue><ssdm name="or_ln20_19"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="16">
<![CDATA[
:102  %zext_ln23_130 = zext i16 %or_ln20_19 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_130"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="16">
<![CDATA[
:103  %zext_ln23_131 = zext i16 %or_ln20_19 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_131"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:104  %mul_ln23_58 = mul i23 %zext_ln23_131, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_58"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:105  %add_ln23_93 = add i23 %mul_ln23_58, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_93"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="23">
<![CDATA[
:106  %sext_ln23_86 = sext i23 %add_ln23_93 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_86"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="32">
<![CDATA[
:107  %zext_ln23_95 = zext i32 %sext_ln23_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_95"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %input_addr_84 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_95

]]></Node>
<StgValue><ssdm name="input_addr_84"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="14">
<![CDATA[
:109  %input_load_6 = load i16* %input_addr_84, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:111  %add_ln23_94 = add i17 %zext_ln23, %zext_ln23_130

]]></Node>
<StgValue><ssdm name="add_ln23_94"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="17">
<![CDATA[
:112  %zext_ln23_96 = zext i17 %add_ln23_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_96"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %SeparableConv2D_2_w_14 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_96

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_14"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="6">
<![CDATA[
:114  %SeparableConv2D_2_w_15 = load i15* %SeparableConv2D_2_w_14, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_15"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %or_ln20_20 = or i16 %in_d_0_0, 7

]]></Node>
<StgValue><ssdm name="or_ln20_20"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="16">
<![CDATA[
:119  %zext_ln23_132 = zext i16 %or_ln20_20 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_132"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="23" op_0_bw="16">
<![CDATA[
:120  %zext_ln23_133 = zext i16 %or_ln20_20 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_133"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:121  %mul_ln23_60 = mul i23 %zext_ln23_133, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_60"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:122  %add_ln23_95 = add i23 %mul_ln23_60, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_95"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="23">
<![CDATA[
:123  %sext_ln23_89 = sext i23 %add_ln23_95 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_89"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
:124  %zext_ln23_97 = zext i32 %sext_ln23_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_97"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %input_addr_85 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_97

]]></Node>
<StgValue><ssdm name="input_addr_85"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="14">
<![CDATA[
:126  %input_load_7 = load i16* %input_addr_85, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:128  %add_ln23_96 = add i17 %zext_ln23, %zext_ln23_132

]]></Node>
<StgValue><ssdm name="add_ln23_96"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="17">
<![CDATA[
:129  %zext_ln23_98 = zext i17 %add_ln23_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_98"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %SeparableConv2D_2_w_16 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_98

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_16"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="15" op_0_bw="6">
<![CDATA[
:131  %SeparableConv2D_2_w_17 = load i15* %SeparableConv2D_2_w_16, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_17"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %add_ln23_98 = add i16 %trunc_ln23_4, %trunc_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln23_98"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="16">
<![CDATA[
:8  %sext_ln23_69 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_69"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="6">
<![CDATA[
:12  %SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_3"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="15">
<![CDATA[
:13  %sext_ln23_70 = sext i15 %SeparableConv2D_2_w_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_70"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %mul_ln23_47 = mul i30 %sext_ln23_69, %sext_ln23_70

]]></Node>
<StgValue><ssdm name="mul_ln23_47"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_47, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="14">
<![CDATA[
:109  %input_load_6 = load i16* %input_addr_84, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="30" op_0_bw="16">
<![CDATA[
:110  %sext_ln23_87 = sext i16 %input_load_6 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_87"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="6">
<![CDATA[
:114  %SeparableConv2D_2_w_15 = load i15* %SeparableConv2D_2_w_14, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_15"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="30" op_0_bw="15">
<![CDATA[
:115  %sext_ln23_88 = sext i15 %SeparableConv2D_2_w_15 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_88"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:116  %mul_ln23_59 = mul i30 %sext_ln23_87, %sext_ln23_88

]]></Node>
<StgValue><ssdm name="mul_ln23_59"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:117  %trunc_ln23_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_59, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_6"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="14">
<![CDATA[
:126  %input_load_7 = load i16* %input_addr_85, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="30" op_0_bw="16">
<![CDATA[
:127  %sext_ln23_90 = sext i16 %input_load_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_90"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="15" op_0_bw="6">
<![CDATA[
:131  %SeparableConv2D_2_w_17 = load i15* %SeparableConv2D_2_w_16, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_17"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="30" op_0_bw="15">
<![CDATA[
:132  %sext_ln23_91 = sext i15 %SeparableConv2D_2_w_17 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_91"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:133  %mul_ln23_61 = mul i30 %sext_ln23_90, %sext_ln23_91

]]></Node>
<StgValue><ssdm name="mul_ln23_61"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:134  %trunc_ln23_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_61, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_7"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %add_ln23_97 = add i16 %trunc_ln23_5, %trunc_ln23_6

]]></Node>
<StgValue><ssdm name="add_ln23_97"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137  %add_ln23_99 = add i16 %add_ln23_98, %add_ln23_97

]]></Node>
<StgValue><ssdm name="add_ln23_99"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:139  %add_ln23_101 = add i16 %trunc_ln23_1, %trunc_ln23_7

]]></Node>
<StgValue><ssdm name="add_ln23_101"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %add_ln23_102 = add i16 %add_ln23_101, %trunc_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln23_102"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="220" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  %add_ln23_100 = add i16 %trunc_ln, %buffer_0_0

]]></Node>
<StgValue><ssdm name="add_ln23_100"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %add_ln23_103 = add i16 %add_ln23_102, %add_ln23_100

]]></Node>
<StgValue><ssdm name="add_ln23_103"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %add_ln23_104 = add i16 %add_ln23_103, %add_ln23_99

]]></Node>
<StgValue><ssdm name="add_ln23_104"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %or_ln20_21 = or i16 %in_d_0_0, 8

]]></Node>
<StgValue><ssdm name="or_ln20_21"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  %icmp_ln20_2 = icmp eq i16 %or_ln20_21, 8

]]></Node>
<StgValue><ssdm name="icmp_ln20_2"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:145  br i1 %icmp_ln20_2, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="16">
<![CDATA[
:0  %zext_ln23_134 = zext i16 %or_ln20_21 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_134"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="23" op_0_bw="16">
<![CDATA[
:1  %zext_ln23_135 = zext i16 %or_ln20_21 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_135"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %mul_ln23_62 = mul i23 %zext_ln23_135, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_62"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3  %add_ln23_105 = add i23 %mul_ln23_62, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_105"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="23">
<![CDATA[
:4  %sext_ln23_92 = sext i23 %add_ln23_105 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_92"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln23_99 = zext i32 %sext_ln23_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_99"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr_86 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_99

]]></Node>
<StgValue><ssdm name="input_addr_86"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load_8 = load i16* %input_addr_86, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %add_ln23_106 = add i17 %zext_ln23, %zext_ln23_134

]]></Node>
<StgValue><ssdm name="add_ln23_106"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="17">
<![CDATA[
:10  %zext_ln23_100 = zext i17 %add_ln23_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_100"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %SeparableConv2D_2_w_18 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_100

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_18"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="6">
<![CDATA[
:12  %SeparableConv2D_2_w_19 = load i15* %SeparableConv2D_2_w_18, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_19"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %or_ln20_22 = or i16 %in_d_0_0, 9

]]></Node>
<StgValue><ssdm name="or_ln20_22"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="17" op_0_bw="16">
<![CDATA[
:17  %zext_ln23_136 = zext i16 %or_ln20_22 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_136"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="23" op_0_bw="16">
<![CDATA[
:18  %zext_ln23_137 = zext i16 %or_ln20_22 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_137"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %mul_ln23_64 = mul i23 %zext_ln23_137, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_64"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:20  %add_ln23_107 = add i23 %mul_ln23_64, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_107"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="23">
<![CDATA[
:21  %sext_ln23_95 = sext i23 %add_ln23_107 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_95"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
:22  %zext_ln23_101 = zext i32 %sext_ln23_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_101"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_addr_87 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_101

]]></Node>
<StgValue><ssdm name="input_addr_87"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_9 = load i16* %input_addr_87, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26  %add_ln23_108 = add i17 %zext_ln23, %zext_ln23_136

]]></Node>
<StgValue><ssdm name="add_ln23_108"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="17">
<![CDATA[
:27  %zext_ln23_102 = zext i17 %add_ln23_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_102"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %SeparableConv2D_2_w_20 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_102

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_20"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="6">
<![CDATA[
:29  %SeparableConv2D_2_w_21 = load i15* %SeparableConv2D_2_w_20, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_21"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="7">
<![CDATA[
:5  %sext_ln30 = sext i7 %add_ln23 to i10

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln30 = add i10 %sext_ln30, %zext_ln16

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="253" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load_8 = load i16* %input_addr_86, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="16">
<![CDATA[
:8  %sext_ln23_93 = sext i16 %input_load_8 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_93"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="6">
<![CDATA[
:12  %SeparableConv2D_2_w_19 = load i15* %SeparableConv2D_2_w_18, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_19"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="30" op_0_bw="15">
<![CDATA[
:13  %sext_ln23_94 = sext i15 %SeparableConv2D_2_w_19 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_94"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %mul_ln23_63 = mul i30 %sext_ln23_93, %sext_ln23_94

]]></Node>
<StgValue><ssdm name="mul_ln23_63"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln23_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_63, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_8"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_9 = load i16* %input_addr_87, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="30" op_0_bw="16">
<![CDATA[
:25  %sext_ln23_96 = sext i16 %input_load_9 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_96"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="6">
<![CDATA[
:29  %SeparableConv2D_2_w_21 = load i15* %SeparableConv2D_2_w_20, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_21"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="30" op_0_bw="15">
<![CDATA[
:30  %sext_ln23_97 = sext i15 %SeparableConv2D_2_w_21 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_97"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:31  %mul_ln23_65 = mul i30 %sext_ln23_96, %sext_ln23_97

]]></Node>
<StgValue><ssdm name="mul_ln23_65"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %trunc_ln23_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_65, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_9"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %or_ln20_23 = or i16 %in_d_0_0, 10

]]></Node>
<StgValue><ssdm name="or_ln20_23"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="17" op_0_bw="16">
<![CDATA[
:34  %zext_ln23_138 = zext i16 %or_ln20_23 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_138"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="23" op_0_bw="16">
<![CDATA[
:35  %zext_ln23_139 = zext i16 %or_ln20_23 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_139"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %mul_ln23_66 = mul i23 %zext_ln23_139, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_66"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:37  %add_ln23_109 = add i23 %mul_ln23_66, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_109"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="23">
<![CDATA[
:38  %sext_ln23_98 = sext i23 %add_ln23_109 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_98"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="32">
<![CDATA[
:39  %zext_ln23_103 = zext i32 %sext_ln23_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_103"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_addr_88 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_103

]]></Node>
<StgValue><ssdm name="input_addr_88"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_10 = load i16* %input_addr_88, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:43  %add_ln23_110 = add i17 %zext_ln23, %zext_ln23_138

]]></Node>
<StgValue><ssdm name="add_ln23_110"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="17">
<![CDATA[
:44  %zext_ln23_104 = zext i17 %add_ln23_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_104"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %SeparableConv2D_2_w_22 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_104

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_22"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="15" op_0_bw="6">
<![CDATA[
:46  %SeparableConv2D_2_w_23 = load i15* %SeparableConv2D_2_w_22, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_23"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %or_ln20_24 = or i16 %in_d_0_0, 11

]]></Node>
<StgValue><ssdm name="or_ln20_24"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="17" op_0_bw="16">
<![CDATA[
:51  %zext_ln23_140 = zext i16 %or_ln20_24 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_140"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="23" op_0_bw="16">
<![CDATA[
:52  %zext_ln23_141 = zext i16 %or_ln20_24 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_141"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:53  %mul_ln23_68 = mul i23 %zext_ln23_141, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_68"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:54  %add_ln23_111 = add i23 %mul_ln23_68, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_111"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="23">
<![CDATA[
:55  %sext_ln23_101 = sext i23 %add_ln23_111 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_101"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="32">
<![CDATA[
:56  %zext_ln23_105 = zext i32 %sext_ln23_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_105"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %input_addr_89 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_105

]]></Node>
<StgValue><ssdm name="input_addr_89"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="14">
<![CDATA[
:58  %input_load_11 = load i16* %input_addr_89, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:60  %add_ln23_112 = add i17 %zext_ln23, %zext_ln23_140

]]></Node>
<StgValue><ssdm name="add_ln23_112"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="17">
<![CDATA[
:61  %zext_ln23_106 = zext i17 %add_ln23_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_106"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %SeparableConv2D_2_w_24 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_106

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_24"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="6">
<![CDATA[
:63  %SeparableConv2D_2_w_25 = load i15* %SeparableConv2D_2_w_24, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_25"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %add_ln23_121 = add i16 %add_ln23_104, %trunc_ln23_8

]]></Node>
<StgValue><ssdm name="add_ln23_121"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="292" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_10 = load i16* %input_addr_88, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="30" op_0_bw="16">
<![CDATA[
:42  %sext_ln23_99 = sext i16 %input_load_10 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_99"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="15" op_0_bw="6">
<![CDATA[
:46  %SeparableConv2D_2_w_23 = load i15* %SeparableConv2D_2_w_22, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_23"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="15">
<![CDATA[
:47  %sext_ln23_100 = sext i15 %SeparableConv2D_2_w_23 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_100"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %mul_ln23_67 = mul i30 %sext_ln23_99, %sext_ln23_100

]]></Node>
<StgValue><ssdm name="mul_ln23_67"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %trunc_ln23_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_67, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_10"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="14">
<![CDATA[
:58  %input_load_11 = load i16* %input_addr_89, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="30" op_0_bw="16">
<![CDATA[
:59  %sext_ln23_102 = sext i16 %input_load_11 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_102"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="6">
<![CDATA[
:63  %SeparableConv2D_2_w_25 = load i15* %SeparableConv2D_2_w_24, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_25"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="30" op_0_bw="15">
<![CDATA[
:64  %sext_ln23_103 = sext i15 %SeparableConv2D_2_w_25 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_103"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:65  %mul_ln23_69 = mul i30 %sext_ln23_102, %sext_ln23_103

]]></Node>
<StgValue><ssdm name="mul_ln23_69"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66  %trunc_ln23_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_69, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_11"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %or_ln20_25 = or i16 %in_d_0_0, 12

]]></Node>
<StgValue><ssdm name="or_ln20_25"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="17" op_0_bw="16">
<![CDATA[
:68  %zext_ln23_142 = zext i16 %or_ln20_25 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_142"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="23" op_0_bw="16">
<![CDATA[
:69  %zext_ln23_143 = zext i16 %or_ln20_25 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_143"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:70  %mul_ln23_70 = mul i23 %zext_ln23_143, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_70"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:71  %add_ln23_113 = add i23 %mul_ln23_70, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_113"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="23">
<![CDATA[
:72  %sext_ln23_104 = sext i23 %add_ln23_113 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_104"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
:73  %zext_ln23_107 = zext i32 %sext_ln23_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_107"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %input_addr_90 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_107

]]></Node>
<StgValue><ssdm name="input_addr_90"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="14">
<![CDATA[
:75  %input_load_12 = load i16* %input_addr_90, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:77  %add_ln23_114 = add i17 %zext_ln23, %zext_ln23_142

]]></Node>
<StgValue><ssdm name="add_ln23_114"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="17">
<![CDATA[
:78  %zext_ln23_108 = zext i17 %add_ln23_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_108"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %SeparableConv2D_2_w_26 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_108

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_26"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="15" op_0_bw="6">
<![CDATA[
:80  %SeparableConv2D_2_w_27 = load i15* %SeparableConv2D_2_w_26, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_27"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %or_ln20_26 = or i16 %in_d_0_0, 13

]]></Node>
<StgValue><ssdm name="or_ln20_26"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="17" op_0_bw="16">
<![CDATA[
:85  %zext_ln23_144 = zext i16 %or_ln20_26 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_144"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="23" op_0_bw="16">
<![CDATA[
:86  %zext_ln23_145 = zext i16 %or_ln20_26 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_145"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:87  %mul_ln23_72 = mul i23 %zext_ln23_145, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_72"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:88  %add_ln23_115 = add i23 %mul_ln23_72, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_115"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="23">
<![CDATA[
:89  %sext_ln23_107 = sext i23 %add_ln23_115 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_107"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="32">
<![CDATA[
:90  %zext_ln23_109 = zext i32 %sext_ln23_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_109"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %input_addr_91 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_109

]]></Node>
<StgValue><ssdm name="input_addr_91"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="14">
<![CDATA[
:92  %input_load_13 = load i16* %input_addr_91, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:94  %add_ln23_116 = add i17 %zext_ln23, %zext_ln23_144

]]></Node>
<StgValue><ssdm name="add_ln23_116"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="17">
<![CDATA[
:95  %zext_ln23_110 = zext i17 %add_ln23_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_110"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %SeparableConv2D_2_w_28 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_110

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_28"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="15" op_0_bw="6">
<![CDATA[
:97  %SeparableConv2D_2_w_29 = load i15* %SeparableConv2D_2_w_28, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_29"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %add_ln23_122 = add i16 %trunc_ln23_9, %trunc_ln23_10

]]></Node>
<StgValue><ssdm name="add_ln23_122"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137  %add_ln23_123 = add i16 %add_ln23_122, %add_ln23_121

]]></Node>
<StgValue><ssdm name="add_ln23_123"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="332" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="14">
<![CDATA[
:75  %input_load_12 = load i16* %input_addr_90, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="30" op_0_bw="16">
<![CDATA[
:76  %sext_ln23_105 = sext i16 %input_load_12 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_105"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="15" op_0_bw="6">
<![CDATA[
:80  %SeparableConv2D_2_w_27 = load i15* %SeparableConv2D_2_w_26, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_27"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="30" op_0_bw="15">
<![CDATA[
:81  %sext_ln23_106 = sext i15 %SeparableConv2D_2_w_27 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_106"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:82  %mul_ln23_71 = mul i30 %sext_ln23_105, %sext_ln23_106

]]></Node>
<StgValue><ssdm name="mul_ln23_71"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %trunc_ln23_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_71, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_12"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="14">
<![CDATA[
:92  %input_load_13 = load i16* %input_addr_91, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="30" op_0_bw="16">
<![CDATA[
:93  %sext_ln23_108 = sext i16 %input_load_13 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_108"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="15" op_0_bw="6">
<![CDATA[
:97  %SeparableConv2D_2_w_29 = load i15* %SeparableConv2D_2_w_28, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_29"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="30" op_0_bw="15">
<![CDATA[
:98  %sext_ln23_109 = sext i15 %SeparableConv2D_2_w_29 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_109"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:99  %mul_ln23_73 = mul i30 %sext_ln23_108, %sext_ln23_109

]]></Node>
<StgValue><ssdm name="mul_ln23_73"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:100  %trunc_ln23_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_73, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_13"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %or_ln20_27 = or i16 %in_d_0_0, 14

]]></Node>
<StgValue><ssdm name="or_ln20_27"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="17" op_0_bw="16">
<![CDATA[
:102  %zext_ln23_146 = zext i16 %or_ln20_27 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_146"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="23" op_0_bw="16">
<![CDATA[
:103  %zext_ln23_147 = zext i16 %or_ln20_27 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_147"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:104  %mul_ln23_74 = mul i23 %zext_ln23_147, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_74"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:105  %add_ln23_117 = add i23 %mul_ln23_74, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_117"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="23">
<![CDATA[
:106  %sext_ln23_110 = sext i23 %add_ln23_117 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_110"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="32">
<![CDATA[
:107  %zext_ln23_111 = zext i32 %sext_ln23_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_111"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %input_addr_92 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_111

]]></Node>
<StgValue><ssdm name="input_addr_92"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="14">
<![CDATA[
:109  %input_load_14 = load i16* %input_addr_92, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:111  %add_ln23_118 = add i17 %zext_ln23, %zext_ln23_146

]]></Node>
<StgValue><ssdm name="add_ln23_118"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="17">
<![CDATA[
:112  %zext_ln23_112 = zext i17 %add_ln23_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_112"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %SeparableConv2D_2_w_30 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_112

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_30"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="6">
<![CDATA[
:114  %SeparableConv2D_2_w_31 = load i15* %SeparableConv2D_2_w_30, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_31"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %or_ln20_28 = or i16 %in_d_0_0, 15

]]></Node>
<StgValue><ssdm name="or_ln20_28"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="17" op_0_bw="16">
<![CDATA[
:119  %zext_ln23_148 = zext i16 %or_ln20_28 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_148"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="23" op_0_bw="16">
<![CDATA[
:120  %zext_ln23_149 = zext i16 %or_ln20_28 to i23

]]></Node>
<StgValue><ssdm name="zext_ln23_149"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:121  %mul_ln23_76 = mul i23 %zext_ln23_149, 49

]]></Node>
<StgValue><ssdm name="mul_ln23_76"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:122  %add_ln23_119 = add i23 %mul_ln23_76, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_119"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="23">
<![CDATA[
:123  %sext_ln23_113 = sext i23 %add_ln23_119 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_113"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="32">
<![CDATA[
:124  %zext_ln23_113 = zext i32 %sext_ln23_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_113"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %input_addr_93 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_113

]]></Node>
<StgValue><ssdm name="input_addr_93"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="14">
<![CDATA[
:126  %input_load_15 = load i16* %input_addr_93, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:128  %add_ln23_120 = add i17 %zext_ln23, %zext_ln23_148

]]></Node>
<StgValue><ssdm name="add_ln23_120"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="17">
<![CDATA[
:129  %zext_ln23_114 = zext i17 %add_ln23_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_114"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %SeparableConv2D_2_w_32 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln23_114

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_32"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="15" op_0_bw="6">
<![CDATA[
:131  %SeparableConv2D_2_w_33 = load i15* %SeparableConv2D_2_w_32, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_33"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  %add_ln23_124 = add i16 %trunc_ln23_11, %trunc_ln23_12

]]></Node>
<StgValue><ssdm name="add_ln23_124"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %add_ln20 = add i16 %in_d_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="372" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="14">
<![CDATA[
:109  %input_load_14 = load i16* %input_addr_92, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="30" op_0_bw="16">
<![CDATA[
:110  %sext_ln23_111 = sext i16 %input_load_14 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_111"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="6">
<![CDATA[
:114  %SeparableConv2D_2_w_31 = load i15* %SeparableConv2D_2_w_30, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_31"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="30" op_0_bw="15">
<![CDATA[
:115  %sext_ln23_112 = sext i15 %SeparableConv2D_2_w_31 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_112"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:116  %mul_ln23_75 = mul i30 %sext_ln23_111, %sext_ln23_112

]]></Node>
<StgValue><ssdm name="mul_ln23_75"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:117  %trunc_ln23_14 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_75, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_14"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="14">
<![CDATA[
:126  %input_load_15 = load i16* %input_addr_93, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="30" op_0_bw="16">
<![CDATA[
:127  %sext_ln23_114 = sext i16 %input_load_15 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_114"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="15" op_0_bw="6">
<![CDATA[
:131  %SeparableConv2D_2_w_33 = load i15* %SeparableConv2D_2_w_32, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_33"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="30" op_0_bw="15">
<![CDATA[
:132  %sext_ln23_115 = sext i15 %SeparableConv2D_2_w_33 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_115"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:133  %mul_ln23_77 = mul i30 %sext_ln23_114, %sext_ln23_115

]]></Node>
<StgValue><ssdm name="mul_ln23_77"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:134  %trunc_ln23_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_77, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_s"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:139  %add_ln23_125 = add i16 %trunc_ln23_14, %trunc_ln23_s

]]></Node>
<StgValue><ssdm name="add_ln23_125"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %add_ln23_126 = add i16 %add_ln23_125, %trunc_ln23_13

]]></Node>
<StgValue><ssdm name="add_ln23_126"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="386" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %add_ln23_127 = add i16 %add_ln23_126, %add_ln23_124

]]></Node>
<StgValue><ssdm name="add_ln23_127"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %add_ln23_128 = add i16 %add_ln23_127, %add_ln23_123

]]></Node>
<StgValue><ssdm name="add_ln23_128"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:144  br label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %buffer_0_lcssa = phi i16 [ %buffer_0_0, %2 ], [ %add_ln23_104, %3 ]

]]></Node>
<StgValue><ssdm name="buffer_0_lcssa"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="16">
<![CDATA[
:1  %trunc_ln27 = trunc i16 %buffer_0_lcssa to i15

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer_0_lcssa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:3  %select_ln27 = select i1 %tmp, i15 0, i15 %trunc_ln27

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="15">
<![CDATA[
:4  %zext_ln27 = zext i15 %select_ln27 to i16

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="10">
<![CDATA[
:7  %sext_ln30_2 = sext i10 %add_ln30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln30_2"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="32">
<![CDATA[
:8  %zext_ln30 = zext i32 %sext_ln30_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %zext_ln27, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
