Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto fa80b10cea084b8aaf2fc59214d4069c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port aluCtr [C:/Users/guzy0/control/control.srcs/sim_1/new/topsim.v:32]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port aluop [C:/Users/guzy0/control/control.srcs/sources_1/new/top.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
