
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter MAN_tester bound to: 1'b0 
	Parameter AUTO_tester bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_14' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/pipeline_14.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_14' (1#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (2#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (3#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_tester_1' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/alu_tester_1.v:7]
	Parameter WAITA_control bound to: 2'b00 
	Parameter WAITB_control bound to: 2'b01 
	Parameter WAITALUFN_control bound to: 2'b10 
	Parameter GETRESULT_control bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'alu_7' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_18' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparator_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparator_18.v:21]
INFO: [Synth 8-6155] done synthesizing module 'comparator_18' (4#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparator_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_19' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adder_19.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adder_19.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_19' (5#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adder_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_20' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifter_20.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifter_20.v:26]
INFO: [Synth 8-6155] done synthesizing module 'shifter_20' (6#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifter_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_21' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux2_23' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/mux2_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux2_23' (7#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/mux2_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_21' (8#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/boolean_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_22' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multiplier_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_22' (9#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multiplier_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_7' (10#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_tester_1' (11#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/alu_tester_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'auto_tester_2' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/auto_tester_2.v:7]
	Parameter IDLE_state bound to: 3'b000 
	Parameter ADDER_state bound to: 3'b001 
	Parameter COMPARATOR_state bound to: 3'b010 
	Parameter BOOLEAN_state bound to: 3'b011 
	Parameter SHIFTER_state bound to: 3'b100 
	Parameter MULTIPLIER_state bound to: 3'b101 
	Parameter ERROR_state bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'adderTester_8' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adderTester_8.v:7]
	Parameter IDLE_state bound to: 2'b00 
	Parameter TESTING_state bound to: 2'b01 
	Parameter PASS_state bound to: 2'b10 
	Parameter FAIL_state bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adderTester_8.v:64]
INFO: [Synth 8-6155] done synthesizing module 'adderTester_8' (12#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/adderTester_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparatorTester_9' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparatorTester_9.v:7]
	Parameter IDLE_state bound to: 2'b00 
	Parameter TEST_state bound to: 2'b01 
	Parameter PASS_state bound to: 2'b10 
	Parameter FAIL_state bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparatorTester_9.v:85]
INFO: [Synth 8-6155] done synthesizing module 'comparatorTester_9' (13#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/comparatorTester_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'booleanTester_10' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/booleanTester_10.v:7]
	Parameter IDLE_state bound to: 2'b00 
	Parameter TEST_state bound to: 2'b01 
	Parameter PASS_state bound to: 2'b10 
	Parameter FAIL_state bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/booleanTester_10.v:58]
INFO: [Synth 8-6155] done synthesizing module 'booleanTester_10' (14#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/booleanTester_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifterTester_11' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifterTester_11.v:7]
	Parameter IDLE_currentstate bound to: 2'b00 
	Parameter TEST_currentstate bound to: 2'b01 
	Parameter PASS_currentstate bound to: 2'b10 
	Parameter FAIL_currentstate bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifterTester_11.v:59]
INFO: [Synth 8-6155] done synthesizing module 'shifterTester_11' (15#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/shifterTester_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplierTester_12' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multiplierTester_12.v:7]
	Parameter IDLE_state bound to: 2'b00 
	Parameter TEST_state bound to: 2'b01 
	Parameter PASS_state bound to: 2'b10 
	Parameter FAIL_state bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'multiplierTester_12' (16#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multiplierTester_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'errorTester_13' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/errorTester_13.v:7]
	Parameter IDLE_state bound to: 2'b00 
	Parameter TEST_state bound to: 2'b01 
	Parameter PASS_state bound to: 2'b10 
	Parameter FAIL_state bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'errorTester_13' (17#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/errorTester_13.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/auto_tester_2.v:94]
INFO: [Synth 8-6155] done synthesizing module 'auto_tester_2' (18#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/auto_tester_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_5' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_15' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/counter_15.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (19#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_16' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/seven_seg_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_16' (20#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/seven_seg_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_17' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/decoder_17.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_17' (21#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/decoder_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_5' (22#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_6' [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_6' (23#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/reset_conditioner_6.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/au_top_0.v:134]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/au_top_0.v:155]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (24#1) [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 999.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'adderTester_8'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'comparatorTester_9'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'booleanTester_10'
INFO: [Synth 8-802] inferred FSM for state register 'M_currentstate_q_reg' in module 'shifterTester_11'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'multiplierTester_12'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'errorTester_13'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'auto_tester_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
           TESTING_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'adderTester_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'comparatorTester_9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'booleanTester_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       IDLE_currentstate |                               00 |                               00
       TEST_currentstate |                               01 |                               01
       FAIL_currentstate |                               10 |                               11
       PASS_currentstate |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_currentstate_q_reg' using encoding 'sequential' in module 'shifterTester_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'multiplierTester_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                               00 |                               00
              TEST_state |                               01 |                               01
              PASS_state |                               10 |                               10
              FAIL_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'errorTester_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                          0000001 |                              000
             ADDER_state |                          0000010 |                              001
        COMPARATOR_state |                          0000100 |                              010
           BOOLEAN_state |                          0001000 |                              011
           SHIFTER_state |                          0010000 |                              100
        MULTIPLIER_state |                          0100000 |                              101
             ERROR_state |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'one-hot' in module 'auto_tester_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 17    
	   4 Input   16 Bit        Muxes := 12    
	  14 Input   16 Bit        Muxes := 2     
	  15 Input   16 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 4     
	   7 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   4 Input    6 Bit        Muxes := 2     
	  10 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	  10 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	  15 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 150   
	  14 Input    2 Bit        Muxes := 1     
	  26 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	  15 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 57    
	   4 Input    1 Bit        Muxes := 17    
	  14 Input    1 Bit        Muxes := 1     
	  26 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
DSP Report: Generating DSP manual/aluunit/mult/out0, operation Mode is: A2*B2.
DSP Report: register manual/M_inputB_q_reg is absorbed into DSP manual/aluunit/mult/out0.
DSP Report: register manual/M_inputA_q_reg is absorbed into DSP manual/aluunit/mult/out0.
DSP Report: operator manual/aluunit/mult/out0 is absorbed into DSP manual/aluunit/mult/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 999.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------+--------------+---------------+----------------+
|Module Name        | RTL Object   | Depth x Width | Implemented As | 
+-------------------+--------------+---------------+----------------+
|comparatorTester_9 | M_ad_b       | 32x4          | LUT            | 
|comparatorTester_9 | M_ad_a       | 32x4          | LUT            | 
|comparatorTester_9 | M_cmp_alufn1 | 32x1          | LUT            | 
|comparatorTester_9 | M_cmp_alufn2 | 32x1          | LUT            | 
|comparatorTester_9 | M_ad_b       | 32x4          | LUT            | 
|comparatorTester_9 | M_ad_a       | 32x4          | LUT            | 
|comparatorTester_9 | M_cmp_alufn1 | 32x1          | LUT            | 
|comparatorTester_9 | M_cmp_alufn2 | 32x1          | LUT            | 
+-------------------+--------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_22 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_22 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|au_top_0      | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1009.344 ; gain = 9.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1091.676 ; gain = 91.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    45|
|3     |DSP48E1 |     3|
|5     |LUT1    |    18|
|6     |LUT2    |   134|
|7     |LUT3    |    76|
|8     |LUT4    |    73|
|9     |LUT5    |    90|
|10    |LUT6    |   282|
|11    |MUXF7   |    10|
|12    |FDRE    |   216|
|13    |FDSE    |     5|
|14    |IBUF    |    23|
|15    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1092.730 ; gain = 92.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1092.730 ; gain = 92.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1104.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1104.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1104.484 ; gain = 104.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/shubh/Documents/GitHub/fpga-16-bit-alu/alu/source/senior/work/vivado/senior/senior.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 16:24:20 2022...
