aspect of device physics or the experimental data 
analysis. In the first year, we will have three items 
to be carried out: (i) construction of a non-
equilibrium 2-D nanoFETs channel backscattering 
framework, where higher-orders physical effects, 
greatly ignored before in the case of long channel 
counterparts, will be systematically treated and 
therefore incorporated, such as quantum confinement, 
carrier degeneracy, velocity overshoot, source-
channel interface bottleneck, tunneling across the 
non-equilibrium source-channel barrier, long-range 
Coulomb interactions, etc； (ii) modification or 
refining of the non-equilibrium 2-D nanoFETs channel 
backscattering framework with the accuracy of 10-nm 
channel length and below, which will be done with the 
purchased Monte Carlo device simulators and 
fabricated device test-key to find out underlying 
backscattering coefficients and injection velocity 
over the barrier as a function of the device 
structural parameters, material physical parameters, 
operating biases and temperatures； and (iii) writing 
and debugging of a Schrodinger-Poisson equation self-
consistent solver for the direction normal to the 
channel of 1-D nanowire FET and we can 
straightforwardly change some parameters as required 
for the next year proposal. In the second year, we 
will have three items to be carried out: (i) 
construction of a non-equilibrium  channel 
backscattering framework； (ii) modification or 
refining of the non-equilibrium channel 
backscattering framework with the accuracy of 10-nm 
channel length and below； and (iii) in-depth study 
of the 2-D non-equilibrium nanoFETs backscattering 
issue. Finally, in the third year, three main items 
will be addressed: (i) continuing further 
investigation of 1-D/2-D non-equilibrium nanoFETs 
backscattering issues； (ii) more produced 
microscopic physical phenomena by executing the 
purchased Monte Carlo device simulators； and (iii) 
practical demonstrations of the 1-D/2-D non-
equilibrium nanoFETs backscattering framework. 
 1 
行政院國家科學委員會補助專題研究計畫 期末報告 
※※※※※※※※※※※※※※※※※※※※※※                                                                                            
適用於通道特性長度低至十奈米左右之一維及二維奈米場效
電晶體的非平衡通道背向散射模式架構       
※※※※※※※※※※※※※※※※※※※※※※※ 
 
計畫類別：■ 個別型計畫  □整合型計畫 
計畫編號：NSC 98-2221-E-009-164- MY3 
執行期間： 98/08/01 ~ 101/07/31  
 
計畫主持人：陳明哲 
計畫參與人員：李建志，李韋漢，張立鳴，光心君，黃怡惠，葉婷銜，
陳宛勵，李致葳 
 
 
 
 
 
 
 
 
 
 
執行單位：國立交通大學電子工程學系及電子研究所 
 
                     中 華 民 國 101 年 10 月 30 日 
 3 
overshoot, source-channel interface 
bottleneck, tunneling across the 
non-equilibrium source-channel barrier, 
long-range Coulomb interactions, etc; (ii) 
modification or refining of the 
non-equilibrium 2-D nanoFETs channel 
backscattering framework with the accuracy 
of 10-nm channel length and below, which 
will be done with the purchased Monte Carlo 
device simulators and fabricated device 
test-key to find out underlying backscattering 
coefficients and injection velocity over the 
barrier as a function of the device structural 
parameters, material physical parameters, 
operating biases and temperatures; and (iii) 
writing and debugging of a 
Schrodinger-Poisson equation self-consistent 
solver for the direction normal to the channel 
of 1-D nanowire FET and we can 
straightforwardly change some parameters as 
required for the next year proposal. In the 
second year, we will have three items to be 
carried out: (i) construction of a 
non-equilibrium 1-D nanoFETs channel 
backscattering framework, where 
higher-orders physical effects will be 
incorporated, such as quantum confinement, 
carrier degeneracy, velocity overshoot, 
source-channel interface bottleneck, 
tunneling across the non-equilibrium 
source-channel barrier, long-range Coulomb 
interactions, etc; (ii) modification or refining 
of the non-equilibrium 1-D nanoFETs 
channel backscattering framework with the 
accuracy of 10-nm channel length and below, 
which will be done with both the purchased 
Monte Carlo device simulators and the 
device test-key fabricated by our group and 
also provided by the industry and/or the 
academic colleagues; and (iii) in-depth study 
of the 2-D non-equilibrium nanoFETs 
backscattering issue. Finally, in the third year, 
three main items will be addressed: (i) 
continuing further investigation of 1-D/2-D 
non-equilibrium nanoFETs backscattering 
issues; (ii) more produced microscopic 
physical phenomena by executing the 
purchased Monte Carlo device simulators; 
and (iii) practical demonstrations of the 
1-D/2-D non-equilibrium nanoFETs 
backscattering framework, both theoretically 
and experimentally, in terms of the statistical 
fluctuations, self-heating, and random 
telegraph signals. 
Key Words: 
Quantum, Nano, MOSFETs, Nanowire, 
Scatter, Statistical, Fluctuations, Noise 
 
二、緣由與目的 
 本研究計畫領域歷史回顧 
     1979 年, IBM Dr. Price 從蒙地卡羅
模擬中首次觀察到通道靠近源極部分反射
係數 rc 關鍵地決定了元件整體性能 (P. J. 
Price, Semicond. Semimetals. Vol.14, p.249, 
1979; also refer to Landauer, IBM J. Res. 
Develop., p.223, 1957; McKelvey, etc. Phys. 
Rev. p.51, 1961). 但此重要的發現要 18年後
即1997年, 才被普度大學Lundstrom教授注
意到並引用連結至同校 Datta教授的平衡下
背向散射係數公式 (Lundstrom, EDL, p. 361, 
1997; Datta, Electronic Transport in 
Mesoscopic Structures, Cambridge, 1995), 此
公式看似異常簡單, 但隱含重要物理現象, 
使用時須小心. 在 2002 IEDM, 本人及共同
研究者率先發表了溫度變化技巧以萃取背
向散射係數 rc (M. J. Chen, et al. IEDM Tech. 
Dig., 2002, p. 39). 
 
 領域近況 – 應用面 
     在 2004 IEDM, Stanford University Dr. 
Pop 等人(Professor Dutton group)引用我們
的 溫 度 變 化 技 巧 建 立 了 a new 
electro-thermal model 以分析 Self-Heating in 
Thin Film SOI and GOI FETs (E. Pop, et al. 
IEDM Tech. Dig., 2004, p. 411). 
2005 Symp. VLSI Technology (p. 174), 
TSMC Dr. Lin 等人引用我們的溫度變化技
巧實驗取得 rc and vinj in both uniaxial 
compressive stress p-FETs and uniaxial tensile 
stress n-FETs. 
2006 IEDM (p.473), Singapore Dr. Liow
等人引用我們的溫度變化技巧實驗取得 rc 
and vinj in sub-30-nm FinFETs with SiC 
source/drain. 
2007 IEDM (p.667), MIT Prof. 
Antoniadis 等人直接引用並改進 Prof. 
Lundstrom 原始有關 mobility 變化之關係式
 5 
運用自行研發內含 rc 的 TRP (triangular 
potential approximation;  我 們 在 2000 
IEDM (p. 679) 發表的論文就使用 TRP; 
目 前 已 校 正 , 精 確 度 與
Schrodinger-Poisson simulator Shred 一致; 
Available: https://www.nanohub.org) MOS 
simulator, 可求得 barrier 頂處 subbands 
and Fermi level 等 degenerate details, 進而
得到 Qinv, Fermi-Dirac vinj, and the Fermi 
factor for both l and . 
將 velocity overshoot effect 植入我們已發
表的 l compact model (M. J. Chen, et al., 
TED, p. 1265, 2008), 作法是在 high-field 
region near drain 解開 1-D Poisson equation
即得. 
Source non-equilibrium 與 其
near-equilibrium 之間的 criterion 可以一
3-D source 與 2-D gas 以界面為主的系統
運用機率統計方法決定 , 因之 , 2-D 
Backscattering 架構可以分解成 2 cases: 
source starvation and source 
near-equilibrium.   
 引用我們發表的 Esaki tunneling model 
(M. J. Chen, et al., EDL, p. 134, 1998) 加入
2-D Backscattering 架構 (Prof. Lundstrom
原 只 探 討 thermal injection) 以 處 理
tunneling (field injection) across the 
source-channel barrier. 
 
(3)  修正或微調非平衡下 2-D NanoFETs 
Backscattering 架構 
運用蒙地卡羅元件模擬軟體模擬在 2-D 
NanoFETs 不同元件結構參數, 不同材料
物理參數, 不同操作偏壓溫度條件等, 以
逐步修正或微調前述非平衡下 2-D 
Backscattering 架構 (特別能額外提供
DIBL 等重要參數). 
運用工業界提供的12吋晶圓級測試鍵量
測在不同元件結構參數, 不同製程參數, 
不同操作偏壓溫度條件等, 以逐步修正或
微調前述非平衡下 2-D Backscattering 架
構. 量測方法將引用我們已發表者 (M. J. 
Chen, et al., TED, p. 1409, 2004). 
亦將大量引用文獻上公開發表的相關實
驗或模擬數據以徹底修正或微調前述非平
衡下 2-D Backscattering 架構. 
預期精確度至通道長度十奈米左右, 可
由元件蒙地卡羅模擬軟體決定之. 
 
(4)  2-D Schrodinger and 2-D Poisson 
self-consistent 求解程式撰寫及除錯 
 普度大學所提供的 MOS (垂直於
channel 方向) 1-D Schrodinger and 1-D 
Poisson simulator Schred 物理上不能使用
於 1-D Nanowire FET 分析之用. 垂直於
1-D Nanowire channel 方 向 的 2-D 
Schrodinger- 2-D Poisson 且考慮了 rc 的
self-consistent 求解程式目前尚未在文獻公
開發表, 故時機上十分緊迫. 
 預 期 2-D Schrodinger and 2-D 
Poisson self-consistent求解程式可得到 1-D 
Nanowire FET source-channel potential 
barrier 頂處 subbands and Fermi level 等
degenerate details, 進而得出頂處 Qinv, 
Fermi-Dirac vinj, and the Fermi factor for 
both l and .  
成果: 
(1) 實 驗 成 功 分 離 出 Scattering by 
Plasmons in Gate Polysilicon 以 及
Scattering by Plasmons in source/drain 因
而 使 得 非 平 衡 下 2-D NanoFETs 
Backscattering 架構之建立成為可能. 
(2) 並已實驗成功分離出 Scattering by 
Soft Optical Phonons in SiO2 and High-k 
Dielectrics. 
(3) 完成 2-D Backscattering 架構核心: 
self-consistent quantum simulator. 
 
四、 結論與討論 
 幾 近 100% 完 成 預 定 改 進 之
Backscattering 架構，發表 IEEE T-ED 期刊
論文七篇及 EDL期刊論文二篇，另有多篇陸
續投稿中。 
 本計畫畢業許智育博士，TSMC 2011 年
研發替代役參與 10- and 7-nm FinFET R&D
團隊。 
 兩位博士班，李建志和李韋漢，2012年
11 月將畢業，已獲 2012 年 TSMC 研發替代
役，將分別加入 14-nm FinFET R&D 團隊和
10- and 7-nm FinFET R&D 團隊。  
 7 
11. Wei-Han Lee, “Sophisticated Quantum Computation on n-type Inversion Layers: Strain, 
Subband, Mobility, and 3-D Structure,” Ph.D. Dissertation, National Chiao Tung University, 
November 2012. 
 
 
 
 
 
 
 
Important Figures 
 
計畫至目前為止產生成果如下(包括已發表及尚在規劃發表者): 
 下世代元件量子力學模擬器 NEP 
NEP是我們實驗室簡稱，英文全名為 Nano Electronics Physics，此模擬器架構流程
如下: 
      
EV
EC
Calculation range
Given a surface field  Fs0
Then, initial V0(z)= Fs0 * z
Six-band k･p Schrodinger 
Equation Solver
1. DOS Effective Mass  <mvDOS>
2. Quantization Effective Mass  mvQN
3. Surface Potential Drop Vs
EMA Oriented Schrodinger-
Poisson Iteration Solver 
1. Surface Potential Profile  V1st(z)
Six-band k･p Schrodinger 
Equation Solver
1. Subband Levels  E1st
2. Wave-functions  ζ(z)1st
3. Fermi Level  Ef
1st
4. Inversion Layer Density  pinv
1st
5. Depletion Layer Density  pdep
1st
Poisson Equation 
Solver
1. Surface 
Potential Profile  
V2nd(z)
Are the 
convergence 
conditions satisfied?
End
Core Accelerator
Part 1. Computational Acceleration 
Part 2. Self-consistency
Ehole
0
validated by Ref. [3]
validated by Ref. [9]
   
      
此模擬器優異之處為可大幅度縮短 CPU 計算時間 更進一步整合自行建立的遷移率
模擬器，整合後的模擬器已能精確計算不同應變及不同基座方位下電子及電洞之遷
移率，此可從下面的電洞遷移率計算結果(尚未發表)得知: 
        
 9 
由此圖可見與 Monte Carlo simulation 比較趨勢十分符合，所見誤差係未考慮
wavefunction penetration 所致。此處 DG-NEP為我們 NEP模擬器 Double-Gate 版本。
引用來源比較為 F. Gamiz and M. V. Fischetti,  “Monte Carlo simulation of 
double-gate silicon-on-insulator inversion layers: The role of volume inversion, ” J. 
Appl. Phys., vol. 89, no. 10, pp. 5478–5487, May 2001。 
 
 通道非平衡物理現象之實驗證據及相關模式建立 
我們已進行許久的通道長度從一微米至十幾奈米(已扣掉 overlap 部分)的實驗量測
(包含 Rsd)，且用到 TCAD 校正微調(主要 doping profile)，使得產出與實驗相符 
(from subthreshold to above-threshold and temperature dependencies)。萃取遷移率以及
通道散射參數過程非常小心，我們也將一些不確定的因素給一些實驗誤差，最後我
們世界首次獲取了通道非平衡下物理現象之實驗證據(source/drain plasmons) 。如
下圖所示(尚未發表)，此現象在通道長度從一微米減至二十幾奈米時產生的效應就
很明顯(此圖的 L 即為 gate length，扣掉 overlap 部分後就是 channel length 大約二
十幾奈米): 
      
 
值得一提的是，我們也成功實驗萃取 interface plasmons in poly gate:  
 
 
 
 
 
 
 
 
 
 
 
 
 
 11 
附錄  (僅列兩篇發表論文) 
 
 
 
 
 13 
 
 
 
 
 
 
 
 15 
 
 
 
 
 
 
 
 17 
 
 
 
 
 
 
 
 19 
 
 
 
 
 
 
 
國科會補助計畫衍生研發成果推廣資料表
日期:2012/10/30
國科會補助計畫
計畫名稱: 適用於通道特性長度低至十奈米左右之一維及二維奈米場效電晶體的非平衡
通道背向散射模式架構
計畫主持人: 陳明哲
計畫編號: 98-2221-E-009-164-MY3 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
