Analysis & Synthesis report for Simonzada
Thu Nov 14 16:55:28 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |topo|Controle:Control|EA
  9. State Machine - |topo|datapath:Datap|ButtonSync0:buttonsync|btn3state
 10. State Machine - |topo|datapath:Datap|ButtonSync0:buttonsync|btn2state
 11. State Machine - |topo|datapath:Datap|ButtonSync0:buttonsync|btn1state
 12. State Machine - |topo|datapath:Datap|ButtonSync0:buttonsync|btn0state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Port Connectivity Checks: "datapath:Datap|comparador0:COMP"
 17. Port Connectivity Checks: "datapath:Datap|contador:COUNTER_USER"
 18. Port Connectivity Checks: "datapath:Datap|contador:COUNTER_FPGA"
 19. Port Connectivity Checks: "datapath:Datap|contador:COUNTER_TIME"
 20. Port Connectivity Checks: "datapath:Datap|Regis64:REG_User"
 21. Port Connectivity Checks: "datapath:Datap|decod7seg:DECODIFICADOR0"
 22. Port Connectivity Checks: "datapath:Datap|mux21:MUX219"
 23. Port Connectivity Checks: "datapath:Datap|mux21:MUX218"
 24. Port Connectivity Checks: "datapath:Datap|mux21:MUX217"
 25. Port Connectivity Checks: "datapath:Datap|mux21:MUX216"
 26. Port Connectivity Checks: "datapath:Datap|mux21:MUX215"
 27. Port Connectivity Checks: "datapath:Datap|mux21:MUX214"
 28. Port Connectivity Checks: "datapath:Datap"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 14 16:55:28 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Simonzada                                   ;
; Top-level Entity Name           ; topo                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; topo               ; Simonzada          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------------------------------------------------+---------+
; Controle.vhd                     ; yes             ; User VHDL File        ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd    ;         ;
; mux41vetor.vhd                   ; yes             ; User VHDL File        ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41vetor.vhd  ;         ;
; buttonsync.vhd                   ; yes             ; User VHDL File        ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/buttonsync.vhd  ;         ;
; SEQ0.vhd                         ; yes             ; User VHDL File        ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd        ;         ;
; datapath.vhd                     ; yes             ; User VHDL File        ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd    ;         ;
; SEQ1.vhd                         ; yes             ; User VHDL File        ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd        ;         ;
; SEQ2.vhd                         ; yes             ; User VHDL File        ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd        ;         ;
; SEQ3.vhd                         ; yes             ; User VHDL File        ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd        ;         ;
; topo.vhd                         ; yes             ; User VHDL File        ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd        ;         ;
; mux21.vhd                        ; yes             ; Auto-Found VHDL File  ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux21.vhd       ;         ;
; mux41.vhd                        ; yes             ; Auto-Found VHDL File  ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41.vhd       ;         ;
; decod7seg.vhd                    ; yes             ; Auto-Found VHDL File  ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd   ;         ;
; regis64.vhd                      ; yes             ; Auto-Found VHDL File  ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/regis64.vhd     ;         ;
; regis8.vhd                       ; yes             ; Auto-Found VHDL File  ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/regis8.vhd      ;         ;
; div_freq.vhd                     ; yes             ; Auto-Found VHDL File  ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/div_freq.vhd    ;         ;
; contador.vhd                     ; yes             ; Auto-Found VHDL File  ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/contador.vhd    ;         ;
; logico0.vhd                      ; yes             ; Auto-Found VHDL File  ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/logico0.vhd     ;         ;
; comparador0.vhd                  ; yes             ; Auto-Found VHDL File  ; C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/comparador0.vhd ;         ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 0      ;
;                                             ;        ;
; Combinational ALUT usage for logic          ; 0      ;
;     -- 7 input functions                    ; 0      ;
;     -- 6 input functions                    ; 0      ;
;     -- 5 input functions                    ; 0      ;
;     -- 4 input functions                    ; 0      ;
;     -- <=3 input functions                  ; 0      ;
;                                             ;        ;
; Dedicated logic registers                   ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 67     ;
;                                             ;        ;
; Total DSP Blocks                            ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; KEY[0] ;
; Maximum fan-out                             ; 1      ;
; Total fan-out                               ; 67     ;
; Average fan-out                             ; 0.50   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |topo                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 67   ; 0            ; |topo               ; topo        ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |topo|Controle:Control|EA                                                                ;
+---------------+---------------+-----------+----------+--------------+--------------+----------+----------+
; Name          ; EA.NEXT_ROUND ; EA.RESULT ; EA.CHECK ; EA.PLAY_USER ; EA.PLAY_FPGA ; EA.SETUP ; EA.START ;
+---------------+---------------+-----------+----------+--------------+--------------+----------+----------+
; EA.START      ; 0             ; 0         ; 0        ; 0            ; 0            ; 0        ; 0        ;
; EA.SETUP      ; 0             ; 0         ; 0        ; 0            ; 0            ; 1        ; 1        ;
; EA.PLAY_FPGA  ; 0             ; 0         ; 0        ; 0            ; 1            ; 0        ; 1        ;
; EA.PLAY_USER  ; 0             ; 0         ; 0        ; 1            ; 0            ; 0        ; 1        ;
; EA.CHECK      ; 0             ; 0         ; 1        ; 0            ; 0            ; 0        ; 1        ;
; EA.RESULT     ; 0             ; 1         ; 0        ; 0            ; 0            ; 0        ; 1        ;
; EA.NEXT_ROUND ; 1             ; 0         ; 0        ; 0            ; 0            ; 0        ; 1        ;
+---------------+---------------+-----------+----------+--------------+--------------+----------+----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |topo|datapath:Datap|ButtonSync0:buttonsync|btn3state                             ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn3state.EsperaSoltar ; btn3state.SaidaAtiva ; btn3state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn3state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn3state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn3state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |topo|datapath:Datap|ButtonSync0:buttonsync|btn2state                             ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn2state.EsperaSoltar ; btn2state.SaidaAtiva ; btn2state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn2state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn2state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn2state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |topo|datapath:Datap|ButtonSync0:buttonsync|btn1state                             ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn1state.EsperaSoltar ; btn1state.SaidaAtiva ; btn1state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn1state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn1state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn1state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |topo|datapath:Datap|ButtonSync0:buttonsync|btn0state                             ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn0state.EsperaSoltar ; btn0state.SaidaAtiva ; btn0state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn0state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn0state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn0state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+---------------------------------------------------------------+--------------------------------------+
; Register name                                                 ; Reason for Removal                   ;
+---------------------------------------------------------------+--------------------------------------+
; Controle:Control|EA.SETUP                                     ; Lost fanout                          ;
; Controle:Control|EA.START                                     ; Lost fanout                          ;
; Controle:Control|EA.PLAY_FPGA                                 ; Lost fanout                          ;
; Controle:Control|EA.NEXT_ROUND                                ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn3state.SaidaAtiva    ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn3state.EsperaApertar ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn3state.EsperaSoltar  ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn2state.SaidaAtiva    ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn2state.EsperaApertar ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn2state.EsperaSoltar  ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn1state.SaidaAtiva    ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn1state.EsperaApertar ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn1state.EsperaSoltar  ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn0state.SaidaAtiva    ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn0state.EsperaApertar ; Lost fanout                          ;
; datapath:Datap|ButtonSync0:buttonsync|btn0state.EsperaSoltar  ; Lost fanout                          ;
; Controle:Control|EA.CHECK                                     ; Lost fanout                          ;
; Controle:Control|EA.PLAY_USER                                 ; Stuck at GND due to stuck port clock ;
; Controle:Control|EA.RESULT                                    ; Lost fanout                          ;
; Total Number of Removed Registers = 19                        ;                                      ;
+---------------------------------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+------------------------------------------------------------+--------------------+---------------------------------------------------------------+
; Register name                                              ; Reason for Removal ; Registers Removed due to This Register                        ;
+------------------------------------------------------------+--------------------+---------------------------------------------------------------+
; Controle:Control|EA.SETUP                                  ; Lost Fanouts       ; Controle:Control|EA.START, Controle:Control|EA.RESULT         ;
; datapath:Datap|ButtonSync0:buttonsync|btn3state.SaidaAtiva ; Lost Fanouts       ; datapath:Datap|ButtonSync0:buttonsync|btn3state.EsperaApertar ;
; datapath:Datap|ButtonSync0:buttonsync|btn2state.SaidaAtiva ; Lost Fanouts       ; datapath:Datap|ButtonSync0:buttonsync|btn2state.EsperaApertar ;
; datapath:Datap|ButtonSync0:buttonsync|btn1state.SaidaAtiva ; Lost Fanouts       ; datapath:Datap|ButtonSync0:buttonsync|btn1state.EsperaApertar ;
; datapath:Datap|ButtonSync0:buttonsync|btn0state.SaidaAtiva ; Lost Fanouts       ; datapath:Datap|ButtonSync0:buttonsync|btn0state.EsperaApertar ;
+------------------------------------------------------------+--------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|comparador0:COMP"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; comp_end ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|contador:COUNTER_USER"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; tc   ; Input  ; Info     ; Stuck at GND                                                                        ;
; r    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tm   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|contador:COUNTER_FPGA"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; tm   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|contador:COUNTER_TIME"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; m[3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; m[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; tm   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|Regis64:REG_User" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; en   ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|decod7seg:DECODIFICADOR0" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; g[5..4] ; Input ; Info     ; Stuck at GND                           ;
+---------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|mux21:MUX219"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|mux21:MUX218"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|mux21:MUX217"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|mux21:MUX216"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|mux21:MUX215"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap|mux21:MUX214"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datap"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; luz      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; display5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; display4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; display3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; display2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; display1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; display0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 14 16:55:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Simonzada -c Simonzada
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: Controle-controle File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 14
    Info (12023): Found entity 1: Controle File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux41vetor.vhd
    Info (12022): Found design unit 1: mux41vetor-mux4 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41vetor.vhd Line: 10
    Info (12023): Found entity 1: mux41vetor File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41vetor.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file buttonsync.vhd
    Info (12022): Found design unit 1: ButtonSync0-ButtonSyncImpl File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/buttonsync.vhd Line: 15
    Info (12023): Found entity 1: ButtonSync0 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/buttonsync.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file seq0.vhd
    Info (12022): Found design unit 1: SEQ0-arc File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd Line: 11
    Info (12023): Found entity 1: SEQ0 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-datapath1 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 18
    Info (12023): Found entity 1: datapath File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file seq1.vhd
    Info (12022): Found design unit 1: SEQ1-arc File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd Line: 11
    Info (12023): Found entity 1: SEQ1 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file seq2.vhd
    Info (12022): Found design unit 1: SEQ2-arc File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd Line: 11
    Info (12023): Found entity 1: SEQ2 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file seq3.vhd
    Info (12022): Found design unit 1: SEQ3-arc File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd Line: 11
    Info (12023): Found entity 1: SEQ3 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file topo.vhd
    Info (12022): Found design unit 1: topo-topinho File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 16
    Info (12023): Found entity 1: topo File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 6
Info (12127): Elaborating entity "topo" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at topo.vhd(9): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
Warning (10541): VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at topo.vhd(18): used implicit default value for signal "CLK50" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at topo.vhd(19): used implicit default value for signal "BTN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(20): object "HEXA0" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(20): object "HEXA1" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(20): object "HEXA2" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(20): object "HEXA3" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(20): object "HEXA4" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(20): object "HEXA5" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at topo.vhd(21): used implicit default value for signal "SWITCH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 21
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(21): object "LEDRED" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 21
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:Datap" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal "display5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 11
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal "display4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 11
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal "display3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 11
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal "display2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 11
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal "display1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 11
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(11): used implicit default value for signal "display0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 11
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal "fim_fpga" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal "fim_user" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal "fim_time" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal "vitoria" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal "partida" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 12
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(20): used implicit default value for signal "SW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal "L" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal "F" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal "U" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal "P" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal "S" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal "g" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal "E" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal "A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal "r" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(22): used implicit default value for signal "t" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(22): object "MUX214O" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(22): object "MUX215O" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(22): object "MUX216O" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(22): object "MUX217O" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(22): object "MUX218O" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(22): object "MUX219O" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(23): object "SEQUSER" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "KEY0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "KEY1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "KEY2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "KEY3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "CLOCK_50" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "R1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "R2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "E1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "E2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "E3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "E4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(24): used implicit default value for signal "SEL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(24): object "END_FPGA" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(24): object "END_TIME" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(24): object "MATCH" assigned a value but never read File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 24
Warning (10873): Using initial value X (don't care) for net "luz[5..4]" at datapath.vhd(10) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 10
Warning (12125): Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux21-mux21arc File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux21.vhd Line: 13
    Info (12023): Found entity 1: mux21 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux21.vhd Line: 4
Info (12128): Elaborating entity "mux21" for hierarchy "datapath:Datap|mux21:MUX210" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 170
Warning (12090): Entity "mux41" obtained from "mux41.vhd" instead of from Quartus Prime megafunction library File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41.vhd Line: 3
Warning (12125): Using design file mux41.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux41-mux4 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41.vhd Line: 10
    Info (12023): Found entity 1: mux41 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/mux41.vhd Line: 3
Info (12128): Elaborating entity "mux41" for hierarchy "datapath:Datap|mux41:MUX410" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 180
Info (12128): Elaborating entity "mux41vetor" for hierarchy "datapath:Datap|mux41vetor:MUX411" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 181
Warning (12125): Using design file decod7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: decod7seg-decod File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd Line: 11
    Info (12023): Found entity 1: decod7seg File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd Line: 4
Info (12128): Elaborating entity "decod7seg" for hierarchy "datapath:Datap|decod7seg:DECODIFICADOR0" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 182
Info (10041): Inferred latch for "X[0]" at decod7seg.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd Line: 13
Info (10041): Inferred latch for "X[1]" at decod7seg.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd Line: 13
Info (10041): Inferred latch for "X[2]" at decod7seg.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd Line: 13
Info (10041): Inferred latch for "X[3]" at decod7seg.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd Line: 13
Info (10041): Inferred latch for "X[4]" at decod7seg.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd Line: 13
Info (10041): Inferred latch for "X[5]" at decod7seg.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd Line: 13
Info (10041): Inferred latch for "X[6]" at decod7seg.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/decod7seg.vhd Line: 13
Info (12128): Elaborating entity "ButtonSync0" for hierarchy "datapath:Datap|ButtonSync0:buttonsync" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 187
Warning (12125): Using design file regis64.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Regis64-behv64 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/regis64.vhd Line: 12
    Info (12023): Found entity 1: Regis64 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/regis64.vhd Line: 3
Info (12128): Elaborating entity "Regis64" for hierarchy "datapath:Datap|Regis64:REG_FPGA" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 188
Warning (12125): Using design file regis8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Regis8-behv8 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/regis8.vhd Line: 13
    Info (12023): Found entity 1: Regis8 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/regis8.vhd Line: 3
Info (12128): Elaborating entity "Regis8" for hierarchy "datapath:Datap|Regis8:REG_setup" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 190
Warning (12125): Using design file div_freq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: div_freq-topo_beh File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/div_freq.vhd Line: 12
    Info (12023): Found entity 1: div_freq File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/div_freq.vhd Line: 4
Info (12128): Elaborating entity "div_freq" for hierarchy "datapath:Datap|div_freq:DIVFREQ0" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 191
Warning (12125): Using design file contador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: contador-arqdtp File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/contador.vhd Line: 12
    Info (12023): Found entity 1: contador File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/contador.vhd Line: 6
Info (12128): Elaborating entity "contador" for hierarchy "datapath:Datap|contador:COUNTER_ROUND" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 192
Info (12128): Elaborating entity "SEQ0" for hierarchy "datapath:Datap|SEQ0:SEQUENCIA0" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 196
Info (10041): Inferred latch for "output[0]" at SEQ0.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd Line: 13
Info (10041): Inferred latch for "output[1]" at SEQ0.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd Line: 13
Info (10041): Inferred latch for "output[2]" at SEQ0.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd Line: 13
Info (10041): Inferred latch for "output[3]" at SEQ0.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ0.vhd Line: 13
Info (12128): Elaborating entity "SEQ1" for hierarchy "datapath:Datap|SEQ1:SEQUENCIA1" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 197
Info (10041): Inferred latch for "output[0]" at SEQ1.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd Line: 13
Info (10041): Inferred latch for "output[1]" at SEQ1.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd Line: 13
Info (10041): Inferred latch for "output[2]" at SEQ1.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd Line: 13
Info (10041): Inferred latch for "output[3]" at SEQ1.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ1.vhd Line: 13
Info (12128): Elaborating entity "SEQ2" for hierarchy "datapath:Datap|SEQ2:SEQUENCIA2" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 198
Info (10041): Inferred latch for "output[0]" at SEQ2.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd Line: 13
Info (10041): Inferred latch for "output[1]" at SEQ2.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd Line: 13
Info (10041): Inferred latch for "output[2]" at SEQ2.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd Line: 13
Info (10041): Inferred latch for "output[3]" at SEQ2.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ2.vhd Line: 13
Info (12128): Elaborating entity "SEQ3" for hierarchy "datapath:Datap|SEQ3:SEQUENCIA3" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 199
Info (10041): Inferred latch for "output[0]" at SEQ3.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd Line: 13
Info (10041): Inferred latch for "output[1]" at SEQ3.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd Line: 13
Info (10041): Inferred latch for "output[2]" at SEQ3.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd Line: 13
Info (10041): Inferred latch for "output[3]" at SEQ3.vhd(13) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/SEQ3.vhd Line: 13
Warning (12125): Using design file logico0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: logico0-logica File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/logico0.vhd Line: 18
    Info (12023): Found entity 1: logico0 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/logico0.vhd Line: 10
Info (12128): Elaborating entity "logico0" for hierarchy "datapath:Datap|logico0:LOGICA" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 200
Warning (12125): Using design file comparador0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: comparador0-comp File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/comparador0.vhd Line: 11
    Info (12023): Found entity 1: comparador0 File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/comparador0.vhd Line: 5
Info (12128): Elaborating entity "comparador0" for hierarchy "datapath:Datap|comparador0:COMP" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/datapath.vhd Line: 201
Info (12128): Elaborating entity "Controle" for hierarchy "Controle:Control" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 50
Warning (10492): VHDL Process Statement warning at Controle.vhd(22): signal "clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 22
Warning (10492): VHDL Process Statement warning at Controle.vhd(60): signal "enter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 60
Warning (10631): VHDL Process Statement warning at Controle.vhd(28): inferring latch(es) for signal or variable "PE", which holds its previous value in one or more paths through the process File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 28
Info (10041): Inferred latch for "PE.NEXT_ROUND" at Controle.vhd(28) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 28
Info (10041): Inferred latch for "PE.RESULT" at Controle.vhd(28) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 28
Info (10041): Inferred latch for "PE.CHECK" at Controle.vhd(28) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 28
Info (10041): Inferred latch for "PE.PLAY_USER" at Controle.vhd(28) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 28
Info (10041): Inferred latch for "PE.PLAY_FPGA" at Controle.vhd(28) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 28
Info (10041): Inferred latch for "PE.SETUP" at Controle.vhd(28) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 28
Info (10041): Inferred latch for "PE.START" at Controle.vhd(28) File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/Controle.vhd Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 9
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 10
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "ghrd_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 7
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 7
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 7
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 7
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 8
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/Biel/Desktop/Aula/Circuitos 1/Projet/Projeto/Simonzada 4 fodase/topo.vhd Line: 11
Info (21057): Implemented 67 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings
    Info: Peak virtual memory: 4873 megabytes
    Info: Processing ended: Thu Nov 14 16:55:28 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


