# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TestBenchTest.srcs/sources_1/new/xor_gate_project.vhd" \
"../../../../TestBenchTest.srcs/sim_1/new/xor_gate_project_testbench.vhd" \

# Do not sort compile order
nosort
