--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX
  Logical resource: XLXI_23/u0/u0/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX180
  Logical resource: XLXI_23/u0/u0/CLKFX180
  Location pin: DCM_X0Y2.CLKFX180
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: XLXI_23/u0/u0/CLKIN
  Logical resource: XLXI_23/u0/u0/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: XLXI_23/u0/u0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 86 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17022010 paths analyzed, 2986 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.358ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_64/XLXI_1/XLXI_26/DOUT_0 (SLICE_X34Y21.DX), 2427487 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_26/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      11.311ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.307 - 0.319)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 to XLXI_64/XLXI_1/XLXI_26/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.DQ      Tcko                  0.476   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
                                                       XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D5      net (fanout=7)        0.855   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_1
                                                       XLXI_64/XLXI_1/XLXI_307/ADRCOMP_S<4>1
    SLICE_X35Y19.C1      net (fanout=12)       1.110   XLXI_64/XLXI_1/ADRCOMP
    SLICE_X35Y19.C       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd1_2
                                                       XLXI_64/XLXI_1/XLXI_228/O
    SLICE_X34Y21.A5      net (fanout=53)       0.539   XLXI_64/XLXI_1/ADD
    SLICE_X34Y21.A       Tilo                  0.254   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_69
    SLICE_X36Y22.A5      net (fanout=108)      1.837   XLXI_64/XLXI_1/XLXI_309/sub
    SLICE_X36Y22.BMUX    Topab                 0.519   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<15>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<8>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X38Y22.B4      net (fanout=2)        0.544   XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X38Y22.DMUX    Topbd                 0.695   XLXI_23/u2/data_in_s<11>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X37Y21.B4      net (fanout=2)        0.825   XLXI_64/XLXI_1/XLXI_309/XLXI_73/S2<11>
    SLICE_X37Y21.B       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>4
    SLICE_X37Y21.A5      net (fanout=1)        0.230   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>3
    SLICE_X37Y21.A       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>6
    SLICE_X35Y21.D2      net (fanout=2)        0.739   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>5
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X35Y21.A3      net (fanout=2)        0.367   N137
    SLICE_X35Y21.A       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X34Y21.DX      net (fanout=2)        0.682   XLXI_64/XLXI_1/DINT<0>
    SLICE_X34Y21.CLK     Tdick                 0.085   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_26/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.311ns (3.583ns logic, 7.728ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_26/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      11.290ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.307 - 0.319)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 to XLXI_64/XLXI_1/XLXI_26/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.DQ      Tcko                  0.476   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
                                                       XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D5      net (fanout=7)        0.855   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_1
                                                       XLXI_64/XLXI_1/XLXI_307/ADRCOMP_S<4>1
    SLICE_X35Y19.C1      net (fanout=12)       1.110   XLXI_64/XLXI_1/ADRCOMP
    SLICE_X35Y19.C       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd1_2
                                                       XLXI_64/XLXI_1/XLXI_228/O
    SLICE_X34Y21.A5      net (fanout=53)       0.539   XLXI_64/XLXI_1/ADD
    SLICE_X34Y21.A       Tilo                  0.254   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_69
    SLICE_X36Y22.A5      net (fanout=108)      1.837   XLXI_64/XLXI_1/XLXI_309/sub
    SLICE_X36Y22.CMUX    Topac                 0.636   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<15>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<8>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X38Y22.C4      net (fanout=2)        0.565   XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<10>
    SLICE_X38Y22.DMUX    Topcd                 0.536   XLXI_23/u2/data_in_s<11>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<10>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X37Y21.B4      net (fanout=2)        0.825   XLXI_64/XLXI_1/XLXI_309/XLXI_73/S2<11>
    SLICE_X37Y21.B       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>4
    SLICE_X37Y21.A5      net (fanout=1)        0.230   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>3
    SLICE_X37Y21.A       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>6
    SLICE_X35Y21.D2      net (fanout=2)        0.739   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>5
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X35Y21.A3      net (fanout=2)        0.367   N137
    SLICE_X35Y21.A       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X34Y21.DX      net (fanout=2)        0.682   XLXI_64/XLXI_1/DINT<0>
    SLICE_X34Y21.CLK     Tdick                 0.085   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_26/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.290ns (3.541ns logic, 7.749ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_26/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      11.275ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.189 - 0.209)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2 to XLXI_64/XLXI_1/XLXI_26/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.DQ      Tcko                  0.525   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2
                                                       XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2
    SLICE_X35Y17.D2      net (fanout=6)        0.770   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2
    SLICE_X35Y17.D       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_1
                                                       XLXI_64/XLXI_1/XLXI_307/ADRCOMP_S<4>1
    SLICE_X35Y19.C1      net (fanout=12)       1.110   XLXI_64/XLXI_1/ADRCOMP
    SLICE_X35Y19.C       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd1_2
                                                       XLXI_64/XLXI_1/XLXI_228/O
    SLICE_X34Y21.A5      net (fanout=53)       0.539   XLXI_64/XLXI_1/ADD
    SLICE_X34Y21.A       Tilo                  0.254   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_69
    SLICE_X36Y22.A5      net (fanout=108)      1.837   XLXI_64/XLXI_1/XLXI_309/sub
    SLICE_X36Y22.BMUX    Topab                 0.519   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<15>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<8>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X38Y22.B4      net (fanout=2)        0.544   XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X38Y22.DMUX    Topbd                 0.695   XLXI_23/u2/data_in_s<11>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X37Y21.B4      net (fanout=2)        0.825   XLXI_64/XLXI_1/XLXI_309/XLXI_73/S2<11>
    SLICE_X37Y21.B       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>4
    SLICE_X37Y21.A5      net (fanout=1)        0.230   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>3
    SLICE_X37Y21.A       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>6
    SLICE_X35Y21.D2      net (fanout=2)        0.739   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>5
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X35Y21.A3      net (fanout=2)        0.367   N137
    SLICE_X35Y21.A       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X34Y21.DX      net (fanout=2)        0.682   XLXI_64/XLXI_1/DINT<0>
    SLICE_X34Y21.CLK     Tdick                 0.085   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_26/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.275ns (3.632ns logic, 7.643ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_64/XLXI_1/XLXI_1/DOUT_0 (SLICE_X34Y20.D5), 2427487 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      11.292ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.310 - 0.319)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 to XLXI_64/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.DQ      Tcko                  0.476   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
                                                       XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D5      net (fanout=7)        0.855   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_1
                                                       XLXI_64/XLXI_1/XLXI_307/ADRCOMP_S<4>1
    SLICE_X35Y19.C1      net (fanout=12)       1.110   XLXI_64/XLXI_1/ADRCOMP
    SLICE_X35Y19.C       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd1_2
                                                       XLXI_64/XLXI_1/XLXI_228/O
    SLICE_X34Y21.A5      net (fanout=53)       0.539   XLXI_64/XLXI_1/ADD
    SLICE_X34Y21.A       Tilo                  0.254   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_69
    SLICE_X36Y22.A5      net (fanout=108)      1.837   XLXI_64/XLXI_1/XLXI_309/sub
    SLICE_X36Y22.BMUX    Topab                 0.519   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<15>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<8>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X38Y22.B4      net (fanout=2)        0.544   XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X38Y22.DMUX    Topbd                 0.695   XLXI_23/u2/data_in_s<11>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X37Y21.B4      net (fanout=2)        0.825   XLXI_64/XLXI_1/XLXI_309/XLXI_73/S2<11>
    SLICE_X37Y21.B       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>4
    SLICE_X37Y21.A5      net (fanout=1)        0.230   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>3
    SLICE_X37Y21.A       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>6
    SLICE_X35Y21.D2      net (fanout=2)        0.739   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>5
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X35Y21.A3      net (fanout=2)        0.367   N137
    SLICE_X35Y21.A       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X34Y20.D5      net (fanout=2)        0.429   XLXI_64/XLXI_1/DINT<0>
    SLICE_X34Y20.CLK     Tas                   0.319   XLXI_64/XLXI_1/XLXI_1/DOUT<0>
                                                       XLXI_64/XLXI_1/DINT<0>_rt
                                                       XLXI_64/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.292ns (3.817ns logic, 7.475ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      11.271ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.310 - 0.319)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 to XLXI_64/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.DQ      Tcko                  0.476   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
                                                       XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D5      net (fanout=7)        0.855   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_1
                                                       XLXI_64/XLXI_1/XLXI_307/ADRCOMP_S<4>1
    SLICE_X35Y19.C1      net (fanout=12)       1.110   XLXI_64/XLXI_1/ADRCOMP
    SLICE_X35Y19.C       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd1_2
                                                       XLXI_64/XLXI_1/XLXI_228/O
    SLICE_X34Y21.A5      net (fanout=53)       0.539   XLXI_64/XLXI_1/ADD
    SLICE_X34Y21.A       Tilo                  0.254   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_69
    SLICE_X36Y22.A5      net (fanout=108)      1.837   XLXI_64/XLXI_1/XLXI_309/sub
    SLICE_X36Y22.CMUX    Topac                 0.636   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<15>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<8>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X38Y22.C4      net (fanout=2)        0.565   XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<10>
    SLICE_X38Y22.DMUX    Topcd                 0.536   XLXI_23/u2/data_in_s<11>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<10>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X37Y21.B4      net (fanout=2)        0.825   XLXI_64/XLXI_1/XLXI_309/XLXI_73/S2<11>
    SLICE_X37Y21.B       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>4
    SLICE_X37Y21.A5      net (fanout=1)        0.230   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>3
    SLICE_X37Y21.A       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>6
    SLICE_X35Y21.D2      net (fanout=2)        0.739   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>5
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X35Y21.A3      net (fanout=2)        0.367   N137
    SLICE_X35Y21.A       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X34Y20.D5      net (fanout=2)        0.429   XLXI_64/XLXI_1/DINT<0>
    SLICE_X34Y20.CLK     Tas                   0.319   XLXI_64/XLXI_1/XLXI_1/DOUT<0>
                                                       XLXI_64/XLXI_1/DINT<0>_rt
                                                       XLXI_64/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.271ns (3.775ns logic, 7.496ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      11.256ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.192 - 0.209)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2 to XLXI_64/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.DQ      Tcko                  0.525   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2
                                                       XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2
    SLICE_X35Y17.D2      net (fanout=6)        0.770   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2
    SLICE_X35Y17.D       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_1
                                                       XLXI_64/XLXI_1/XLXI_307/ADRCOMP_S<4>1
    SLICE_X35Y19.C1      net (fanout=12)       1.110   XLXI_64/XLXI_1/ADRCOMP
    SLICE_X35Y19.C       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd1_2
                                                       XLXI_64/XLXI_1/XLXI_228/O
    SLICE_X34Y21.A5      net (fanout=53)       0.539   XLXI_64/XLXI_1/ADD
    SLICE_X34Y21.A       Tilo                  0.254   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_69
    SLICE_X36Y22.A5      net (fanout=108)      1.837   XLXI_64/XLXI_1/XLXI_309/sub
    SLICE_X36Y22.BMUX    Topab                 0.519   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<15>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<8>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X38Y22.B4      net (fanout=2)        0.544   XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X38Y22.DMUX    Topbd                 0.695   XLXI_23/u2/data_in_s<11>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X37Y21.B4      net (fanout=2)        0.825   XLXI_64/XLXI_1/XLXI_309/XLXI_73/S2<11>
    SLICE_X37Y21.B       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>4
    SLICE_X37Y21.A5      net (fanout=1)        0.230   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>3
    SLICE_X37Y21.A       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>6
    SLICE_X35Y21.D2      net (fanout=2)        0.739   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>5
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X35Y21.A3      net (fanout=2)        0.367   N137
    SLICE_X35Y21.A       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X34Y20.D5      net (fanout=2)        0.429   XLXI_64/XLXI_1/DINT<0>
    SLICE_X34Y20.CLK     Tas                   0.319   XLXI_64/XLXI_1/XLXI_1/DOUT<0>
                                                       XLXI_64/XLXI_1/DINT<0>_rt
                                                       XLXI_64/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.256ns (3.866ns logic, 7.390ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_64/XLXI_1/XLXI_17/DOUT_0 (SLICE_X31Y19.A3), 1114160 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_17/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      11.127ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.295 - 0.319)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 to XLXI_64/XLXI_1/XLXI_17/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.DQ      Tcko                  0.476   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
                                                       XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D5      net (fanout=7)        0.855   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_1
                                                       XLXI_64/XLXI_1/XLXI_307/ADRCOMP_S<4>1
    SLICE_X35Y19.C1      net (fanout=12)       1.110   XLXI_64/XLXI_1/ADRCOMP
    SLICE_X35Y19.C       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd1_2
                                                       XLXI_64/XLXI_1/XLXI_228/O
    SLICE_X34Y21.A5      net (fanout=53)       0.539   XLXI_64/XLXI_1/ADD
    SLICE_X34Y21.A       Tilo                  0.254   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_69
    SLICE_X36Y22.A5      net (fanout=108)      1.837   XLXI_64/XLXI_1/XLXI_309/sub
    SLICE_X36Y22.BMUX    Topab                 0.519   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<15>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<8>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X38Y22.B4      net (fanout=2)        0.544   XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X38Y22.DMUX    Topbd                 0.695   XLXI_23/u2/data_in_s<11>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X37Y21.B4      net (fanout=2)        0.825   XLXI_64/XLXI_1/XLXI_309/XLXI_73/S2<11>
    SLICE_X37Y21.B       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>4
    SLICE_X37Y21.A5      net (fanout=1)        0.230   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>3
    SLICE_X37Y21.A       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>6
    SLICE_X35Y21.D2      net (fanout=2)        0.739   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>5
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X31Y19.A3      net (fanout=2)        0.836   N137
    SLICE_X31Y19.CLK     Tas                   0.373   XLXI_64/XLXI_1/XLXI_17/DOUT<1>
                                                       XLXI_64/XLXI_1/XLXI_18/Mmux_O110
                                                       XLXI_64/XLXI_1/XLXI_17/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.127ns (3.612ns logic, 7.515ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_17/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      11.106ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.295 - 0.319)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2 to XLXI_64/XLXI_1/XLXI_17/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y19.DQ      Tcko                  0.476   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
                                                       XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D5      net (fanout=7)        0.855   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_2
    SLICE_X35Y17.D       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_1
                                                       XLXI_64/XLXI_1/XLXI_307/ADRCOMP_S<4>1
    SLICE_X35Y19.C1      net (fanout=12)       1.110   XLXI_64/XLXI_1/ADRCOMP
    SLICE_X35Y19.C       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd1_2
                                                       XLXI_64/XLXI_1/XLXI_228/O
    SLICE_X34Y21.A5      net (fanout=53)       0.539   XLXI_64/XLXI_1/ADD
    SLICE_X34Y21.A       Tilo                  0.254   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_69
    SLICE_X36Y22.A5      net (fanout=108)      1.837   XLXI_64/XLXI_1/XLXI_309/sub
    SLICE_X36Y22.CMUX    Topac                 0.636   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<15>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<8>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X38Y22.C4      net (fanout=2)        0.565   XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<10>
    SLICE_X38Y22.DMUX    Topcd                 0.536   XLXI_23/u2/data_in_s<11>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<10>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X37Y21.B4      net (fanout=2)        0.825   XLXI_64/XLXI_1/XLXI_309/XLXI_73/S2<11>
    SLICE_X37Y21.B       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>4
    SLICE_X37Y21.A5      net (fanout=1)        0.230   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>3
    SLICE_X37Y21.A       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>6
    SLICE_X35Y21.D2      net (fanout=2)        0.739   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>5
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X31Y19.A3      net (fanout=2)        0.836   N137
    SLICE_X31Y19.CLK     Tas                   0.373   XLXI_64/XLXI_1/XLXI_17/DOUT<1>
                                                       XLXI_64/XLXI_1/XLXI_18/Mmux_O110
                                                       XLXI_64/XLXI_1/XLXI_17/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.106ns (3.570ns logic, 7.536ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_17/DOUT_0 (FF)
  Requirement:          11.627ns
  Data Path Delay:      11.091ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (0.295 - 0.333)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.627ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2 to XLXI_64/XLXI_1/XLXI_17/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.DQ      Tcko                  0.525   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2
                                                       XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2
    SLICE_X35Y17.D2      net (fanout=6)        0.770   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd5_2
    SLICE_X35Y17.D       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd4_1
                                                       XLXI_64/XLXI_1/XLXI_307/ADRCOMP_S<4>1
    SLICE_X35Y19.C1      net (fanout=12)       1.110   XLXI_64/XLXI_1/ADRCOMP
    SLICE_X35Y19.C       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd1_2
                                                       XLXI_64/XLXI_1/XLXI_228/O
    SLICE_X34Y21.A5      net (fanout=53)       0.539   XLXI_64/XLXI_1/ADD
    SLICE_X34Y21.A       Tilo                  0.254   XLXI_64/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_69
    SLICE_X36Y22.A5      net (fanout=108)      1.837   XLXI_64/XLXI_1/XLXI_309/sub
    SLICE_X36Y22.BMUX    Topab                 0.519   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<15>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<8>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X38Y22.B4      net (fanout=2)        0.544   XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X38Y22.DMUX    Topbd                 0.695   XLXI_23/u2/data_in_s<11>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_73/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X37Y21.B4      net (fanout=2)        0.825   XLXI_64/XLXI_1/XLXI_309/XLXI_73/S2<11>
    SLICE_X37Y21.B       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>4
    SLICE_X37Y21.A5      net (fanout=1)        0.230   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>3
    SLICE_X37Y21.A       Tilo                  0.259   XLXI_64/XLXI_2/XLXI_1/state_FSM_FFd3
                                                       XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>6
    SLICE_X35Y21.D2      net (fanout=2)        0.739   XLXI_64/XLXI_1/XLXI_309/XLXI_71/bZero<31>5
    SLICE_X35Y21.D       Tilo                  0.259   XLXI_64/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_64/XLXI_1/XLXI_25/Mmux_O113_SW1
    SLICE_X31Y19.A3      net (fanout=2)        0.836   N137
    SLICE_X31Y19.CLK     Tas                   0.373   XLXI_64/XLXI_1/XLXI_17/DOUT<1>
                                                       XLXI_64/XLXI_1/XLXI_18/Mmux_O110
                                                       XLXI_64/XLXI_1/XLXI_17/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.091ns (3.661ns logic, 7.430ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 86 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_64/XLXI_1/XLXI_2/XLXI_1/ram00/O7 (SLICE_X38Y18.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_64/XLXI_1/XLXI_1/DOUT_7 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_2/XLXI_1/ram00/O7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.044 - 0.040)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_64/XLXI_1/XLXI_1/DOUT_7 to XLXI_64/XLXI_1/XLXI_2/XLXI_1/ram00/O7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y19.DQ      Tcko                  0.198   XLXI_64/XLXI_1/XLXI_1/DOUT<7>
                                                       XLXI_64/XLXI_1/XLXI_1/DOUT_7
    SLICE_X38Y18.DX      net (fanout=3)        0.229   XLXI_64/XLXI_1/XLXI_1/DOUT<7>
    SLICE_X38Y18.CLK     Tdh         (-Th)     0.081   XLXI_64/XLXI_1/XLXI_3/DOUT<5>
                                                       XLXI_64/XLXI_1/XLXI_2/XLXI_1/ram00/O7
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.117ns logic, 0.229ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_64/XLXI_1/XLXI_2/XLXI_3/ram11/O6 (SLICE_X42Y25.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_64/XLXI_1/XLXI_1/DOUT_30 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_2/XLXI_3/ram11/O6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.122 - 0.105)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_64/XLXI_1/XLXI_1/DOUT_30 to XLXI_64/XLXI_1/XLXI_2/XLXI_3/ram11/O6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y24.AQ      Tcko                  0.200   XLXI_64/XLXI_1/XLXI_1/DOUT<31>
                                                       XLXI_64/XLXI_1/XLXI_1/DOUT_30
    SLICE_X42Y25.AI      net (fanout=3)        0.167   XLXI_64/XLXI_1/XLXI_1/DOUT<30>
    SLICE_X42Y25.CLK     Tdh         (-Th)     0.004   D<24>
                                                       XLXI_64/XLXI_1/XLXI_2/XLXI_3/ram11/O6
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (0.196ns logic, 0.167ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_64/XLXI_1/XLXI_2/XLXI_1/ram00/O6 (SLICE_X38Y18.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_64/XLXI_1/XLXI_1/DOUT_6 (FF)
  Destination:          XLXI_64/XLXI_1/XLXI_2/XLXI_1/ram00/O6 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.044 - 0.040)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_64/XLXI_1/XLXI_1/DOUT_6 to XLXI_64/XLXI_1/XLXI_2/XLXI_1/ram00/O6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y19.CQ      Tcko                  0.198   XLXI_64/XLXI_1/XLXI_1/DOUT<7>
                                                       XLXI_64/XLXI_1/XLXI_1/DOUT_6
    SLICE_X38Y18.CI      net (fanout=3)        0.134   XLXI_64/XLXI_1/XLXI_1/DOUT<6>
    SLICE_X38Y18.CLK     Tdh         (-Th)    -0.024   XLXI_64/XLXI_1/XLXI_3/DOUT<5>
                                                       XLXI_64/XLXI_1/XLXI_2/XLXI_1/ram00/O6
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.222ns logic, 0.134ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 86 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.961ns (period - min period limit)
  Period: 11.627ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sdClkFb_i_BUFGP/BUFG/I0
  Logical resource: sdClkFb_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: sdClkFb_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 10.370ns (period - min period limit)
  Period: 11.627ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_64/XLXI_1/XLXI_4/DOUT<14>/CLK
  Logical resource: XLXI_64/XLXI_1/XLXI_2/XLXI_2/ram11/O7/CLK
  Location pin: SLICE_X30Y22.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------
Slack: 10.370ns (period - min period limit)
  Period: 11.627ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_64/XLXI_1/XLXI_4/DOUT<14>/CLK
  Logical resource: XLXI_64/XLXI_1/XLXI_2/XLXI_2/ram10/O6/CLK
  Location pin: SLICE_X30Y22.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkN_s" TS_fpgaClk_i *         5 PHASE 8.33333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP "XLXI_23_u0_genClkN_s" TS_fpgaClk_i *
        5 PHASE 8.33333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 14.626ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK1
  Logical resource: XLXI_23/u0/u1/u1/CK1
  Location pin: OLOGIC_X23Y34.CLK1
  Clock network: XLXI_23/u0/genClkN_s_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkP_s" TS_fpgaClk_i *         5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP "XLXI_23_u0_genClkP_s" TS_fpgaClk_i *
        5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 14.417ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK0
  Logical resource: XLXI_23/u0/u1/u1/CK0
  Location pin: OLOGIC_X23Y34.CLK0
  Clock network: XLXI_23/u0/genClkP_s_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpgaClk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpgaClk_i                   |     83.333ns|     32.000ns|     13.330ns|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkN_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkP_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |   11.358|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17022010 paths, 0 nets, and 4822 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 13 15:59:26 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4618 MB



