// Seed: 2652156054
module module_0 (
    output tri id_0
    , id_2
);
  wire id_3 = id_2;
  assign module_2.id_4 = 0;
  logic [-1 : 1] id_4[1 : (  1  )];
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7
);
  assign id_3 = 1 == -1;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    output uwire id_0,
    output tri1  id_1,
    input  wire  id_2,
    output uwire id_3,
    input  wire  id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (id_3);
  wor id_8 = -1;
endmodule
