cocci_test_suite() {
	const u8 *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 963 */;
	struct mipi_dsi_packet *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 962 */;
	unsigned int cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 885 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 884 */;
	u32 cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 748 */;
	const unsigned int *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 693 */;
	unsigned long cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 653 */;
	const unsigned long cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 620 */[];
	u64 cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 557 */;
	u16 cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 549 */;
	u8 cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 547 */;
	u8 *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 542 */;
	u16 *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 542 */;
	const struct of_device_id cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 507 */[];
	const struct exynos_dsi_driver_data cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 451 */;
	const unsigned int cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 415 */[];
	enum reg_value_idx{RESET_TYPE, PLL_TIMER, STOP_STATE_CNT, PHYCTRL_ULPS_EXIT, PHYCTRL_VREG_LP, PHYCTRL_SLEW_UP, PHYTIMING_LPX, PHYTIMING_HS_EXIT, PHYTIMING_CLK_PREPARE, PHYTIMING_CLK_ZERO, PHYTIMING_CLK_POST, PHYTIMING_CLK_TRAIL, PHYTIMING_HS_PREPARE, PHYTIMING_HS_ZERO, PHYTIMING_HS_TRAIL,} cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 379 */;
	enum reg_idx cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 326 */;
	enum reg_idx{DSIM_STATUS_REG, DSIM_SWRST_REG, DSIM_CLKCTRL_REG, DSIM_TIMEOUT_REG, DSIM_CONFIG_REG, DSIM_ESCMODE_REG, DSIM_MDRESOL_REG, DSIM_MVPORCH_REG, DSIM_MHPORCH_REG, DSIM_MSYNC_REG, DSIM_INTSRC_REG, DSIM_INTMSK_REG, DSIM_PKTHDR_REG, DSIM_PAYLOAD_REG, DSIM_RXFIFO_REG, DSIM_FIFOCTRL_REG, DSIM_PLLCTRL_REG, DSIM_PHYCTRL_REG, DSIM_PHYTIMING_REG, DSIM_PHYTIMING1_REG, DSIM_PHYTIMING2_REG, NUM_REGS,} cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 294 */;
	struct exynos_dsi cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 291 */;
	struct exynos_dsi *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 289 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 289 */;
	struct exynos_dsi {
		struct drm_encoder encoder;
		struct mipi_dsi_host dsi_host;
		struct drm_connector connector;
		struct drm_panel *panel;
		struct drm_bridge *out_bridge;
		struct device *dev;
		void __iomem *reg_base;
		struct phy *phy;
		struct clk **clks;
		struct regulator_bulk_data supplies[2];
		int irq;
		int te_gpio;
		u32 pll_clk_rate;
		u32 burst_clk_rate;
		u32 esc_clk_rate;
		u32 lanes;
		u32 mode_flags;
		u32 format;
		int state;
		struct drm_property *brightness;
		struct completion completed;
		spinlock_t transfer_lock;
		struct list_head transfer_list;
		const struct exynos_dsi_driver_data *driver_data;
		struct device_node *in_bridge_node;
	} cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 253 */;
	struct exynos_dsi_driver_data {
		const unsigned int *reg_ofs;
		unsigned int plltmr_reg;
		unsigned int has_freqband:1;
		unsigned int has_clklane_stop:1;
		unsigned int num_clks;
		unsigned int max_freq;
		unsigned int wait_for_reset;
		unsigned int num_bits_resol;
		const unsigned int *reg_values;
	} cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 241 */;
	struct exynos_dsi_transfer {
		struct list_head list;
		struct completion completed;
		int result;
		struct mipi_dsi_packet packet;
		u16 flags;
		u16 tx_done;
		u8 *rx_payload;
		u16 rx_len;
		u16 rx_done;
	} cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 223 */;
	enum exynos_dsi_transfer_type{EXYNOS_DSI_TX, EXYNOS_DSI_RX,} cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 218 */;
	char *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 214 */[5];
	struct platform_driver cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1899 */;
	int __maybe_unused cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1858 */;
	struct resource *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1724 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1721 */;
	const struct component_ops cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1716 */;
	struct drm_bridge *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1684 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1683 */;
	void *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1679 */;
	struct device *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1678 */;
	int cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1678 */;
	struct device_node *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1655 */;
	enum{DSI_PORT_IN, DSI_PORT_OUT,} cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1647 */;
	const char *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1637 */;
	u32 *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1637 */;
	const struct device_node *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1636 */;
	const struct mipi_dsi_host_ops cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1630 */;
	struct exynos_dsi_transfer cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1605 */;
	const struct mipi_dsi_msg *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1602 */;
	ssize_t cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1601 */;
	struct mipi_dsi_device *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1514 */;
	struct mipi_dsi_host *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1513 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1507 */;
	const struct drm_encoder_helper_funcs cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1502 */;
	const struct drm_connector_helper_funcs cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1469 */;
	const struct drm_connector_funcs cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1450 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1443 */;
	void cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1443 */;
	bool cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1438 */;
	enum drm_connector_status cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1437 */;
	const struct exynos_dsi_driver_data *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1314 */;
	unsigned long int cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1259 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1252 */;
	struct exynos_dsi_transfer *cocci_id/* drivers/gpu/drm/exynos/exynos_drm_dsi.c 1021 */;
}
