{"auto_keywords": [{"score": 0.03709788182167048, "phrase": "availability"}, {"score": 0.00481495049065317, "phrase": "configurable_and_strong_ras_solution"}, {"score": 0.004641351004344458, "phrase": "die-stacked_dram_caches._die-stacked_memory's_resiliency"}, {"score": 0.0036553070575015344, "phrase": "details_how_to_provide_practical_and_cost-effective_reliability"}, {"score": 0.0031553611552558986, "phrase": "die-stacked"}, {"score": 0.002878140062594849, "phrase": "proposed_approach"}, {"score": 0.002723607240517261, "phrase": "varying_levels"}, {"score": 0.0021049977753042253, "phrase": "commodity_non-error-correcting_code_dram_stacks."}], "paper_keywords": [""], "paper_abstract": "DIE-STACKED MEMORY'S RESILIENCY PROBLEM WILL BECOME IMPORTANT BECAUSE OF ITS LACK OF SERVICEABILITY. THIS ARTICLE DETAILS HOW TO PROVIDE PRACTICAL AND COST-EFFECTIVE RELIABILITY, AVAILABILITY, AND SERVICEABILITY SUPPORT FOR DIE-STACKED DRAM CACHE ARCHITECTURES. THE PROPOSED APPROACH CAN PROVIDE VARYING LEVELS OF PROTECTION, FROM FINE-GRAINED SINGLE-BIT UPSETS TO COARSER-GRAINED FAULTS WITHIN THE CONSTRAINTS OF COMMODITY NON-ERROR-CORRECTING CODE DRAM STACKS.", "paper_title": "A CONFIGURABLE AND STRONG RAS SOLUTION FOR DIE-STACKED DRAM CACHES", "paper_id": "WOS:000337895100009"}