module alu (in, out);
	input logic in;
	output logic out;
	assign out = in;

endmodule
