<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › include › asm › cpufeature.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cpufeature.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Defines x86 CPU feature bits</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_X86_CPUFEATURE_H</span>
<span class="cp">#define _ASM_X86_CPUFEATURE_H</span>

<span class="cp">#include &lt;asm/required-features.h&gt;</span>

<span class="cp">#define NCAPINTS	10	</span><span class="cm">/* N 32-bit words worth of info */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Note: If the comment begins with a quoted string, that string is used</span>
<span class="cm"> * in /proc/cpuinfo instead of the macro name.  If the string is &quot;&quot;,</span>
<span class="cm"> * this feature bit is not displayed in /proc/cpuinfo at all.</span>
<span class="cm"> */</span>

<span class="cm">/* Intel-defined CPU features, CPUID level 0x00000001 (edx), word 0 */</span>
<span class="cp">#define X86_FEATURE_FPU		(0*32+ 0) </span><span class="cm">/* Onboard FPU */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_VME		(0*32+ 1) </span><span class="cm">/* Virtual Mode Extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_DE		(0*32+ 2) </span><span class="cm">/* Debugging Extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PSE		(0*32+ 3) </span><span class="cm">/* Page Size Extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_TSC		(0*32+ 4) </span><span class="cm">/* Time Stamp Counter */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MSR		(0*32+ 5) </span><span class="cm">/* Model-Specific Registers */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PAE		(0*32+ 6) </span><span class="cm">/* Physical Address Extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MCE		(0*32+ 7) </span><span class="cm">/* Machine Check Exception */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CX8		(0*32+ 8) </span><span class="cm">/* CMPXCHG8 instruction */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_APIC	(0*32+ 9) </span><span class="cm">/* Onboard APIC */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SEP		(0*32+11) </span><span class="cm">/* SYSENTER/SYSEXIT */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MTRR	(0*32+12) </span><span class="cm">/* Memory Type Range Registers */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PGE		(0*32+13) </span><span class="cm">/* Page Global Enable */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MCA		(0*32+14) </span><span class="cm">/* Machine Check Architecture */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CMOV	(0*32+15) </span><span class="cm">/* CMOV instructions */</span><span class="cp"></span>
					  <span class="cm">/* (plus FCMOVcc, FCOMI with FPU) */</span>
<span class="cp">#define X86_FEATURE_PAT		(0*32+16) </span><span class="cm">/* Page Attribute Table */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PSE36	(0*32+17) </span><span class="cm">/* 36-bit PSEs */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PN		(0*32+18) </span><span class="cm">/* Processor serial number */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CLFLSH	(0*32+19) </span><span class="cm">/* &quot;clflush&quot; CLFLUSH instruction */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_DS		(0*32+21) </span><span class="cm">/* &quot;dts&quot; Debug Store */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_ACPI	(0*32+22) </span><span class="cm">/* ACPI via MSR */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MMX		(0*32+23) </span><span class="cm">/* Multimedia Extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_FXSR	(0*32+24) </span><span class="cm">/* FXSAVE/FXRSTOR, CR4.OSFXSR */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XMM		(0*32+25) </span><span class="cm">/* &quot;sse&quot; */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XMM2	(0*32+26) </span><span class="cm">/* &quot;sse2&quot; */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SELFSNOOP	(0*32+27) </span><span class="cm">/* &quot;ss&quot; CPU self snoop */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_HT		(0*32+28) </span><span class="cm">/* Hyper-Threading */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_ACC		(0*32+29) </span><span class="cm">/* &quot;tm&quot; Automatic clock control */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_IA64	(0*32+30) </span><span class="cm">/* IA-64 processor */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PBE		(0*32+31) </span><span class="cm">/* Pending Break Enable */</span><span class="cp"></span>

<span class="cm">/* AMD-defined CPU features, CPUID level 0x80000001, word 1 */</span>
<span class="cm">/* Don&#39;t duplicate feature flags which are redundant with Intel! */</span>
<span class="cp">#define X86_FEATURE_SYSCALL	(1*32+11) </span><span class="cm">/* SYSCALL/SYSRET */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MP		(1*32+19) </span><span class="cm">/* MP Capable. */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_NX		(1*32+20) </span><span class="cm">/* Execute Disable */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MMXEXT	(1*32+22) </span><span class="cm">/* AMD MMX extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_FXSR_OPT	(1*32+25) </span><span class="cm">/* FXSAVE/FXRSTOR optimizations */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_GBPAGES	(1*32+26) </span><span class="cm">/* &quot;pdpe1gb&quot; GB pages */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_RDTSCP	(1*32+27) </span><span class="cm">/* RDTSCP */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_LM		(1*32+29) </span><span class="cm">/* Long Mode (x86-64) */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_3DNOWEXT	(1*32+30) </span><span class="cm">/* AMD 3DNow! extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_3DNOW	(1*32+31) </span><span class="cm">/* 3DNow! */</span><span class="cp"></span>

<span class="cm">/* Transmeta-defined CPU features, CPUID level 0x80860001, word 2 */</span>
<span class="cp">#define X86_FEATURE_RECOVERY	(2*32+ 0) </span><span class="cm">/* CPU in recovery mode */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_LONGRUN	(2*32+ 1) </span><span class="cm">/* Longrun power control */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_LRTI	(2*32+ 3) </span><span class="cm">/* LongRun table interface */</span><span class="cp"></span>

<span class="cm">/* Other features, Linux-defined mapping, word 3 */</span>
<span class="cm">/* This range is used for feature bits which conflict or are synthesized */</span>
<span class="cp">#define X86_FEATURE_CXMMX	(3*32+ 0) </span><span class="cm">/* Cyrix MMX extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_K6_MTRR	(3*32+ 1) </span><span class="cm">/* AMD K6 nonstandard MTRRs */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CYRIX_ARR	(3*32+ 2) </span><span class="cm">/* Cyrix ARRs (= MTRRs) */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CENTAUR_MCR	(3*32+ 3) </span><span class="cm">/* Centaur MCRs (= MTRRs) */</span><span class="cp"></span>
<span class="cm">/* cpu types for specific tunings: */</span>
<span class="cp">#define X86_FEATURE_K8		(3*32+ 4) </span><span class="cm">/* &quot;&quot; Opteron, Athlon64 */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_K7		(3*32+ 5) </span><span class="cm">/* &quot;&quot; Athlon */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_P3		(3*32+ 6) </span><span class="cm">/* &quot;&quot; P3 */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_P4		(3*32+ 7) </span><span class="cm">/* &quot;&quot; P4 */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CONSTANT_TSC (3*32+ 8) </span><span class="cm">/* TSC ticks at a constant rate */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_UP		(3*32+ 9) </span><span class="cm">/* smp kernel running on up */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_FXSAVE_LEAK (3*32+10) </span><span class="cm">/* &quot;&quot; FXSAVE leaks FOP/FIP/FOP */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_ARCH_PERFMON (3*32+11) </span><span class="cm">/* Intel Architectural PerfMon */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PEBS	(3*32+12) </span><span class="cm">/* Precise-Event Based Sampling */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_BTS		(3*32+13) </span><span class="cm">/* Branch Trace Store */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SYSCALL32	(3*32+14) </span><span class="cm">/* &quot;&quot; syscall in ia32 userspace */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SYSENTER32	(3*32+15) </span><span class="cm">/* &quot;&quot; sysenter in ia32 userspace */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_REP_GOOD	(3*32+16) </span><span class="cm">/* rep microcode works well */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MFENCE_RDTSC (3*32+17) </span><span class="cm">/* &quot;&quot; Mfence synchronizes RDTSC */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_LFENCE_RDTSC (3*32+18) </span><span class="cm">/* &quot;&quot; Lfence synchronizes RDTSC */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_11AP	(3*32+19) </span><span class="cm">/* &quot;&quot; Bad local APIC aka 11AP */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_NOPL	(3*32+20) </span><span class="cm">/* The NOPL (0F 1F) instructions */</span><span class="cp"></span>
					  <span class="cm">/* 21 available, was AMD_C1E */</span>
<span class="cp">#define X86_FEATURE_XTOPOLOGY	(3*32+22) </span><span class="cm">/* cpu topology enum extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_TSC_RELIABLE (3*32+23) </span><span class="cm">/* TSC is known to be reliable */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_NONSTOP_TSC	(3*32+24) </span><span class="cm">/* TSC does not stop in C states */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CLFLUSH_MONITOR (3*32+25) </span><span class="cm">/* &quot;&quot; clflush reqd with monitor */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_EXTD_APICID	(3*32+26) </span><span class="cm">/* has extended APICID (8 bits) */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_AMD_DCM     (3*32+27) </span><span class="cm">/* multi-node processor */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_APERFMPERF	(3*32+28) </span><span class="cm">/* APERFMPERF */</span><span class="cp"></span>

<span class="cm">/* Intel-defined CPU features, CPUID level 0x00000001 (ecx), word 4 */</span>
<span class="cp">#define X86_FEATURE_XMM3	(4*32+ 0) </span><span class="cm">/* &quot;pni&quot; SSE-3 */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PCLMULQDQ	(4*32+ 1) </span><span class="cm">/* PCLMULQDQ instruction */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_DTES64	(4*32+ 2) </span><span class="cm">/* 64-bit Debug Store */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MWAIT	(4*32+ 3) </span><span class="cm">/* &quot;monitor&quot; Monitor/Mwait support */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_DSCPL	(4*32+ 4) </span><span class="cm">/* &quot;ds_cpl&quot; CPL Qual. Debug Store */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_VMX		(4*32+ 5) </span><span class="cm">/* Hardware virtualization */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SMX		(4*32+ 6) </span><span class="cm">/* Safer mode */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_EST		(4*32+ 7) </span><span class="cm">/* Enhanced SpeedStep */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_TM2		(4*32+ 8) </span><span class="cm">/* Thermal Monitor 2 */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SSSE3	(4*32+ 9) </span><span class="cm">/* Supplemental SSE-3 */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CID		(4*32+10) </span><span class="cm">/* Context ID */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_FMA		(4*32+12) </span><span class="cm">/* Fused multiply-add */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CX16	(4*32+13) </span><span class="cm">/* CMPXCHG16B */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XTPR	(4*32+14) </span><span class="cm">/* Send Task Priority Messages */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PDCM	(4*32+15) </span><span class="cm">/* Performance Capabilities */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PCID	(4*32+17) </span><span class="cm">/* Process Context Identifiers */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_DCA		(4*32+18) </span><span class="cm">/* Direct Cache Access */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XMM4_1	(4*32+19) </span><span class="cm">/* &quot;sse4_1&quot; SSE-4.1 */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XMM4_2	(4*32+20) </span><span class="cm">/* &quot;sse4_2&quot; SSE-4.2 */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_X2APIC	(4*32+21) </span><span class="cm">/* x2APIC */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MOVBE	(4*32+22) </span><span class="cm">/* MOVBE instruction */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_POPCNT      (4*32+23) </span><span class="cm">/* POPCNT instruction */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_TSC_DEADLINE_TIMER	(4*32+24) </span><span class="cm">/* Tsc deadline timer */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_AES		(4*32+25) </span><span class="cm">/* AES instructions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XSAVE	(4*32+26) </span><span class="cm">/* XSAVE/XRSTOR/XSETBV/XGETBV */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_OSXSAVE	(4*32+27) </span><span class="cm">/* &quot;&quot; XSAVE enabled in the OS */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_AVX		(4*32+28) </span><span class="cm">/* Advanced Vector Extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_F16C	(4*32+29) </span><span class="cm">/* 16-bit fp conversions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_RDRAND	(4*32+30) </span><span class="cm">/* The RDRAND instruction */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_HYPERVISOR	(4*32+31) </span><span class="cm">/* Running on a hypervisor */</span><span class="cp"></span>

<span class="cm">/* VIA/Cyrix/Centaur-defined CPU features, CPUID level 0xC0000001, word 5 */</span>
<span class="cp">#define X86_FEATURE_XSTORE	(5*32+ 2) </span><span class="cm">/* &quot;rng&quot; RNG present (xstore) */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XSTORE_EN	(5*32+ 3) </span><span class="cm">/* &quot;rng_en&quot; RNG enabled */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XCRYPT	(5*32+ 6) </span><span class="cm">/* &quot;ace&quot; on-CPU crypto (xcrypt) */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XCRYPT_EN	(5*32+ 7) </span><span class="cm">/* &quot;ace_en&quot; on-CPU crypto enabled */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_ACE2	(5*32+ 8) </span><span class="cm">/* Advanced Cryptography Engine v2 */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_ACE2_EN	(5*32+ 9) </span><span class="cm">/* ACE v2 enabled */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PHE		(5*32+10) </span><span class="cm">/* PadLock Hash Engine */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PHE_EN	(5*32+11) </span><span class="cm">/* PHE enabled */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PMM		(5*32+12) </span><span class="cm">/* PadLock Montgomery Multiplier */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PMM_EN	(5*32+13) </span><span class="cm">/* PMM enabled */</span><span class="cp"></span>

<span class="cm">/* More extended AMD flags: CPUID level 0x80000001, ecx, word 6 */</span>
<span class="cp">#define X86_FEATURE_LAHF_LM	(6*32+ 0) </span><span class="cm">/* LAHF/SAHF in long mode */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CMP_LEGACY	(6*32+ 1) </span><span class="cm">/* If yes HyperThreading not valid */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SVM		(6*32+ 2) </span><span class="cm">/* Secure virtual machine */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_EXTAPIC	(6*32+ 3) </span><span class="cm">/* Extended APIC space */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CR8_LEGACY	(6*32+ 4) </span><span class="cm">/* CR8 in 32-bit mode */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_ABM		(6*32+ 5) </span><span class="cm">/* Advanced bit manipulation */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SSE4A	(6*32+ 6) </span><span class="cm">/* SSE-4A */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_MISALIGNSSE (6*32+ 7) </span><span class="cm">/* Misaligned SSE mode */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_3DNOWPREFETCH (6*32+ 8) </span><span class="cm">/* 3DNow prefetch instructions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_OSVW	(6*32+ 9) </span><span class="cm">/* OS Visible Workaround */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_IBS		(6*32+10) </span><span class="cm">/* Instruction Based Sampling */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XOP		(6*32+11) </span><span class="cm">/* extended AVX instructions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SKINIT	(6*32+12) </span><span class="cm">/* SKINIT/STGI instructions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_WDT		(6*32+13) </span><span class="cm">/* Watchdog timer */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_LWP		(6*32+15) </span><span class="cm">/* Light Weight Profiling */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_FMA4	(6*32+16) </span><span class="cm">/* 4 operands MAC instructions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_TCE		(6*32+17) </span><span class="cm">/* translation cache extension */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_NODEID_MSR	(6*32+19) </span><span class="cm">/* NodeId MSR */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_TBM		(6*32+21) </span><span class="cm">/* trailing bit manipulations */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_TOPOEXT	(6*32+22) </span><span class="cm">/* topology extensions CPUID leafs */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PERFCTR_CORE (6*32+23) </span><span class="cm">/* core performance counter extensions */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Auxiliary flags: Linux defined - For features scattered in various</span>
<span class="cm"> * CPUID levels like 0x6, 0xA etc, word 7</span>
<span class="cm"> */</span>
<span class="cp">#define X86_FEATURE_IDA		(7*32+ 0) </span><span class="cm">/* Intel Dynamic Acceleration */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_ARAT	(7*32+ 1) </span><span class="cm">/* Always Running APIC Timer */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_CPB		(7*32+ 2) </span><span class="cm">/* AMD Core Performance Boost */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_EPB		(7*32+ 3) </span><span class="cm">/* IA32_ENERGY_PERF_BIAS support */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_XSAVEOPT	(7*32+ 4) </span><span class="cm">/* Optimized Xsave */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PLN		(7*32+ 5) </span><span class="cm">/* Intel Power Limit Notification */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PTS		(7*32+ 6) </span><span class="cm">/* Intel Package Thermal Status */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_DTHERM	(7*32+ 7) </span><span class="cm">/* Digital Thermal Sensor */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_HW_PSTATE	(7*32+ 8) </span><span class="cm">/* AMD HW-PState */</span><span class="cp"></span>

<span class="cm">/* Virtualization flags: Linux defined, word 8 */</span>
<span class="cp">#define X86_FEATURE_TPR_SHADOW  (8*32+ 0) </span><span class="cm">/* Intel TPR Shadow */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_VNMI        (8*32+ 1) </span><span class="cm">/* Intel Virtual NMI */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_FLEXPRIORITY (8*32+ 2) </span><span class="cm">/* Intel FlexPriority */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_EPT         (8*32+ 3) </span><span class="cm">/* Intel Extended Page Table */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_VPID        (8*32+ 4) </span><span class="cm">/* Intel Virtual Processor ID */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_NPT		(8*32+ 5) </span><span class="cm">/* AMD Nested Page Table support */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_LBRV	(8*32+ 6) </span><span class="cm">/* AMD LBR Virtualization support */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SVML	(8*32+ 7) </span><span class="cm">/* &quot;svm_lock&quot; AMD SVM locking MSR */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_NRIPS	(8*32+ 8) </span><span class="cm">/* &quot;nrip_save&quot; AMD SVM next_rip save */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_TSCRATEMSR  (8*32+ 9) </span><span class="cm">/* &quot;tsc_scale&quot; AMD TSC scaling support */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_VMCBCLEAN   (8*32+10) </span><span class="cm">/* &quot;vmcb_clean&quot; AMD VMCB clean bits support */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_FLUSHBYASID (8*32+11) </span><span class="cm">/* AMD flush-by-ASID support */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_DECODEASSISTS (8*32+12) </span><span class="cm">/* AMD Decode Assists support */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PAUSEFILTER (8*32+13) </span><span class="cm">/* AMD filtered pause intercept */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_PFTHRESHOLD (8*32+14) </span><span class="cm">/* AMD pause filter threshold */</span><span class="cp"></span>


<span class="cm">/* Intel-defined CPU features, CPUID level 0x00000007:0 (ebx), word 9 */</span>
<span class="cp">#define X86_FEATURE_FSGSBASE	(9*32+ 0) </span><span class="cm">/* {RD/WR}{FS/GS}BASE instructions*/</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_BMI1	(9*32+ 3) </span><span class="cm">/* 1st group bit manipulation extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_HLE		(9*32+ 4) </span><span class="cm">/* Hardware Lock Elision */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_AVX2	(9*32+ 5) </span><span class="cm">/* AVX2 instructions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_SMEP	(9*32+ 7) </span><span class="cm">/* Supervisor Mode Execution Protection */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_BMI2	(9*32+ 8) </span><span class="cm">/* 2nd group bit manipulation extensions */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_ERMS	(9*32+ 9) </span><span class="cm">/* Enhanced REP MOVSB/STOSB */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_INVPCID	(9*32+10) </span><span class="cm">/* Invalidate Processor Context ID */</span><span class="cp"></span>
<span class="cp">#define X86_FEATURE_RTM		(9*32+11) </span><span class="cm">/* Restricted Transactional Memory */</span><span class="cp"></span>

<span class="cp">#if defined(__KERNEL__) &amp;&amp; !defined(__ASSEMBLY__)</span>

<span class="cp">#include &lt;asm/asm.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="k">extern</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">x86_cap_flags</span><span class="p">[</span><span class="n">NCAPINTS</span><span class="o">*</span><span class="mi">32</span><span class="p">];</span>
<span class="k">extern</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">x86_power_flags</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>

<span class="cp">#define test_cpu_cap(c, bit)						\</span>
<span class="cp">	 test_bit(bit, (unsigned long *)((c)-&gt;x86_capability))</span>

<span class="cp">#define REQUIRED_MASK_BIT_SET(bit)					\</span>
<span class="cp">	 ( (((bit)&gt;&gt;5)==0 &amp;&amp; (1UL&lt;&lt;((bit)&amp;31) &amp; REQUIRED_MASK0)) ||	\</span>
<span class="cp">	   (((bit)&gt;&gt;5)==1 &amp;&amp; (1UL&lt;&lt;((bit)&amp;31) &amp; REQUIRED_MASK1)) ||	\</span>
<span class="cp">	   (((bit)&gt;&gt;5)==2 &amp;&amp; (1UL&lt;&lt;((bit)&amp;31) &amp; REQUIRED_MASK2)) ||	\</span>
<span class="cp">	   (((bit)&gt;&gt;5)==3 &amp;&amp; (1UL&lt;&lt;((bit)&amp;31) &amp; REQUIRED_MASK3)) ||	\</span>
<span class="cp">	   (((bit)&gt;&gt;5)==4 &amp;&amp; (1UL&lt;&lt;((bit)&amp;31) &amp; REQUIRED_MASK4)) ||	\</span>
<span class="cp">	   (((bit)&gt;&gt;5)==5 &amp;&amp; (1UL&lt;&lt;((bit)&amp;31) &amp; REQUIRED_MASK5)) ||	\</span>
<span class="cp">	   (((bit)&gt;&gt;5)==6 &amp;&amp; (1UL&lt;&lt;((bit)&amp;31) &amp; REQUIRED_MASK6)) ||	\</span>
<span class="cp">	   (((bit)&gt;&gt;5)==7 &amp;&amp; (1UL&lt;&lt;((bit)&amp;31) &amp; REQUIRED_MASK7)) ||	\</span>
<span class="cp">	   (((bit)&gt;&gt;5)==8 &amp;&amp; (1UL&lt;&lt;((bit)&amp;31) &amp; REQUIRED_MASK8)) ||	\</span>
<span class="cp">	   (((bit)&gt;&gt;5)==9 &amp;&amp; (1UL&lt;&lt;((bit)&amp;31) &amp; REQUIRED_MASK9)) )</span>

<span class="cp">#define cpu_has(c, bit)							\</span>
<span class="cp">	(__builtin_constant_p(bit) &amp;&amp; REQUIRED_MASK_BIT_SET(bit) ? 1 :	\</span>
<span class="cp">	 test_cpu_cap(c, bit))</span>

<span class="cp">#define this_cpu_has(bit)						\</span>
<span class="cp">	(__builtin_constant_p(bit) &amp;&amp; REQUIRED_MASK_BIT_SET(bit) ? 1 : 	\</span>
<span class="cp">	 x86_this_cpu_test_bit(bit, (unsigned long *)&amp;cpu_info.x86_capability))</span>

<span class="cp">#define boot_cpu_has(bit)	cpu_has(&amp;boot_cpu_data, bit)</span>

<span class="cp">#define set_cpu_cap(c, bit)	set_bit(bit, (unsigned long *)((c)-&gt;x86_capability))</span>
<span class="cp">#define clear_cpu_cap(c, bit)	clear_bit(bit, (unsigned long *)((c)-&gt;x86_capability))</span>
<span class="cp">#define setup_clear_cpu_cap(bit) do { \</span>
<span class="cp">	clear_cpu_cap(&amp;boot_cpu_data, bit);	\</span>
<span class="cp">	set_bit(bit, (unsigned long *)cpu_caps_cleared); \</span>
<span class="cp">} while (0)</span>
<span class="cp">#define setup_force_cpu_cap(bit) do { \</span>
<span class="cp">	set_cpu_cap(&amp;boot_cpu_data, bit);	\</span>
<span class="cp">	set_bit(bit, (unsigned long *)cpu_caps_set);	\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define cpu_has_fpu		boot_cpu_has(X86_FEATURE_FPU)</span>
<span class="cp">#define cpu_has_vme		boot_cpu_has(X86_FEATURE_VME)</span>
<span class="cp">#define cpu_has_de		boot_cpu_has(X86_FEATURE_DE)</span>
<span class="cp">#define cpu_has_pse		boot_cpu_has(X86_FEATURE_PSE)</span>
<span class="cp">#define cpu_has_tsc		boot_cpu_has(X86_FEATURE_TSC)</span>
<span class="cp">#define cpu_has_pae		boot_cpu_has(X86_FEATURE_PAE)</span>
<span class="cp">#define cpu_has_pge		boot_cpu_has(X86_FEATURE_PGE)</span>
<span class="cp">#define cpu_has_apic		boot_cpu_has(X86_FEATURE_APIC)</span>
<span class="cp">#define cpu_has_sep		boot_cpu_has(X86_FEATURE_SEP)</span>
<span class="cp">#define cpu_has_mtrr		boot_cpu_has(X86_FEATURE_MTRR)</span>
<span class="cp">#define cpu_has_mmx		boot_cpu_has(X86_FEATURE_MMX)</span>
<span class="cp">#define cpu_has_fxsr		boot_cpu_has(X86_FEATURE_FXSR)</span>
<span class="cp">#define cpu_has_xmm		boot_cpu_has(X86_FEATURE_XMM)</span>
<span class="cp">#define cpu_has_xmm2		boot_cpu_has(X86_FEATURE_XMM2)</span>
<span class="cp">#define cpu_has_xmm3		boot_cpu_has(X86_FEATURE_XMM3)</span>
<span class="cp">#define cpu_has_ssse3		boot_cpu_has(X86_FEATURE_SSSE3)</span>
<span class="cp">#define cpu_has_aes		boot_cpu_has(X86_FEATURE_AES)</span>
<span class="cp">#define cpu_has_avx		boot_cpu_has(X86_FEATURE_AVX)</span>
<span class="cp">#define cpu_has_ht		boot_cpu_has(X86_FEATURE_HT)</span>
<span class="cp">#define cpu_has_mp		boot_cpu_has(X86_FEATURE_MP)</span>
<span class="cp">#define cpu_has_nx		boot_cpu_has(X86_FEATURE_NX)</span>
<span class="cp">#define cpu_has_k6_mtrr		boot_cpu_has(X86_FEATURE_K6_MTRR)</span>
<span class="cp">#define cpu_has_cyrix_arr	boot_cpu_has(X86_FEATURE_CYRIX_ARR)</span>
<span class="cp">#define cpu_has_centaur_mcr	boot_cpu_has(X86_FEATURE_CENTAUR_MCR)</span>
<span class="cp">#define cpu_has_xstore		boot_cpu_has(X86_FEATURE_XSTORE)</span>
<span class="cp">#define cpu_has_xstore_enabled	boot_cpu_has(X86_FEATURE_XSTORE_EN)</span>
<span class="cp">#define cpu_has_xcrypt		boot_cpu_has(X86_FEATURE_XCRYPT)</span>
<span class="cp">#define cpu_has_xcrypt_enabled	boot_cpu_has(X86_FEATURE_XCRYPT_EN)</span>
<span class="cp">#define cpu_has_ace2		boot_cpu_has(X86_FEATURE_ACE2)</span>
<span class="cp">#define cpu_has_ace2_enabled	boot_cpu_has(X86_FEATURE_ACE2_EN)</span>
<span class="cp">#define cpu_has_phe		boot_cpu_has(X86_FEATURE_PHE)</span>
<span class="cp">#define cpu_has_phe_enabled	boot_cpu_has(X86_FEATURE_PHE_EN)</span>
<span class="cp">#define cpu_has_pmm		boot_cpu_has(X86_FEATURE_PMM)</span>
<span class="cp">#define cpu_has_pmm_enabled	boot_cpu_has(X86_FEATURE_PMM_EN)</span>
<span class="cp">#define cpu_has_ds		boot_cpu_has(X86_FEATURE_DS)</span>
<span class="cp">#define cpu_has_pebs		boot_cpu_has(X86_FEATURE_PEBS)</span>
<span class="cp">#define cpu_has_clflush		boot_cpu_has(X86_FEATURE_CLFLSH)</span>
<span class="cp">#define cpu_has_bts		boot_cpu_has(X86_FEATURE_BTS)</span>
<span class="cp">#define cpu_has_gbpages		boot_cpu_has(X86_FEATURE_GBPAGES)</span>
<span class="cp">#define cpu_has_arch_perfmon	boot_cpu_has(X86_FEATURE_ARCH_PERFMON)</span>
<span class="cp">#define cpu_has_pat		boot_cpu_has(X86_FEATURE_PAT)</span>
<span class="cp">#define cpu_has_xmm4_1		boot_cpu_has(X86_FEATURE_XMM4_1)</span>
<span class="cp">#define cpu_has_xmm4_2		boot_cpu_has(X86_FEATURE_XMM4_2)</span>
<span class="cp">#define cpu_has_x2apic		boot_cpu_has(X86_FEATURE_X2APIC)</span>
<span class="cp">#define cpu_has_xsave		boot_cpu_has(X86_FEATURE_XSAVE)</span>
<span class="cp">#define cpu_has_osxsave		boot_cpu_has(X86_FEATURE_OSXSAVE)</span>
<span class="cp">#define cpu_has_hypervisor	boot_cpu_has(X86_FEATURE_HYPERVISOR)</span>
<span class="cp">#define cpu_has_pclmulqdq	boot_cpu_has(X86_FEATURE_PCLMULQDQ)</span>
<span class="cp">#define cpu_has_perfctr_core	boot_cpu_has(X86_FEATURE_PERFCTR_CORE)</span>
<span class="cp">#define cpu_has_cx8		boot_cpu_has(X86_FEATURE_CX8)</span>
<span class="cp">#define cpu_has_cx16		boot_cpu_has(X86_FEATURE_CX16)</span>

<span class="cp">#if defined(CONFIG_X86_INVLPG) || defined(CONFIG_X86_64)</span>
<span class="cp"># define cpu_has_invlpg		1</span>
<span class="cp">#else</span>
<span class="cp"># define cpu_has_invlpg		(boot_cpu_data.x86 &gt; 3)</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_X86_64</span>

<span class="cp">#undef  cpu_has_vme</span>
<span class="cp">#define cpu_has_vme		0</span>

<span class="cp">#undef  cpu_has_pae</span>
<span class="cp">#define cpu_has_pae		___BUG___</span>

<span class="cp">#undef  cpu_has_mp</span>
<span class="cp">#define cpu_has_mp		1</span>

<span class="cp">#undef  cpu_has_k6_mtrr</span>
<span class="cp">#define cpu_has_k6_mtrr		0</span>

<span class="cp">#undef  cpu_has_cyrix_arr</span>
<span class="cp">#define cpu_has_cyrix_arr	0</span>

<span class="cp">#undef  cpu_has_centaur_mcr</span>
<span class="cp">#define cpu_has_centaur_mcr	0</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_X86_64 */</span><span class="cp"></span>

<span class="cp">#if __GNUC__ &gt;= 4</span>
<span class="cm">/*</span>
<span class="cm"> * Static testing of CPU features.  Used the same as boot_cpu_has().</span>
<span class="cm"> * These are only valid after alternatives have run, but will statically</span>
<span class="cm"> * patch the target code for additional performance.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__always_inline</span> <span class="n">__pure</span> <span class="n">bool</span> <span class="nf">__static_cpu_has</span><span class="p">(</span><span class="n">u16</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if __GNUC__ &gt; 4 || __GNUC_MINOR__ &gt;= 5</span>
		<span class="n">asm</span> <span class="k">goto</span><span class="p">(</span><span class="s">&quot;1: jmp %l[t_no]</span><span class="se">\n</span><span class="s">&quot;</span>
			 <span class="s">&quot;2:</span><span class="se">\n</span><span class="s">&quot;</span>
			 <span class="s">&quot;.section .altinstructions,</span><span class="se">\&quot;</span><span class="s">a</span><span class="se">\&quot;\n</span><span class="s">&quot;</span>
			 <span class="s">&quot; .long 1b - .</span><span class="se">\n</span><span class="s">&quot;</span>
			 <span class="s">&quot; .long 0</span><span class="se">\n</span><span class="s">&quot;</span>		<span class="cm">/* no replacement */</span>
			 <span class="s">&quot; .word %P0</span><span class="se">\n</span><span class="s">&quot;</span>		<span class="cm">/* feature bit */</span>
			 <span class="s">&quot; .byte 2b - 1b</span><span class="se">\n</span><span class="s">&quot;</span>	<span class="cm">/* source len */</span>
			 <span class="s">&quot; .byte 0</span><span class="se">\n</span><span class="s">&quot;</span>		<span class="cm">/* replacement len */</span>
			 <span class="s">&quot;.previous</span><span class="se">\n</span><span class="s">&quot;</span>
			 <span class="cm">/* skipping size check since replacement size = 0 */</span>
			 <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">bit</span><span class="p">)</span> <span class="o">:</span> <span class="o">:</span> <span class="n">t_no</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="nl">t_no:</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="cp">#else</span>
		<span class="n">u8</span> <span class="n">flag</span><span class="p">;</span>
		<span class="cm">/* Open-coded due to __stringify() in ALTERNATIVE() */</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;1: movb $0,%0</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="s">&quot;2:</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="s">&quot;.section .altinstructions,</span><span class="se">\&quot;</span><span class="s">a</span><span class="se">\&quot;\n</span><span class="s">&quot;</span>
			     <span class="s">&quot; .long 1b - .</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="s">&quot; .long 3f - .</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="s">&quot; .word %P1</span><span class="se">\n</span><span class="s">&quot;</span>		<span class="cm">/* feature bit */</span>
			     <span class="s">&quot; .byte 2b - 1b</span><span class="se">\n</span><span class="s">&quot;</span>		<span class="cm">/* source len */</span>
			     <span class="s">&quot; .byte 4f - 3f</span><span class="se">\n</span><span class="s">&quot;</span>		<span class="cm">/* replacement len */</span>
			     <span class="s">&quot;.previous</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="s">&quot;.section .discard,</span><span class="se">\&quot;</span><span class="s">aw</span><span class="se">\&quot;</span><span class="s">,@progbits</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="s">&quot; .byte 0xff + (4f-3f) - (2b-1b)</span><span class="se">\n</span><span class="s">&quot;</span> <span class="cm">/* size check */</span>
			     <span class="s">&quot;.previous</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="s">&quot;.section .altinstr_replacement,</span><span class="se">\&quot;</span><span class="s">ax</span><span class="se">\&quot;\n</span><span class="s">&quot;</span>
			     <span class="s">&quot;3: movb $1,%0</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="s">&quot;4:</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="s">&quot;.previous</span><span class="se">\n</span><span class="s">&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=qm&quot;</span> <span class="p">(</span><span class="n">flag</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">bit</span><span class="p">));</span>
		<span class="k">return</span> <span class="n">flag</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cp">#define static_cpu_has(bit)					\</span>
<span class="cp">(								\</span>
<span class="cp">	__builtin_constant_p(boot_cpu_has(bit)) ?		\</span>
<span class="cp">		boot_cpu_has(bit) :				\</span>
<span class="cp">	__builtin_constant_p(bit) ?				\</span>
<span class="cp">		__static_cpu_has(bit) :				\</span>
<span class="cp">		boot_cpu_has(bit)				\</span>
<span class="cp">)</span>
<span class="cp">#else</span>
<span class="cm">/*</span>
<span class="cm"> * gcc 3.x is too stupid to do the static test; fall back to dynamic.</span>
<span class="cm"> */</span>
<span class="cp">#define static_cpu_has(bit) boot_cpu_has(bit)</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* defined(__KERNEL__) &amp;&amp; !defined(__ASSEMBLY__) */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_X86_CPUFEATURE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
