###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Mon Mar 28 22:09:35 2022
#  Design:            top
#  Command:           time_design -post_route
###############################################################
Path 1: MET (1.424 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.638 (P)          0.721 (P)
          Arrival:=          9.138              4.971
 
Clock Gating Setup:-         0.000
    Required Time:=          9.138
     Launch Clock:-          4.971
        Data Path:-          2.743
            Slack:=          1.424
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000       -    4.250  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            39  0.135   0.496       -    4.746  
  CLK_I                                -      -       -     (net)          39      -       -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    R     INX2            1  0.315   0.114       -    4.860  
  CLK_I__L1_N0                         -      -       -     (net)           1      -       -       -        -  
  CLK_I__L2_I0/Q                       -      A->Q    F     INX6           19  0.122   0.111       -    4.971  
  CLK_I__L2_N0                         -      -       -     (net)          19      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.139   0.190   2.553    7.714  
  top_INST/RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST4/g12/B      -      B       R     AND2X1          1  0.101   0.000       -    7.714  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000      -    8.500  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            39  0.200   0.638      -    9.138  
  CLK_I                            -      -       -     (net)          39      -       -      -        -  
  top_INST/RC_CG_HIER_INST4/g12/A  -      A       R     AND2X1         39  0.310   0.109      -    9.138  
#-------------------------------------------------------------------------------------------------------
Path 2: MET (1.509 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) top_INST/RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.638 (P)          0.721 (P)
          Arrival:=          9.138              4.971
 
Clock Gating Setup:-         0.000
    Required Time:=          9.138
     Launch Clock:-          4.971
        Data Path:-          2.658
            Slack:=          1.509
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                               (ns)    (ns)   Given     (ns)  
#                                                                                                 To           
#                                                                                              Start           
#                                                                                              Point           
#------------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000       -    4.250  
  CLK                                  -      -       -     (net)           1      -       -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            39  0.135   0.496       -    4.746  
  CLK_I                                -      -       -     (net)          39      -       -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    R     INX2            1  0.315   0.114       -    4.860  
  CLK_I__L1_N0                         -      -       -     (net)           1      -       -       -        -  
  CLK_I__L2_I0/Q                       -      A->Q    F     INX6           19  0.122   0.111       -    4.971  
  CLK_I__L2_N0                         -      -       -     (net)          19      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/Q  -      D->Q    R     DLLQX1          1  0.139   0.202   2.456    7.629  
  top_INST/RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -       -        -  
  top_INST/RC_CG_HIER_INST3/g12/B      -      B       R     AND2X1          1  0.117   0.000       -    7.629  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                           (ns)    (ns)  Given     (ns)  
#                                                                                            To           
#                                                                                         Start           
#                                                                                         Point           
#-------------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000      -    8.500  
  CLK                              -      -       -     (net)           1      -       -      -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            39  0.200   0.638      -    9.138  
  CLK_I                            -      -       -     (net)          39      -       -      -        -  
  top_INST/RC_CG_HIER_INST3/g12/A  -      A       R     AND2X1         39  0.310   0.109      -    9.138  
#-------------------------------------------------------------------------------------------------------
Path 3: MET (3.781 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.641 (P)          0.722 (P)
          Arrival:=          9.141              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.141
     Launch Clock:-          4.972
        Data Path:-          0.388
            Slack:=          3.781
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                -      A->Q    F     INX6           19  0.122   0.111    4.972  
  CLK_I__L2_N0                                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.139   0.388    5.360  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/B      -      B       F     AND2X4          1  0.165   0.001    5.360  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            39  0.200   0.641    9.141  
  CLK_I                                     -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g13/A  -      A       R     AND2X4         39  0.311   0.111    9.141  
#---------------------------------------------------------------------------------------------------------
Path 4: MET (3.783 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.632 (P)          0.722 (P)
          Arrival:=          9.132              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.132
     Launch Clock:-          4.972
        Data Path:-          0.377
            Slack:=          3.783
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                -      A->Q    F     INX6           19  0.122   0.111    4.972  
  CLK_I__L2_N0                                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.139   0.377    5.349  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/B      -      B       F     AND2X4          1  0.157   0.001    5.349  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            39  0.200   0.632    9.132  
  CLK_I                                     -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g13/A  -      A       R     AND2X4         39  0.310   0.102    9.132  
#---------------------------------------------------------------------------------------------------------
Path 5: MET (3.792 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.639 (P)          0.710 (P)
          Arrival:=          9.139              4.960
 
Clock Gating Setup:-         0.000
    Required Time:=          9.139
     Launch Clock:-          4.960
        Data Path:-          0.387
            Slack:=          3.792
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.099    4.960  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.387    5.347  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B      -      B       F     AND2X4          1  0.162   0.001    5.347  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         39  0.310   0.109    9.139  
#------------------------------------------------------------------------------------------------------------------
Path 6: MET (3.793 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.653 (P)          0.718 (P)
          Arrival:=          9.153              4.968
 
Clock Gating Setup:-         0.000
    Required Time:=          9.153
     Launch Clock:-          4.968
        Data Path:-          0.391
            Slack:=          3.793
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.122   0.107    4.968  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.138   0.391    5.359  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B      -      B       F     AND2X4          1  0.164   0.002    5.359  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.653    9.153  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4         39  0.312   0.123    9.153  
#------------------------------------------------------------------------------------------------------------------
Path 7: MET (3.795 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.640 (P)          0.719 (P)
          Arrival:=          9.140              4.969
 
Clock Gating Setup:-         0.000
    Required Time:=          9.140
     Launch Clock:-          4.969
        Data Path:-          0.376
            Slack:=          3.795
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.122   0.108    4.969  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.138   0.376    5.345  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B      -      B       F     AND2X4          1  0.156   0.001    5.345  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.640    9.140  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X4         39  0.310   0.110    9.140  
#------------------------------------------------------------------------------------------------------------------
Path 8: MET (3.795 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.639 (P)          0.710 (P)
          Arrival:=          9.139              4.960
 
Clock Gating Setup:-         0.000
    Required Time:=          9.139
     Launch Clock:-          4.960
        Data Path:-          0.383
            Slack:=          3.795
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.099    4.960  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.383    5.344  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B      -      B       F     AND2X4          1  0.158   0.001    5.344  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X4         39  0.310   0.109    9.139  
#------------------------------------------------------------------------------------------------------------------
Path 9: MET (3.799 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.654 (P)          0.718 (P)
          Arrival:=          9.154              4.968
 
Clock Gating Setup:-         0.000
    Required Time:=          9.154
     Launch Clock:-          4.968
        Data Path:-          0.387
            Slack:=          3.799
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.122   0.107    4.968  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.138   0.387    5.355  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B      -      B       F     AND2X4          1  0.154   0.001    5.355  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.654    9.154  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         39  0.312   0.124    9.154  
#------------------------------------------------------------------------------------------------------------------
Path 10: MET (3.800 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.639 (P)          0.709 (P)
          Arrival:=          9.139              4.959
 
Clock Gating Setup:-         0.000
    Required Time:=          9.139
     Launch Clock:-          4.959
        Data Path:-          0.380
            Slack:=          3.800
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.098    4.959  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.380    5.339  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B      -      B       F     AND2X4          1  0.161   0.001    5.339  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         39  0.310   0.109    9.139  
#------------------------------------------------------------------------------------------------------------------
Path 11: MET (3.801 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.718 (P)
          Arrival:=          9.155              4.968
 
Clock Gating Setup:-         0.000
    Required Time:=          9.155
     Launch Clock:-          4.968
        Data Path:-          0.386
            Slack:=          3.801
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.122   0.107    4.968  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.138   0.386    5.354  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B      -      B       F     AND2X4          1  0.162   0.001    5.354  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X4         39  0.312   0.126    9.155  
#------------------------------------------------------------------------------------------------------------------
Path 12: MET (3.803 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.638 (P)          0.710 (P)
          Arrival:=          9.139              4.960
 
Clock Gating Setup:-         0.000
    Required Time:=          9.139
     Launch Clock:-          4.960
        Data Path:-          0.376
            Slack:=          3.803
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.099    4.960  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.376    5.336  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B      -      B       F     AND2X4          1  0.164   0.001    5.336  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.638    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X4         39  0.310   0.109    9.139  
#------------------------------------------------------------------------------------------------------------------
Path 13: MET (3.805 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.639 (P)          0.711 (P)
          Arrival:=          9.139              4.961
 
Clock Gating Setup:-         0.000
    Required Time:=          9.139
     Launch Clock:-          4.961
        Data Path:-          0.374
            Slack:=          3.805
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.099    4.961  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.374    5.334  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B      -      B       F     AND2X4          1  0.152   0.001    5.334  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X4         39  0.310   0.110    9.139  
#------------------------------------------------------------------------------------------------------------------
Path 14: MET (3.807 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.640 (P)          0.710 (P)
          Arrival:=          9.140              4.960
 
Clock Gating Setup:-         0.000
    Required Time:=          9.140
     Launch Clock:-          4.960
        Data Path:-          0.374
            Slack:=          3.807
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.098    4.960  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.374    5.333  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B      -      B       F     AND2X4          1  0.161   0.001    5.333  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.640    9.140  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4         39  0.310   0.110    9.140  
#------------------------------------------------------------------------------------------------------------------
Path 15: MET (3.807 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.638 (P)          0.722 (P)
          Arrival:=          9.138              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.138
     Launch Clock:-          4.972
        Data Path:-          0.359
            Slack:=          3.807
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                         -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                       -      A->Q    F     INX6           19  0.122   0.111    4.972  
  CLK_I__L2_N0                         -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.139   0.359    5.331  
  top_INST/RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/B      -      B       F     AND2X4          1  0.133   0.001    5.331  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            39  0.200   0.638    9.138  
  CLK_I                            -      -       -     (net)          39      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/A  -      A       R     AND2X4         39  0.310   0.109    9.138  
#------------------------------------------------------------------------------------------------
Path 16: MET (3.810 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.708 (P)
          Arrival:=          9.155              4.958
 
Clock Gating Setup:-         0.000
    Required Time:=          9.155
     Launch Clock:-          4.958
        Data Path:-          0.387
            Slack:=          3.810
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.097    4.958  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.387    5.345  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B      -      B       F     AND2X4          1  0.168   0.001    5.345  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X4         39  0.312   0.125    9.155  
#------------------------------------------------------------------------------------------------------------------
Path 17: MET (3.810 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.639 (P)          0.709 (P)
          Arrival:=          9.139              4.959
 
Clock Gating Setup:-         0.000
    Required Time:=          9.139
     Launch Clock:-          4.959
        Data Path:-          0.371
            Slack:=          3.810
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.097    4.959  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.371    5.330  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B      -      B       F     AND2X4          1  0.158   0.001    5.330  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X4         39  0.310   0.110    9.139  
#------------------------------------------------------------------------------------------------------------------
Path 18: MET (3.812 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.640 (P)          0.710 (P)
          Arrival:=          9.140              4.960
 
Clock Gating Setup:-         0.000
    Required Time:=          9.140
     Launch Clock:-          4.960
        Data Path:-          0.369
            Slack:=          3.812
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.098    4.960  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.369    5.328  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B      -      B       F     AND2X4          1  0.155   0.001    5.328  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.640    9.140  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X4         39  0.310   0.110    9.140  
#------------------------------------------------------------------------------------------------------------------
Path 19: MET (3.813 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.639 (P)          0.711 (P)
          Arrival:=          9.139              4.961
 
Clock Gating Setup:-         0.000
    Required Time:=          9.139
     Launch Clock:-          4.961
        Data Path:-          0.365
            Slack:=          3.813
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.099    4.961  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.365    5.326  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B      -      B       F     AND2X4          1  0.152   0.001    5.326  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X4         39  0.310   0.109    9.139  
#------------------------------------------------------------------------------------------------------------------
Path 20: MET (3.813 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.636 (P)          0.722 (P)
          Arrival:=          9.136              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.136
     Launch Clock:-          4.972
        Data Path:-          0.351
            Slack:=          3.813
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                -      A->Q    F     INX6           19  0.122   0.111    4.972  
  CLK_I__L2_N0                                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.139   0.351    5.323  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/B      -      B       F     AND2X4          1  0.129   0.000    5.323  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            39  0.200   0.636    9.136  
  CLK_I                                     -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g13/A  -      A       R     AND2X4         39  0.310   0.107    9.136  
#---------------------------------------------------------------------------------------------------------
Path 21: MET (3.814 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.718 (P)
          Arrival:=          9.155              4.968
 
Clock Gating Setup:-         0.000
    Required Time:=          9.155
     Launch Clock:-          4.968
        Data Path:-          0.373
            Slack:=          3.814
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.122   0.107    4.968  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.138   0.373    5.342  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B      -      B       F     AND2X4          1  0.148   0.001    5.342  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A  -      A       R     AND2X4         39  0.312   0.126    9.155  
#------------------------------------------------------------------------------------------------------------------
Path 22: MET (3.814 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.718 (P)
          Arrival:=          9.155              4.968
 
Clock Gating Setup:-         0.000
    Required Time:=          9.155
     Launch Clock:-          4.968
        Data Path:-          0.373
            Slack:=          3.814
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.122   0.107    4.968  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.138   0.373    5.341  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B      -      B       F     AND2X4          1  0.155   0.001    5.341  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X4         39  0.312   0.125    9.155  
#------------------------------------------------------------------------------------------------------------------
Path 23: MET (3.815 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.640 (P)          0.710 (P)
          Arrival:=          9.140              4.960
 
Clock Gating Setup:-         0.000
    Required Time:=          9.140
     Launch Clock:-          4.960
        Data Path:-          0.365
            Slack:=          3.815
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.098    4.960  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.365    5.325  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B      -      B       F     AND2X4          1  0.151   0.001    5.325  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.640    9.140  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X4         39  0.310   0.110    9.140  
#------------------------------------------------------------------------------------------------------------------
Path 24: MET (3.816 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.718 (P)
          Arrival:=          9.155              4.968
 
Clock Gating Setup:-         0.000
    Required Time:=          9.155
     Launch Clock:-          4.968
        Data Path:-          0.370
            Slack:=          3.816
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.122   0.107    4.968  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.138   0.370    5.339  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B      -      B       F     AND2X4          1  0.150   0.001    5.339  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X4         39  0.312   0.126    9.155  
#------------------------------------------------------------------------------------------------------------------
Path 25: MET (3.818 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.708 (P)
          Arrival:=          9.155              4.958
 
Clock Gating Setup:-         0.000
    Required Time:=          9.155
     Launch Clock:-          4.958
        Data Path:-          0.380
            Slack:=          3.818
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.096    4.958  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.380    5.338  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B      -      B       F     AND2X4          1  0.165   0.001    5.338  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X4         39  0.312   0.126    9.155  
#------------------------------------------------------------------------------------------------------------------
Path 26: MET (3.818 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.639 (P)          0.711 (P)
          Arrival:=          9.139              4.961
 
Clock Gating Setup:-         0.000
    Required Time:=          9.139
     Launch Clock:-          4.961
        Data Path:-          0.360
            Slack:=          3.818
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.099    4.961  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.360    5.321  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B      -      B       F     AND2X4          1  0.144   0.001    5.321  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X4         39  0.310   0.109    9.139  
#------------------------------------------------------------------------------------------------------------------
Path 27: MET (3.819 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.653 (P)          0.708 (P)
          Arrival:=          9.153              4.958
 
Clock Gating Setup:-         0.000
    Required Time:=          9.153
     Launch Clock:-          4.958
        Data Path:-          0.376
            Slack:=          3.819
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.096    4.958  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.376    5.334  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B      -      B       F     AND2X4          1  0.157   0.001    5.334  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.653    9.153  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X4         39  0.312   0.123    9.153  
#------------------------------------------------------------------------------------------------------------------
Path 28: MET (3.820 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.718 (P)
          Arrival:=          9.155              4.968
 
Clock Gating Setup:-         0.000
    Required Time:=          9.155
     Launch Clock:-          4.968
        Data Path:-          0.366
            Slack:=          3.820
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                         -      A->Q    F     INX6           19  0.122   0.107    4.968  
  CLK_I__L2_N0                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.138   0.366    5.335  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B      -      B       F     AND2X4          1  0.141   0.001    5.335  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X4         39  0.312   0.126    9.155  
#------------------------------------------------------------------------------------------------------------------
Path 29: MET (3.822 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.708 (P)
          Arrival:=          9.155              4.958
 
Clock Gating Setup:-         0.000
    Required Time:=          9.155
     Launch Clock:-          4.958
        Data Path:-          0.376
            Slack:=          3.822
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.096    4.958  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.376    5.333  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B      -      B       F     AND2X4          1  0.153   0.001    5.333  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A  -      A       R     AND2X4         39  0.312   0.126    9.155  
#------------------------------------------------------------------------------------------------------------------
Path 30: MET (3.823 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.639 (P)          0.710 (P)
          Arrival:=          9.139              4.960
 
Clock Gating Setup:-         0.000
    Required Time:=          9.139
     Launch Clock:-          4.960
        Data Path:-          0.356
            Slack:=          3.823
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.099    4.960  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.356    5.317  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B      -      B       F     AND2X4          1  0.142   0.001    5.317  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.639    9.139  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X4         39  0.310   0.110    9.139  
#------------------------------------------------------------------------------------------------------------------
Path 31: MET (3.827 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.708 (P)
          Arrival:=          9.155              4.958
 
Clock Gating Setup:-         0.000
    Required Time:=          9.155
     Launch Clock:-          4.958
        Data Path:-          0.370
            Slack:=          3.827
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.097    4.958  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.370    5.328  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B      -      B       F     AND2X4          1  0.147   0.001    5.328  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X4         39  0.312   0.125    9.155  
#------------------------------------------------------------------------------------------------------------------
Path 32: MET (3.829 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.642 (P)          0.722 (P)
          Arrival:=          9.142              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.142
     Launch Clock:-          4.972
        Data Path:-          0.342
            Slack:=          3.829
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                -      A->Q    F     INX6           19  0.122   0.111    4.972  
  CLK_I__L2_N0                                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.139   0.342    5.314  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/B      -      B       F     AND2X4          1  0.123   0.001    5.314  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            39  0.200   0.642    9.142  
  CLK_I                                     -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g13/A  -      A       R     AND2X4         39  0.311   0.113    9.142  
#---------------------------------------------------------------------------------------------------------
Path 33: MET (3.829 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.640 (P)          0.710 (P)
          Arrival:=          9.140              4.960
 
Clock Gating Setup:-         0.000
    Required Time:=          9.140
     Launch Clock:-          4.960
        Data Path:-          0.351
            Slack:=          3.829
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.099    4.960  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.351    5.311  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B      -      B       F     AND2X4          1  0.137   0.001    5.311  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.640    9.140  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         39  0.310   0.110    9.140  
#------------------------------------------------------------------------------------------------------------------
Path 34: MET (3.829 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.637 (P)          0.722 (P)
          Arrival:=          9.137              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.137
     Launch Clock:-          4.972
        Data Path:-          0.335
            Slack:=          3.829
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                       -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                -      A->Q    F     INX6           19  0.122   0.111    4.972  
  CLK_I__L2_N0                                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.139   0.335    5.307  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/B      -      B       F     AND2X4          1  0.116   0.000    5.307  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                   -      PAD->Y  R     ICP            39  0.200   0.637    9.137  
  CLK_I                                     -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g13/A  -      A       R     AND2X4         39  0.310   0.107    9.137  
#---------------------------------------------------------------------------------------------------------
Path 35: MET (3.835 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.655 (P)          0.708 (P)
          Arrival:=          9.155              4.958
 
Clock Gating Setup:-         0.000
    Required Time:=          9.155
     Launch Clock:-          4.958
        Data Path:-          0.362
            Slack:=          3.835
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  CLK                                                    -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                                  -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                         -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N1                                           -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                         -      A->Q    F     INX6           19  0.122   0.097    4.958  
  CLK_I__L2_N1                                           -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.122   0.362    5.320  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B      -      B       F     AND2X4          1  0.148   0.001    5.320  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.200   0.655    9.155  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X4         39  0.312   0.125    9.155  
#------------------------------------------------------------------------------------------------------------------
Path 36: MET (3.845 ns) Clock Gating Setup Check with Pin top_INST/RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.638 (P)          0.722 (P)
          Arrival:=          9.138              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.138
     Launch Clock:-          4.972
        Data Path:-          0.320
            Slack:=          3.845
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                  -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y              -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                       -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                         -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                       -      A->Q    F     INX6           19  0.122   0.111    4.972  
  CLK_I__L2_N0                         -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.139   0.320    5.293  
  top_INST/RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/g12/B      -      B       F     AND2X2          1  0.100   0.000    5.293  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            39  0.200   0.638    9.138  
  CLK_I                            -      -       -     (net)          39      -       -        -  
  top_INST/RC_CG_HIER_INST2/g12/A  -      A       R     AND2X2         39  0.310   0.108    9.138  
#------------------------------------------------------------------------------------------------
Path 37: MET (3.855 ns) Clock Gating Setup Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.646 (P)          0.722 (P)
          Arrival:=          9.146              4.972
 
Clock Gating Setup:-         0.000
    Required Time:=          9.146
     Launch Clock:-          4.972
        Data Path:-          0.319
            Slack:=          3.855
     Timing Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.135   0.497    4.747  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.315   0.114    4.861  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.122   0.111    4.972  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   F     DLLQX1          1  0.139   0.319    5.291  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/B      -      B       F     AND2X2          1  0.099   0.000    5.291  
#--------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                     (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------
  CLK                                        -      CLK     R     (arrival)       1  0.200   0.000    8.500  
  CLK                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                    -      PAD->Y  R     ICP            39  0.200   0.646    9.146  
  CLK_I                                      -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X2         39  0.312   0.116    9.146  
#----------------------------------------------------------------------------------------------------------

