Analysis & Synthesis report for NES_FPGA
Thu Aug 28 00:55:33 2014
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: pixel_clock:PCLOCK|altpll:altpll_component
 12. altpll Parameter Settings by Entity Instance
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 28 00:55:33 2014    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; NES_FPGA                                 ;
; Top-level Entity Name              ; NES_FPGA                                 ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; 83                                       ;
;     Total combinational functions  ; 83                                       ;
;     Dedicated logic registers      ; 21                                       ;
; Total registers                    ; 21                                       ;
; Total pins                         ; 250                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total GXB Receiver Channel PCS     ; 0                                        ;
; Total GXB Receiver Channel PMA     ; 0                                        ;
; Total GXB Transmitter Channel PCS  ; 0                                        ;
; Total GXB Transmitter Channel PMA  ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; NES_FPGA           ; NES_FPGA           ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; vga640x480.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga640x480.v            ;         ;
; pixel_clock.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/pixel_clock.v           ;         ;
; prom_DMH.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/prom_DMH.v              ;         ;
; vga_text.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v              ;         ;
; nes_fpga.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/altpll.tdf                                     ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/aglobal121.inc                                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/stratix_pll.inc                                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/stratixii_pll.inc                              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/cycloneii_pll.inc                              ;         ;
; db/pixel_clock_altpll.v          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/pixel_clock_altpll.v ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 250              ;
; DSP block 9-bit elements ; 0                ;
; Total PLLs               ; 1                ;
;     -- PLLs              ; 1                ;
;                          ;                  ;
; Maximum fan-out          ; 24               ;
; Total fan-out            ; 719              ;
; Average fan-out          ; 1.05             ;
+--------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; |NES_FPGA                                    ; 83 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 250  ; 0            ; |NES_FPGA                                                                              ;              ;
;    |pixel_clock:PCLOCK|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|pixel_clock:PCLOCK                                                           ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|pixel_clock:PCLOCK|altpll:altpll_component                                   ;              ;
;          |pixel_clock_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|pixel_clock:PCLOCK|altpll:altpll_component|pixel_clock_altpll:auto_generated ;              ;
;    |vga640x480:VGA|                          ; 36 (36)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|vga640x480:VGA                                                               ;              ;
;    |vga_text:VGA_TEXT_DISP|                  ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|vga_text:VGA_TEXT_DISP                                                       ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+------------------------------+--------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------+--------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |NES_FPGA|pixel_clock:PCLOCK ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/pixel_clock.v ;
+--------+--------------+---------+--------------+--------------+------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_FPGA|vga640x480:VGA|HCS[9] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_FPGA|vga640x480:VGA|VCS[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pixel_clock:PCLOCK|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------+
; Parameter Name                ; Value                         ; Type                    ;
+-------------------------------+-------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pixel_clock ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                 ;
; LOCK_LOW                      ; 1                             ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                 ;
; BANDWIDTH                     ; 0                             ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 2                             ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                 ;
; VCO_MIN                       ; 0                             ; Untyped                 ;
; VCO_MAX                       ; 0                             ; Untyped                 ;
; VCO_CENTER                    ; 0                             ; Untyped                 ;
; PFD_MIN                       ; 0                             ; Untyped                 ;
; PFD_MAX                       ; 0                             ; Untyped                 ;
; M_INITIAL                     ; 0                             ; Untyped                 ;
; M                             ; 0                             ; Untyped                 ;
; N                             ; 1                             ; Untyped                 ;
; M2                            ; 1                             ; Untyped                 ;
; N2                            ; 1                             ; Untyped                 ;
; SS                            ; 1                             ; Untyped                 ;
; C0_HIGH                       ; 0                             ; Untyped                 ;
; C1_HIGH                       ; 0                             ; Untyped                 ;
; C2_HIGH                       ; 0                             ; Untyped                 ;
; C3_HIGH                       ; 0                             ; Untyped                 ;
; C4_HIGH                       ; 0                             ; Untyped                 ;
; C5_HIGH                       ; 0                             ; Untyped                 ;
; C6_HIGH                       ; 0                             ; Untyped                 ;
; C7_HIGH                       ; 0                             ; Untyped                 ;
; C8_HIGH                       ; 0                             ; Untyped                 ;
; C9_HIGH                       ; 0                             ; Untyped                 ;
; C0_LOW                        ; 0                             ; Untyped                 ;
; C1_LOW                        ; 0                             ; Untyped                 ;
; C2_LOW                        ; 0                             ; Untyped                 ;
; C3_LOW                        ; 0                             ; Untyped                 ;
; C4_LOW                        ; 0                             ; Untyped                 ;
; C5_LOW                        ; 0                             ; Untyped                 ;
; C6_LOW                        ; 0                             ; Untyped                 ;
; C7_LOW                        ; 0                             ; Untyped                 ;
; C8_LOW                        ; 0                             ; Untyped                 ;
; C9_LOW                        ; 0                             ; Untyped                 ;
; C0_INITIAL                    ; 0                             ; Untyped                 ;
; C1_INITIAL                    ; 0                             ; Untyped                 ;
; C2_INITIAL                    ; 0                             ; Untyped                 ;
; C3_INITIAL                    ; 0                             ; Untyped                 ;
; C4_INITIAL                    ; 0                             ; Untyped                 ;
; C5_INITIAL                    ; 0                             ; Untyped                 ;
; C6_INITIAL                    ; 0                             ; Untyped                 ;
; C7_INITIAL                    ; 0                             ; Untyped                 ;
; C8_INITIAL                    ; 0                             ; Untyped                 ;
; C9_INITIAL                    ; 0                             ; Untyped                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                 ;
; C0_PH                         ; 0                             ; Untyped                 ;
; C1_PH                         ; 0                             ; Untyped                 ;
; C2_PH                         ; 0                             ; Untyped                 ;
; C3_PH                         ; 0                             ; Untyped                 ;
; C4_PH                         ; 0                             ; Untyped                 ;
; C5_PH                         ; 0                             ; Untyped                 ;
; C6_PH                         ; 0                             ; Untyped                 ;
; C7_PH                         ; 0                             ; Untyped                 ;
; C8_PH                         ; 0                             ; Untyped                 ;
; C9_PH                         ; 0                             ; Untyped                 ;
; L0_HIGH                       ; 1                             ; Untyped                 ;
; L1_HIGH                       ; 1                             ; Untyped                 ;
; G0_HIGH                       ; 1                             ; Untyped                 ;
; G1_HIGH                       ; 1                             ; Untyped                 ;
; G2_HIGH                       ; 1                             ; Untyped                 ;
; G3_HIGH                       ; 1                             ; Untyped                 ;
; E0_HIGH                       ; 1                             ; Untyped                 ;
; E1_HIGH                       ; 1                             ; Untyped                 ;
; E2_HIGH                       ; 1                             ; Untyped                 ;
; E3_HIGH                       ; 1                             ; Untyped                 ;
; L0_LOW                        ; 1                             ; Untyped                 ;
; L1_LOW                        ; 1                             ; Untyped                 ;
; G0_LOW                        ; 1                             ; Untyped                 ;
; G1_LOW                        ; 1                             ; Untyped                 ;
; G2_LOW                        ; 1                             ; Untyped                 ;
; G3_LOW                        ; 1                             ; Untyped                 ;
; E0_LOW                        ; 1                             ; Untyped                 ;
; E1_LOW                        ; 1                             ; Untyped                 ;
; E2_LOW                        ; 1                             ; Untyped                 ;
; E3_LOW                        ; 1                             ; Untyped                 ;
; L0_INITIAL                    ; 1                             ; Untyped                 ;
; L1_INITIAL                    ; 1                             ; Untyped                 ;
; G0_INITIAL                    ; 1                             ; Untyped                 ;
; G1_INITIAL                    ; 1                             ; Untyped                 ;
; G2_INITIAL                    ; 1                             ; Untyped                 ;
; G3_INITIAL                    ; 1                             ; Untyped                 ;
; E0_INITIAL                    ; 1                             ; Untyped                 ;
; E1_INITIAL                    ; 1                             ; Untyped                 ;
; E2_INITIAL                    ; 1                             ; Untyped                 ;
; E3_INITIAL                    ; 1                             ; Untyped                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                 ;
; L0_PH                         ; 0                             ; Untyped                 ;
; L1_PH                         ; 0                             ; Untyped                 ;
; G0_PH                         ; 0                             ; Untyped                 ;
; G1_PH                         ; 0                             ; Untyped                 ;
; G2_PH                         ; 0                             ; Untyped                 ;
; G3_PH                         ; 0                             ; Untyped                 ;
; E0_PH                         ; 0                             ; Untyped                 ;
; E1_PH                         ; 0                             ; Untyped                 ;
; E2_PH                         ; 0                             ; Untyped                 ;
; E3_PH                         ; 0                             ; Untyped                 ;
; M_PH                          ; 0                             ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX                 ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                 ;
; CBXI_PARAMETER                ; pixel_clock_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV GX                 ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE          ;
+-------------------------------+-------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; pixel_clock:PCLOCK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Aug 28 00:55:26 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NES_FPGA -c NES_FPGA
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clocks.v
    Info (12023): Found entity 1: clocks
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_avalon_interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Avalon_Interface
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_48_bit_command_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_buffer.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Buffer-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Buffer
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_clock.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Clock-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Clock
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_control_fsm.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Control_FSM
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Interface
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_memory_block.vhd
    Info (12022): Found design unit 1: altera_up_sd_card_memory_block-SYN
    Info (12023): Found entity 1: Altera_UP_SD_Card_Memory_Block
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_response_receiver.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Response_Receiver
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc16_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_CRC16_Generator
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc7_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_CRC7_Generator
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_signal_trigger.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Signal_Trigger
Info (12021): Found 2 design units, including 1 entities, in source file altera_up_sd_card_avalon_interface_0.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Avalon_Interface_0-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Avalon_Interface_0
Info (12021): Found 1 design units, including 1 entities, in source file snes_controller.v
    Info (12023): Found entity 1: snes_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga640x480.v
    Info (12023): Found entity 1: vga640x480
Info (12021): Found 1 design units, including 1 entities, in source file color_gen.v
    Info (12023): Found entity 1: color_gen
Info (12021): Found 1 design units, including 1 entities, in source file pixel_clock.v
    Info (12023): Found entity 1: pixel_clock
Info (12021): Found 1 design units, including 1 entities, in source file prom_dmh.v
    Info (12023): Found entity 1: prom_DMH
Info (12021): Found 1 design units, including 1 entities, in source file vga_text.v
    Info (12023): Found entity 1: vga_text
Warning (12125): Using design file nes_fpga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: NES_FPGA
Info (12127): Elaborating entity "NES_FPGA" for the top level hierarchy
Warning (10858): Verilog HDL warning at nes_fpga.v(80): object controller1_w used but never assigned
Warning (10036): Verilog HDL or VHDL warning at nes_fpga.v(92): object "input_one" assigned a value but never read
Warning (10858): Verilog HDL warning at nes_fpga.v(92): object output_one used but never assigned
Warning (10230): Verilog HDL assignment warning at nes_fpga.v(116): truncated value with size 18 to match size of target (8)
Warning (10030): Net "controller1_w" at nes_fpga.v(80) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "output_one" at nes_fpga.v(92) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDR[17..12]" at nes_fpga.v(43) has no driver
Warning (10034): Output port "HEX0" at nes_fpga.v(46) has no driver
Warning (10034): Output port "HEX1" at nes_fpga.v(46) has no driver
Warning (10034): Output port "HEX2" at nes_fpga.v(46) has no driver
Warning (10034): Output port "HEX3" at nes_fpga.v(47) has no driver
Warning (10034): Output port "HEX4" at nes_fpga.v(47) has no driver
Warning (10034): Output port "HEX5" at nes_fpga.v(47) has no driver
Warning (10034): Output port "HEX6" at nes_fpga.v(48) has no driver
Warning (10034): Output port "HEX7" at nes_fpga.v(48) has no driver
Warning (10034): Output port "DRAM_ADDR" at nes_fpga.v(60) has no driver
Warning (10034): Output port "DRAM_BA" at nes_fpga.v(61) has no driver
Warning (10034): Output port "DRAM_DQM" at nes_fpga.v(66) has no driver
Warning (10034): Output port "LCD_EN" at nes_fpga.v(50) has no driver
Warning (10034): Output port "LCD_ON" at nes_fpga.v(50) has no driver
Warning (10034): Output port "LCD_RS" at nes_fpga.v(51) has no driver
Warning (10034): Output port "LCD_RW" at nes_fpga.v(51) has no driver
Warning (10034): Output port "SD_CLK" at nes_fpga.v(52) has no driver
Warning (10034): Output port "DRAM_CAS_N" at nes_fpga.v(62) has no driver
Warning (10034): Output port "DRAM_CKE" at nes_fpga.v(62) has no driver
Warning (10034): Output port "DRAM_CLK" at nes_fpga.v(63) has no driver
Warning (10034): Output port "DRAM_CS_N" at nes_fpga.v(63) has no driver
Warning (10034): Output port "DRAM_RAS_N" at nes_fpga.v(64) has no driver
Warning (10034): Output port "DRAM_WE_N" at nes_fpga.v(64) has no driver
Info (12128): Elaborating entity "pixel_clock" for hierarchy "pixel_clock:PCLOCK"
Info (12128): Elaborating entity "altpll" for hierarchy "pixel_clock:PCLOCK|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pixel_clock:PCLOCK|altpll:altpll_component"
Info (12133): Instantiated megafunction "pixel_clock:PCLOCK|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pixel_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pixel_clock_altpll.v
    Info (12023): Found entity 1: pixel_clock_altpll
Info (12128): Elaborating entity "pixel_clock_altpll" for hierarchy "pixel_clock:PCLOCK|altpll:altpll_component|pixel_clock_altpll:auto_generated"
Info (12128): Elaborating entity "vga640x480" for hierarchy "vga640x480:VGA"
Info (12128): Elaborating entity "prom_DMH" for hierarchy "prom_DMH:CHAR_ROM"
Warning (10030): Net "one.data_a" at prom_DMH.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "one.waddr_a" at prom_DMH.v(13) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "one.we_a" at prom_DMH.v(13) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "vga_text" for hierarchy "vga_text:VGA_TEXT_DISP"
Warning (10235): Verilog HDL Always Construct warning at vga_text.v(52): variable "vc" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_text.v(52): variable "R1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at vga_text.v(52): truncated value with size 32 to match size of target (11)
Warning (10235): Verilog HDL Always Construct warning at vga_text.v(53): variable "hc" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga_text.v(53): variable "C1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at vga_text.v(53): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at vga_text.v(66): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at vga_text.v(67): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at vga_text.v(68): truncated value with size 9 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at vga_text.v(72): variable "j" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at vga_text.v(72): truncated value with size 9 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at vga_text.v(73): variable "j" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at vga_text.v(73): truncated value with size 9 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at vga_text.v(74): variable "j" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at vga_text.v(74): truncated value with size 9 to match size of target (8)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "prom_DMH:CHAR_ROM|one" is uninferred due to inappropriate RAM size
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "nios_system" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME sopc -entity nios_system -qip nios_system.qip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity nios_system -qip nios_system.qip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV sopc -entity nios_system -qip nios_system.qip was ignored
Info (144001): Generated suppressed messages file C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/NES_FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "SD_WP_N"
Info (21057): Implemented 334 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 142 output pins
    Info (21060): Implemented 82 bidirectional pins
    Info (21061): Implemented 83 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 267 warnings
    Info: Peak virtual memory: 549 megabytes
    Info: Processing ended: Thu Aug 28 00:55:33 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/NES_FPGA.map.smsg.


