--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx_14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml schemOne.twx schemOne.ncd -o schemOne.twr
schemOne.pcf

Design file:              schemOne.ncd
Physical constraint file: schemOne.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_50MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CharIn<0>   |    1.370(R)|    0.393(R)|Clk_50MHz_BUFGP   |   0.000|
CharIn<1>   |    0.935(R)|    0.741(R)|Clk_50MHz_BUFGP   |   0.000|
CharIn<2>   |    1.480(R)|    0.305(R)|Clk_50MHz_BUFGP   |   0.000|
CharIn<3>   |    0.929(R)|    0.746(R)|Clk_50MHz_BUFGP   |   0.000|
CharIn<4>   |    0.690(R)|    0.937(R)|Clk_50MHz_BUFGP   |   0.000|
CharIn<5>   |   -0.296(R)|    1.458(R)|Clk_50MHz_BUFGP   |   0.000|
CharIn<6>   |   -0.097(R)|    1.299(R)|Clk_50MHz_BUFGP   |   0.000|
CharIn<7>   |   -0.299(R)|    1.461(R)|Clk_50MHz_BUFGP   |   0.000|
CharStart   |    2.029(R)|    1.375(R)|Clk_50MHz_BUFGP   |   0.000|
SawStart    |    3.520(R)|    1.440(R)|Clk_50MHz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk_50MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CharBUSY    |    7.897(R)|Clk_50MHz_BUFGP   |   0.000|
CharOUT     |    8.470(R)|Clk_50MHz_BUFGP   |   0.000|
DwrData<2>  |    8.069(R)|Clk_50MHz_BUFGP   |   0.000|
DwrData<3>  |    7.990(R)|Clk_50MHz_BUFGP   |   0.000|
DwrData<4>  |    7.795(R)|Clk_50MHz_BUFGP   |   0.000|
DwrData<5>  |    7.174(R)|Clk_50MHz_BUFGP   |   0.000|
DwrData<6>  |    7.706(R)|Clk_50MHz_BUFGP   |   0.000|
DwrData<7>  |    7.176(R)|Clk_50MHz_BUFGP   |   0.000|
DwrData<8>  |    7.199(R)|Clk_50MHz_BUFGP   |   0.000|
DwrData<9>  |    7.746(R)|Clk_50MHz_BUFGP   |   0.000|
DwrData<10> |    7.182(R)|Clk_50MHz_BUFGP   |   0.000|
DwrData<11> |    7.735(R)|Clk_50MHz_BUFGP   |   0.000|
DwrStart    |    7.158(R)|Clk_50MHz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    5.961|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SawAddr<0>     |DwrAddr<0>     |    4.807|
SawAddr<1>     |DwrAddr<1>     |    5.047|
SawAddr<2>     |DwrAddr<2>     |    4.815|
SawAddr<3>     |DwrAddr<3>     |    4.815|
SawCmd<0>      |DwrCmd<0>      |    4.815|
SawCmd<1>      |DwrCmd<1>      |    4.793|
SawCmd<2>      |DwrCmd<2>      |    4.792|
SawCmd<3>      |DwrCmd<3>      |    4.792|
---------------+---------------+---------+


Analysis completed Wed Apr 28 22:16:46 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4507 MB



