(footprint "SMBF" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 4934f56b-fefd-4f94-b7ab-3ea74f0d0a73)
  )
  (fp_text value "SMBF" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 9c00fd6f-c87c-4437-9b08-9e10c9ee0ec9)
  )
  (fp_poly (pts
      (xy -3.02 -1.135)
      (xy -2.55 -1.135)
      (xy -2.55 -2.225)
      (xy 2.55 -2.225)
      (xy 2.55 -1.135)
      (xy 3.02 -1.135)
      (xy 3.02 1.135)
      (xy 2.55 1.135)
      (xy 2.55 2.225)
      (xy -2.55 2.225)
      (xy -2.55 1.135)
      (xy -3.02 1.135)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp a2aaf078-90b6-4c78-b747-1653a47e0950))
  (fp_text reference ">NAME" (at -0.4 -3.6 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp d8fbc42c-5473-47dc-8160-6c5f6292f4d9)
  )
  (fp_text value ">VALUE" (at -0.4 -2.7 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 1a1e58e0-9e86-4f3e-9ed8-22874e6f51cb)
  )
  (fp_line (start -2.3 -1.975) (end 2.3 -1.975) (layer "F.SilkS") (width 0.127) (tstamp f7aab1db-8ec3-4630-b88d-69e81dcea3e5))
  (fp_line (start -2.3 1.975) (end 2.3 1.975) (layer "F.SilkS") (width 0.127) (tstamp 3b19214b-9df5-4170-a2bb-cd1800005545))
  (fp_line (start -2.3 -1.975) (end -2.3 -1.2) (layer "F.SilkS") (width 0.127) (tstamp bc663ebe-8d1a-4d92-834e-da47bf7a420e))
  (fp_line (start 2.3 -1.975) (end 2.3 -1.2) (layer "F.SilkS") (width 0.127) (tstamp 713592e4-4883-46d7-b91b-3f385bceb967))
  (fp_line (start -2.3 1.975) (end -2.3 1.2) (layer "F.SilkS") (width 0.127) (tstamp 2d1e2128-7d02-40ef-b439-549345b61dfd))
  (fp_line (start 2.3 1.975) (end 2.3 1.2) (layer "F.SilkS") (width 0.127) (tstamp 1b96d7d0-2e01-4f09-8ad9-8c3b8bb2d609))
  (fp_line (start -1.1 -1.9) (end -1.1 1.9) (layer "F.SilkS") (width 0.254) (tstamp c37ed785-4daf-4159-9d24-743f4f0622a2))
  (pad "CATHODE" smd rect (at -2.32 0) (size 1.2 2.07) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 6ce37ab6-95fe-48ab-869d-51f982e3b3e9))
  (pad "ANODE" smd rect (at 2.32 0) (size 1.2 2.07) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp fd8454e3-73fe-4863-9905-3d29b812b3d2))
)
