
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 2.00

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.29 source latency state[1]$_DFFE_PN0P_/CLK ^
  -0.30 target latency rx_data[3]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.22    0.22    0.94 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.22    0.00    0.94 ^ spi_cs_n$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.94   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.29 ^ spi_cs_n$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.29   clock reconvergence pessimism
                          0.15    0.44   library removal time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: tx_ready$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 ^ input11/A (sky130_fd_sc_hd__clkbuf_1)
     3    0.01    0.15    0.14    0.34 ^ input11/X (sky130_fd_sc_hd__clkbuf_1)
                                         net12 (net)
                  0.15    0.00    0.34 ^ _208_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.04    0.09    0.43 v _208_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _026_ (net)
                  0.04    0.00    0.43 v tx_ready$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.43   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.29 ^ tx_ready$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.29   clock reconvergence pessimism
                         -0.01    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.22    0.22    0.94 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.22    0.00    0.94 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    32    0.17    0.20    0.26    1.20 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.20    0.01    1.20 ^ bit_counter[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.20   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.16    5.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.29 ^ bit_counter[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.29   clock reconvergence pessimism
                          0.18    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  4.27   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.09    0.17    0.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.00    0.30 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     8    0.03    0.17    0.46    0.76 ^ bit_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         bit_counter[0] (net)
                  0.17    0.00    0.76 ^ _230_/A (sky130_fd_sc_hd__ha_1)
     5    0.02    0.22    0.30    1.06 ^ _230_/COUT (sky130_fd_sc_hd__ha_1)
                                         _102_ (net)
                  0.22    0.00    1.06 ^ _122_/B (sky130_fd_sc_hd__nand3b_2)
     5    0.02    0.14    0.18    1.24 v _122_/Y (sky130_fd_sc_hd__nand3b_2)
                                         _108_ (net)
                  0.14    0.00    1.24 v _233_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.08    0.27    1.51 v _233_/COUT (sky130_fd_sc_hd__ha_1)
                                         _111_ (net)
                  0.08    0.00    1.51 v _162_/C (sky130_fd_sc_hd__or4b_1)
     4    0.01    0.14    0.56    2.07 v _162_/X (sky130_fd_sc_hd__or4b_1)
                                         _053_ (net)
                  0.14    0.00    2.07 v _169_/B (sky130_fd_sc_hd__or4b_1)
     3    0.01    0.14    0.61    2.68 v _169_/X (sky130_fd_sc_hd__or4b_1)
                                         _059_ (net)
                  0.14    0.00    2.68 v _176_/A (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.13    0.17    2.85 ^ _176_/Y (sky130_fd_sc_hd__nor2_1)
                                         _065_ (net)
                  0.13    0.00    2.85 ^ _177_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.19 v _177_/X (sky130_fd_sc_hd__mux2_1)
                                         _015_ (net)
                  0.06    0.00    3.19 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.19   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.09    0.17    5.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.00    5.30 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.30   clock reconvergence pessimism
                         -0.11    5.19   library setup time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  2.00   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.22    0.22    0.94 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.22    0.00    0.94 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    32    0.17    0.20    0.26    1.20 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.20    0.01    1.20 ^ bit_counter[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.20   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.16    5.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.29 ^ bit_counter[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.29   clock reconvergence pessimism
                          0.18    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  4.27   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.09    0.17    0.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.00    0.30 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     8    0.03    0.17    0.46    0.76 ^ bit_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         bit_counter[0] (net)
                  0.17    0.00    0.76 ^ _230_/A (sky130_fd_sc_hd__ha_1)
     5    0.02    0.22    0.30    1.06 ^ _230_/COUT (sky130_fd_sc_hd__ha_1)
                                         _102_ (net)
                  0.22    0.00    1.06 ^ _122_/B (sky130_fd_sc_hd__nand3b_2)
     5    0.02    0.14    0.18    1.24 v _122_/Y (sky130_fd_sc_hd__nand3b_2)
                                         _108_ (net)
                  0.14    0.00    1.24 v _233_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.08    0.27    1.51 v _233_/COUT (sky130_fd_sc_hd__ha_1)
                                         _111_ (net)
                  0.08    0.00    1.51 v _162_/C (sky130_fd_sc_hd__or4b_1)
     4    0.01    0.14    0.56    2.07 v _162_/X (sky130_fd_sc_hd__or4b_1)
                                         _053_ (net)
                  0.14    0.00    2.07 v _169_/B (sky130_fd_sc_hd__or4b_1)
     3    0.01    0.14    0.61    2.68 v _169_/X (sky130_fd_sc_hd__or4b_1)
                                         _059_ (net)
                  0.14    0.00    2.68 v _176_/A (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.13    0.17    2.85 ^ _176_/Y (sky130_fd_sc_hd__nor2_1)
                                         _065_ (net)
                  0.13    0.00    2.85 ^ _177_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.19 v _177_/X (sky130_fd_sc_hd__mux2_1)
                                         _015_ (net)
                  0.06    0.00    3.19 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.19   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.09    0.17    5.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.00    5.30 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.30   clock reconvergence pessimism
                         -0.11    5.19   library setup time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -3.19   data arrival time
-----------------------------------------------------------------------------
                                  2.00   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.9074780344963074

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6106

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.023603349924087524

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6444

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ bit_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.46    0.76 ^ bit_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.30    1.06 ^ _230_/COUT (sky130_fd_sc_hd__ha_1)
   0.18    1.24 v _122_/Y (sky130_fd_sc_hd__nand3b_2)
   0.27    1.51 v _233_/COUT (sky130_fd_sc_hd__ha_1)
   0.56    2.07 v _162_/X (sky130_fd_sc_hd__or4b_1)
   0.61    2.68 v _169_/X (sky130_fd_sc_hd__or4b_1)
   0.17    2.85 ^ _176_/Y (sky130_fd_sc_hd__nor2_1)
   0.34    3.19 v _177_/X (sky130_fd_sc_hd__mux2_1)
   0.00    3.19 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           3.19   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    5.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.30 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.30   clock reconvergence pessimism
  -0.11    5.19   library setup time
           5.19   data required time
---------------------------------------------------------
           5.19   data required time
          -3.19   data arrival time
---------------------------------------------------------
           2.00   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ rx_shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.64 ^ rx_shift_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.76 ^ _153_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.76 ^ rx_data[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.76   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ rx_data[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.30   clock reconvergence pessimism
  -0.03    0.27   library hold time
           0.27   data required time
---------------------------------------------------------
           0.27   data required time
          -0.76   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2914

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2915

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
3.1900

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
2.0006

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
62.714734

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.21e-04   1.12e-04   3.96e-10   5.32e-04  34.9%
Combinational          2.85e-04   3.76e-04   4.30e-10   6.61e-04  43.4%
Clock                  2.13e-04   1.18e-04   7.14e-11   3.31e-04  21.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.19e-04   6.05e-04   8.98e-10   1.52e-03 100.0%
                          60.3%      39.7%       0.0%
