// Seed: 554332633
module module_0 #(
    parameter id_3 = 32'd67,
    parameter id_4 = 32'd34
) (
    input supply1 id_0
    , _id_3,
    input wor id_1
);
  wire [id_3 : 1] _id_4;
  logic id_5[1 : 1];
  ;
  assign #id_6 id_5 = -1;
  wire id_7;
  logic [1  ==  id_4  -  -1 'b0 : 1] id_8;
  logic id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    output tri1 id_4
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
