[Inputs]
clk
rst
we
=R_addr[4:0]=
=Wt_addr[4:0]=
=Wt_data[31:0]=
[Outputs]
=rdata_[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel CoPorcessor0

