read_verilog zipdiv.v
read_verilog blackbox_clk_gates.v


hierarchy -check -top zipdiv
#show -prefix before_all -format pdf zipdiv 
proc;

#show -prefix before_opt -format pdf zipdiv 
opt;; 
memory_collect
opt;; 
#techmap
#show -prefix first_techmap -format pdf test 

#show -prefix before -format pdf zipdiv 
techmap -map map_file.v;;

#show -prefix  after_techmap_pass -format pdf zipdiv



#generic synthesis

synth -top zipdiv



#proc
#opt
#wreduce alumacc
#share
#opt
#fsm
#opt -fast 
#memory -nomap 
#opt_clean
#
#opt -fast -full
#memory_map 
#opt -full 
#techmap 
#opt -fast
#
#abc -fast
#opt -fast





#mapping to sky130 SCL
dfflibmap -liberty sky130_hd.lib 
abc -D 1250 -liberty sky130_hd.lib 

splitnets
opt_clean -purge


write_verilog -noattr -noexpr -nohex -nodec -defparam  test_outout_gatelevel.gl.v
write_blif  output.blif
write_edif  synth.edif